

================================================================
== Vitis HLS Report for 'pool5_Pipeline_L5_L6'
================================================================
* Date:           Sun Jan 26 21:40:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       47|       47|  0.470 us|  0.470 us|   37|   37|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5_L6   |       45|       45|        11|          1|          1|    36|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71]   --->   Operation 14 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 15 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_img, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul_ln68_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_ln68"   --->   Operation 18 'read' 'mul_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv59_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %indvars_iv59"   --->   Operation 19 'read' 'indvars_iv59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_114_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114_reload"   --->   Operation 20 'read' 'mux_case_114_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_321_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_321_reload"   --->   Operation 21 'read' 'mux_case_321_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_528_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_528_reload"   --->   Operation 22 'read' 'mux_case_528_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_735_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_735_reload"   --->   Operation 23 'read' 'mux_case_735_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_942_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_942_reload"   --->   Operation 24 'read' 'mux_case_942_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_1149_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1149_reload"   --->   Operation 25 'read' 'mux_case_1149_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_256_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_256_reload"   --->   Operation 26 'read' 'mux_case_256_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_463_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_463_reload"   --->   Operation 27 'read' 'mux_case_463_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_670_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_670_reload"   --->   Operation 28 'read' 'mux_case_670_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_877_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_877_reload"   --->   Operation 29 'read' 'mux_case_877_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_1084_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1084_reload"   --->   Operation 30 'read' 'mux_case_1084_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_1291_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1291_reload"   --->   Operation 31 'read' 'mux_case_1291_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload"   --->   Operation 32 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 2, i4 %row" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 34 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %p_reload_read, i32 %line_buffer_2D_1_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:42]   --->   Operation 35 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1291_reload_read, i32 %mux_case_12_out"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1084_reload_read, i32 %mux_case_10_out"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_877_reload_read, i32 %mux_case_8_out"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_670_reload_read, i32 %mux_case_6_out"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_463_reload_read, i32 %mux_case_4_out"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %mux_case_256_reload_read, i32 %line_buffer_2D_3_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:42]   --->   Operation 41 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1149_reload_read, i32 %mux_case_11_out"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_942_reload_read, i32 %mux_case_9_out"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_735_reload_read, i32 %mux_case_7_out"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_528_reload_read, i32 %mux_case_5_out"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_321_reload_read, i32 %mux_case_3_out"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %mux_case_114_reload_read, i32 %line_buffer_2D_2_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:42]   --->   Operation 47 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln71 = store i4 2, i4 %col" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71]   --->   Operation 48 'store' 'store_ln71' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 50 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%icmp_ln68 = icmp_eq  i6 %indvar_flatten_load, i6 36" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 51 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%add_ln68_1 = add i6 %indvar_flatten_load, i6 1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 52 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc265, void %for.inc268.exitStub" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 53 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%col_load = load i4 %col" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71]   --->   Operation 54 'load' 'col_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%row_load = load i4 %row" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 55 'load' 'row_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln68 = add i4 %row_load, i4 2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 56 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln71 = icmp_ult  i4 %col_load, i4 13" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71]   --->   Operation 57 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln68 = select i1 %icmp_ln71, i4 %col_load, i4 2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 58 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.39ns)   --->   "%select_ln68_1 = select i1 %icmp_ln71, i4 %row_load, i4 %add_ln68" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 59 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %select_ln68_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 60 'zext' 'zext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.80ns)   --->   "%empty_83 = add i12 %zext_ln68, i12 %indvars_iv59_read" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 61 'add' 'empty_83' <Predicate = (!icmp_ln68)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast73 = zext i12 %empty_83" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 62 'zext' 'p_cast73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%inp_img_0_addr_1 = getelementptr i32 %inp_img_0, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 63 'getelementptr' 'inp_img_0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inp_img_2_addr_1 = getelementptr i32 %inp_img_2, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 64 'getelementptr' 'inp_img_2_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%line_buffer_2D_3 = load i12 %inp_img_2_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 65 'load' 'line_buffer_2D_3' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%inp_img_4_addr_1 = getelementptr i32 %inp_img_4, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 66 'getelementptr' 'inp_img_4_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inp_img_6_addr_1 = getelementptr i32 %inp_img_6, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 67 'getelementptr' 'inp_img_6_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inp_img_8_addr_1 = getelementptr i32 %inp_img_8, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 68 'getelementptr' 'inp_img_8_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inp_img_10_addr_1 = getelementptr i32 %inp_img_10, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 69 'getelementptr' 'inp_img_10_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inp_img_12_addr_1 = getelementptr i32 %inp_img_12, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 70 'getelementptr' 'inp_img_12_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%line_buffer_2D_6 = load i12 %inp_img_0_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91]   --->   Operation 71 'load' 'line_buffer_2D_6' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%inp_img_4_load_1 = load i12 %inp_img_4_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 72 'load' 'inp_img_4_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%inp_img_6_load_1 = load i12 %inp_img_6_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 73 'load' 'inp_img_6_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%inp_img_8_load_1 = load i12 %inp_img_8_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 74 'load' 'inp_img_8_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_1 : Operation 75 [2/2] (1.23ns)   --->   "%inp_img_10_load_1 = load i12 %inp_img_10_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 75 'load' 'inp_img_10_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%inp_img_12_load_1 = load i12 %inp_img_12_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 76 'load' 'inp_img_12_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_1 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln71 = add i4 %select_ln68, i4 2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71]   --->   Operation 77 'add' 'add_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln68 = store i6 %add_ln68_1, i6 %indvar_flatten" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 78 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 %select_ln68_1, i4 %row" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 79 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln71 = store i4 %add_ln71, i4 %col" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71]   --->   Operation 80 'store' 'store_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_out2_load = load i32 %p_out2"   --->   Operation 81 'load' 'p_out2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%line_buffer_2D_3_out_load = load i32 %line_buffer_2D_3_out"   --->   Operation 82 'load' 'line_buffer_2D_3_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_4_out_load = load i32 %mux_case_4_out"   --->   Operation 83 'load' 'mux_case_4_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_6_out_load = load i32 %mux_case_6_out"   --->   Operation 84 'load' 'mux_case_6_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_8_out_load = load i32 %mux_case_8_out"   --->   Operation 85 'load' 'mux_case_8_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_10_out_load = load i32 %mux_case_10_out"   --->   Operation 86 'load' 'mux_case_10_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_12_out_load = load i32 %mux_case_12_out"   --->   Operation 87 'load' 'mux_case_12_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%line_buffer_2D_1_out_load = load i32 %line_buffer_2D_1_out"   --->   Operation 88 'load' 'line_buffer_2D_1_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%inp_img_1_addr_1 = getelementptr i32 %inp_img_1, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 89 'getelementptr' 'inp_img_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.23ns)   --->   "%line_buffer_2D_2 = load i12 %inp_img_1_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 90 'load' 'line_buffer_2D_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 91 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_3 = load i12 %inp_img_2_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 91 'load' 'line_buffer_2D_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%inp_img_3_addr_1 = getelementptr i32 %inp_img_3, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 92 'getelementptr' 'inp_img_3_addr_1' <Predicate = (select_ln68 == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%inp_img_5_addr_1 = getelementptr i32 %inp_img_5, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 93 'getelementptr' 'inp_img_5_addr_1' <Predicate = (select_ln68 == 6)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%inp_img_7_addr_1 = getelementptr i32 %inp_img_7, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 94 'getelementptr' 'inp_img_7_addr_1' <Predicate = (select_ln68 == 8)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%inp_img_9_addr_1 = getelementptr i32 %inp_img_9, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 95 'getelementptr' 'inp_img_9_addr_1' <Predicate = (select_ln68 == 10)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%inp_img_11_addr_1 = getelementptr i32 %inp_img_11, i64 0, i64 %p_cast73" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 96 'getelementptr' 'inp_img_11_addr_1' <Predicate = (select_ln68 == 12)> <Delay = 0.00>
ST_2 : Operation 97 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_6 = load i12 %inp_img_0_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91]   --->   Operation 97 'load' 'line_buffer_2D_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 98 [2/2] (1.23ns)   --->   "%inp_img_3_load_1 = load i12 %inp_img_3_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 98 'load' 'inp_img_3_load_1' <Predicate = (select_ln68 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 99 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load_1 = load i12 %inp_img_4_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 99 'load' 'inp_img_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 100 [2/2] (1.23ns)   --->   "%inp_img_5_load_1 = load i12 %inp_img_5_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 100 'load' 'inp_img_5_load_1' <Predicate = (select_ln68 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 101 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_6_load_1 = load i12 %inp_img_6_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 101 'load' 'inp_img_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 102 [2/2] (1.23ns)   --->   "%inp_img_7_load_1 = load i12 %inp_img_7_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 102 'load' 'inp_img_7_load_1' <Predicate = (select_ln68 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 103 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_8_load_1 = load i12 %inp_img_8_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 103 'load' 'inp_img_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 104 [2/2] (1.23ns)   --->   "%inp_img_9_load_1 = load i12 %inp_img_9_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 104 'load' 'inp_img_9_load_1' <Predicate = (select_ln68 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 105 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_10_load_1 = load i12 %inp_img_10_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 105 'load' 'inp_img_10_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 106 [2/2] (1.23ns)   --->   "%inp_img_11_load_1 = load i12 %inp_img_11_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 106 'load' 'inp_img_11_load_1' <Predicate = (select_ln68 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 107 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_12_load_1 = load i12 %inp_img_12_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 107 'load' 'inp_img_12_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 108 [1/1] (0.79ns)   --->   "%icmp_ln76 = icmp_eq  i4 %select_ln68, i4 2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 108 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.57ns)   --->   "%line_buffer_2D_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %inp_img_4_load_1, i4 6, i32 %inp_img_6_load_1, i4 8, i32 %inp_img_8_load_1, i4 10, i32 %inp_img_10_load_1, i4 12, i32 %inp_img_12_load_1, i32 <undef>, i4 %select_ln68" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 109 'sparsemux' 'line_buffer_2D_9' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.57ns)   --->   "%line_buffer_2D_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %mux_case_4_out_load, i4 6, i32 %mux_case_6_out_load, i4 8, i32 %mux_case_8_out_load, i4 10, i32 %mux_case_10_out_load, i4 12, i32 %mux_case_12_out_load, i32 <undef>, i4 %select_ln68" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 110 'sparsemux' 'line_buffer_2D_10' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.44ns)   --->   "%line_buffer_2D_12 = select i1 %icmp_ln76, i32 %line_buffer_2D_6, i32 %line_buffer_2D_1_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 111 'select' 'line_buffer_2D_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%icmp_ln114 = icmp_eq  i4 %select_ln68, i4 10" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 112 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.79ns)   --->   "%icmp_ln114_1 = icmp_eq  i4 %select_ln68, i4 4" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 113 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.79ns)   --->   "%icmp_ln114_2 = icmp_eq  i4 %select_ln68, i4 6" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 114 'icmp' 'icmp_ln114_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.79ns)   --->   "%icmp_ln114_3 = icmp_eq  i4 %select_ln68, i4 8" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 115 'icmp' 'icmp_ln114_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln114_3)   --->   "%or_ln114 = or i1 %icmp_ln114_2, i1 %icmp_ln114_3" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 116 'or' 'or_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln114_3)   --->   "%or_ln114_1 = or i1 %or_ln114, i1 %icmp_ln114_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 117 'or' 'or_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln114_3)   --->   "%or_ln114_2 = or i1 %or_ln114_1, i1 %icmp_ln114" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 118 'or' 'or_ln114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln114_3 = or i1 %or_ln114_2, i1 %icmp_ln76" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 119 'or' 'or_ln114_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.44ns)   --->   "%line_buffer_2D_13 = select i1 %or_ln114_3, i32 %mux_case_12_out_load, i32 %line_buffer_2D_9" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 120 'select' 'line_buffer_2D_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.28ns)   --->   "%xor_ln76 = xor i1 %icmp_ln76, i1 1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 121 'xor' 'xor_ln76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.28ns)   --->   "%and_ln114 = and i1 %icmp_ln114, i1 %xor_ln76" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 122 'and' 'and_ln114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.44ns)   --->   "%line_buffer_2D_14 = select i1 %and_ln114, i32 %line_buffer_2D_9, i32 %mux_case_10_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 123 'select' 'line_buffer_2D_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.28ns)   --->   "%and_ln114_1 = and i1 %icmp_ln114_3, i1 %xor_ln76" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 124 'and' 'and_ln114_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.44ns)   --->   "%line_buffer_2D_15 = select i1 %and_ln114_1, i32 %line_buffer_2D_9, i32 %mux_case_8_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 125 'select' 'line_buffer_2D_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.28ns)   --->   "%and_ln114_2 = and i1 %icmp_ln114_2, i1 %xor_ln76" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 126 'and' 'and_ln114_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.44ns)   --->   "%line_buffer_2D_16 = select i1 %and_ln114_2, i32 %line_buffer_2D_9, i32 %mux_case_6_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 127 'select' 'line_buffer_2D_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.28ns)   --->   "%and_ln114_3 = and i1 %icmp_ln114_1, i1 %xor_ln76" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 128 'and' 'and_ln114_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.44ns)   --->   "%line_buffer_2D_17 = select i1 %and_ln114_3, i32 %line_buffer_2D_9, i32 %mux_case_4_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 129 'select' 'line_buffer_2D_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.44ns)   --->   "%line_buffer_2D_18 = select i1 %icmp_ln76, i32 %line_buffer_2D_3, i32 %line_buffer_2D_3_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 130 'select' 'line_buffer_2D_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.44ns)   --->   "%line_buffer_2D_40 = select i1 %icmp_ln76, i32 %line_buffer_2D_3_out_load, i32 %line_buffer_2D_10" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 131 'select' 'line_buffer_2D_40' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.44ns)   --->   "%line_buffer_2D_42 = select i1 %icmp_ln76, i32 %line_buffer_2D_1_out_load, i32 %p_out2_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 132 'select' 'line_buffer_2D_42' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %line_buffer_2D_42, i32 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 133 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %line_buffer_2D_12, i32 %line_buffer_2D_1_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:42]   --->   Operation 134 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_13, i32 %mux_case_12_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 135 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_14, i32 %mux_case_10_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 136 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_15, i32 %mux_case_8_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 137 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_16, i32 %mux_case_6_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 138 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_17, i32 %mux_case_4_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 139 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %line_buffer_2D_18, i32 %line_buffer_2D_3_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:42]   --->   Operation 140 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %line_buffer_2D_40, i32 %p_out2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 141 'store' 'store_ln76' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%line_buffer_2D_2_out_load = load i32 %line_buffer_2D_2_out"   --->   Operation 142 'load' 'line_buffer_2D_2_out_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_3_out_load = load i32 %mux_case_3_out"   --->   Operation 143 'load' 'mux_case_3_out_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_5_out_load = load i32 %mux_case_5_out"   --->   Operation 144 'load' 'mux_case_5_out_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_7_out_load = load i32 %mux_case_7_out"   --->   Operation 145 'load' 'mux_case_7_out_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_9_out_load = load i32 %mux_case_9_out"   --->   Operation 146 'load' 'mux_case_9_out_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_11_out_load = load i32 %mux_case_11_out"   --->   Operation 147 'load' 'mux_case_11_out_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_2 = load i12 %inp_img_1_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 148 'load' 'line_buffer_2D_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 149 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load_1 = load i12 %inp_img_3_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 149 'load' 'inp_img_3_load_1' <Predicate = (select_ln68 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 150 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_5_load_1 = load i12 %inp_img_5_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 150 'load' 'inp_img_5_load_1' <Predicate = (select_ln68 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 151 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_7_load_1 = load i12 %inp_img_7_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 151 'load' 'inp_img_7_load_1' <Predicate = (select_ln68 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 152 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_9_load_1 = load i12 %inp_img_9_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 152 'load' 'inp_img_9_load_1' <Predicate = (select_ln68 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 153 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_11_load_1 = load i12 %inp_img_11_addr_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 153 'load' 'inp_img_11_load_1' <Predicate = (select_ln68 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 154 [1/1] (0.57ns)   --->   "%line_buffer_2D_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %mux_case_3_out_load, i4 6, i32 %mux_case_5_out_load, i4 8, i32 %mux_case_7_out_load, i4 10, i32 %mux_case_9_out_load, i4 12, i32 %mux_case_11_out_load, i32 <undef>, i4 %select_ln68" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 154 'sparsemux' 'line_buffer_2D_11' <Predicate = (!icmp_ln76)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.57ns)   --->   "%line_buffer_2D_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %inp_img_3_load_1, i4 6, i32 %inp_img_5_load_1, i4 8, i32 %inp_img_7_load_1, i4 10, i32 %inp_img_9_load_1, i4 12, i32 %inp_img_11_load_1, i32 <undef>, i4 %select_ln68" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 155 'sparsemux' 'line_buffer_2D_8' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.44ns)   --->   "%line_buffer_2D_19 = select i1 %or_ln114_3, i32 %mux_case_11_out_load, i32 %line_buffer_2D_8" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 156 'select' 'line_buffer_2D_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.44ns)   --->   "%line_buffer_2D_20 = select i1 %and_ln114, i32 %line_buffer_2D_8, i32 %mux_case_9_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 157 'select' 'line_buffer_2D_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.44ns)   --->   "%line_buffer_2D_21 = select i1 %and_ln114_1, i32 %line_buffer_2D_8, i32 %mux_case_7_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 158 'select' 'line_buffer_2D_21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.44ns)   --->   "%line_buffer_2D_22 = select i1 %and_ln114_2, i32 %line_buffer_2D_8, i32 %mux_case_5_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 159 'select' 'line_buffer_2D_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.44ns)   --->   "%line_buffer_2D_23 = select i1 %and_ln114_3, i32 %line_buffer_2D_8, i32 %mux_case_3_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 160 'select' 'line_buffer_2D_23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.44ns)   --->   "%line_buffer_2D_24 = select i1 %icmp_ln76, i32 %line_buffer_2D_2, i32 %line_buffer_2D_2_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 161 'select' 'line_buffer_2D_24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.44ns)   --->   "%line_buffer_2D_41 = select i1 %icmp_ln76, i32 %line_buffer_2D_2_out_load, i32 %line_buffer_2D_11" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 162 'select' 'line_buffer_2D_41' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln156 = bitcast i32 %line_buffer_2D_42" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 163 'bitcast' 'bitcast_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 164 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i32 %bitcast_ln156" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 165 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.76ns)   --->   "%icmp_ln156 = icmp_ne  i8 %tmp, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 166 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.92ns)   --->   "%icmp_ln156_1 = icmp_eq  i23 %trunc_ln156, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 167 'icmp' 'icmp_ln156_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%or_ln156 = or i1 %icmp_ln156_1, i1 %icmp_ln156" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 168 'or' 'or_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %line_buffer_2D_42, i32 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 169 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%and_ln156 = and i1 %or_ln156, i1 %tmp_s" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 170 'and' 'and_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_41 = select i1 %and_ln156, i32 %line_buffer_2D_42, i32 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 171 'select' 'tmp_41' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %line_buffer_2D_41, i32 %tmp_41" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 172 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_19, i32 %mux_case_11_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 173 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 174 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_20, i32 %mux_case_9_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 174 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 175 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_21, i32 %mux_case_7_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 175 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 176 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_22, i32 %mux_case_5_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 176 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 177 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %line_buffer_2D_23, i32 %mux_case_3_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:114]   --->   Operation 177 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %line_buffer_2D_24, i32 %line_buffer_2D_2_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:42]   --->   Operation 178 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 179 [1/1] (0.79ns)   --->   "%empty = add i4 %select_ln68_1, i4 14" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 179 'add' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %empty, i32 1, i32 3" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 180 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.79ns)   --->   "%tmp61 = add i4 %select_ln68_1, i4 15" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 181 'add' 'tmp61' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp61_cast = zext i4 %tmp61" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 182 'zext' 'tmp61_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.80ns)   --->   "%empty_82 = add i12 %tmp61_cast, i12 %indvars_iv59_read" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 183 'add' 'empty_82' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast72 = zext i12 %empty_82" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 184 'zext' 'p_cast72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%inp_img_0_addr = getelementptr i32 %inp_img_0, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 185 'getelementptr' 'inp_img_0_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%inp_img_2_addr = getelementptr i32 %inp_img_2, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 186 'getelementptr' 'inp_img_2_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 187 [2/2] (1.23ns)   --->   "%line_buffer_2D_1 = load i12 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 187 'load' 'line_buffer_2D_1' <Predicate = (icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%inp_img_4_addr = getelementptr i32 %inp_img_4, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 188 'getelementptr' 'inp_img_4_addr' <Predicate = (!icmp_ln76 & select_ln68 == 4)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%inp_img_6_addr = getelementptr i32 %inp_img_6, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 189 'getelementptr' 'inp_img_6_addr' <Predicate = (!icmp_ln76 & select_ln68 == 6)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%inp_img_8_addr = getelementptr i32 %inp_img_8, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 190 'getelementptr' 'inp_img_8_addr' <Predicate = (!icmp_ln76 & select_ln68 == 8)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%inp_img_10_addr = getelementptr i32 %inp_img_10, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 191 'getelementptr' 'inp_img_10_addr' <Predicate = (!icmp_ln76 & select_ln68 == 10)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%inp_img_12_addr = getelementptr i32 %inp_img_12, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 192 'getelementptr' 'inp_img_12_addr' <Predicate = (!icmp_ln76 & select_ln68 == 12)> <Delay = 0.00>
ST_4 : Operation 193 [2/2] (1.23ns)   --->   "%line_buffer_2D_5 = load i12 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91]   --->   Operation 193 'load' 'line_buffer_2D_5' <Predicate = (icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_4 : Operation 194 [2/2] (1.23ns)   --->   "%inp_img_4_load = load i12 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 194 'load' 'inp_img_4_load' <Predicate = (!icmp_ln76 & select_ln68 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_4 : Operation 195 [2/2] (1.23ns)   --->   "%inp_img_6_load = load i12 %inp_img_6_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 195 'load' 'inp_img_6_load' <Predicate = (!icmp_ln76 & select_ln68 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_4 : Operation 196 [2/2] (1.23ns)   --->   "%inp_img_8_load = load i12 %inp_img_8_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 196 'load' 'inp_img_8_load' <Predicate = (!icmp_ln76 & select_ln68 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_4 : Operation 197 [2/2] (1.23ns)   --->   "%inp_img_10_load = load i12 %inp_img_10_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 197 'load' 'inp_img_10_load' <Predicate = (!icmp_ln76 & select_ln68 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_4 : Operation 198 [2/2] (1.23ns)   --->   "%inp_img_12_load = load i12 %inp_img_12_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 198 'load' 'inp_img_12_load' <Predicate = (!icmp_ln76 & select_ln68 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln156_1 = bitcast i32 %line_buffer_2D_41" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 199 'bitcast' 'bitcast_ln156_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_1, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 200 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln156_1 = trunc i32 %bitcast_ln156_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 201 'trunc' 'trunc_ln156_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln156_2 = bitcast i32 %tmp_41" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 202 'bitcast' 'bitcast_ln156_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_2, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 203 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln156_2 = trunc i32 %bitcast_ln156_2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 204 'trunc' 'trunc_ln156_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.76ns)   --->   "%icmp_ln156_2 = icmp_ne  i8 %tmp_13, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 205 'icmp' 'icmp_ln156_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.92ns)   --->   "%icmp_ln156_3 = icmp_eq  i23 %trunc_ln156_1, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 206 'icmp' 'icmp_ln156_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_2)   --->   "%or_ln156_1 = or i1 %icmp_ln156_3, i1 %icmp_ln156_2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 207 'or' 'or_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.76ns)   --->   "%icmp_ln156_4 = icmp_ne  i8 %tmp_14, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 208 'icmp' 'icmp_ln156_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.92ns)   --->   "%icmp_ln156_5 = icmp_eq  i23 %trunc_ln156_2, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 209 'icmp' 'icmp_ln156_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_2)   --->   "%or_ln156_2 = or i1 %icmp_ln156_5, i1 %icmp_ln156_4" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 210 'or' 'or_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_2)   --->   "%and_ln156_1 = and i1 %or_ln156_1, i1 %or_ln156_2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 211 'and' 'and_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %line_buffer_2D_41, i32 %tmp_41" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 212 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_2 = and i1 %and_ln156_1, i1 %tmp_15" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 213 'and' 'and_ln156_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_43 = select i1 %and_ln156_2, i32 %line_buffer_2D_41, i32 %tmp_41" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 214 'select' 'tmp_43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 215 [2/2] (2.78ns)   --->   "%tmp_18 = fcmp_ogt  i32 %line_buffer_2D_40, i32 %tmp_43" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 215 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%p_out1_load = load i32 %p_out1"   --->   Operation 216 'load' 'p_out1_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%inp_img_1_addr = getelementptr i32 %inp_img_1, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 217 'getelementptr' 'inp_img_1_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 218 [2/2] (1.23ns)   --->   "%line_buffer_2D = load i12 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 218 'load' 'line_buffer_2D' <Predicate = (icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 219 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_1 = load i12 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 219 'load' 'line_buffer_2D_1' <Predicate = (icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%inp_img_3_addr = getelementptr i32 %inp_img_3, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 220 'getelementptr' 'inp_img_3_addr' <Predicate = (!icmp_ln76 & select_ln68 == 4)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%inp_img_5_addr = getelementptr i32 %inp_img_5, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 221 'getelementptr' 'inp_img_5_addr' <Predicate = (!icmp_ln76 & select_ln68 == 6)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%inp_img_7_addr = getelementptr i32 %inp_img_7, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 222 'getelementptr' 'inp_img_7_addr' <Predicate = (!icmp_ln76 & select_ln68 == 8)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%inp_img_9_addr = getelementptr i32 %inp_img_9, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 223 'getelementptr' 'inp_img_9_addr' <Predicate = (!icmp_ln76 & select_ln68 == 10)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%inp_img_11_addr = getelementptr i32 %inp_img_11, i64 0, i64 %p_cast72" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 224 'getelementptr' 'inp_img_11_addr' <Predicate = (!icmp_ln76 & select_ln68 == 12)> <Delay = 0.00>
ST_5 : Operation 225 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_5 = load i12 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91]   --->   Operation 225 'load' 'line_buffer_2D_5' <Predicate = (icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 226 [2/2] (1.23ns)   --->   "%inp_img_3_load = load i12 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 226 'load' 'inp_img_3_load' <Predicate = (!icmp_ln76 & select_ln68 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 227 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load = load i12 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 227 'load' 'inp_img_4_load' <Predicate = (!icmp_ln76 & select_ln68 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 228 [2/2] (1.23ns)   --->   "%inp_img_5_load = load i12 %inp_img_5_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 228 'load' 'inp_img_5_load' <Predicate = (!icmp_ln76 & select_ln68 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 229 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_6_load = load i12 %inp_img_6_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 229 'load' 'inp_img_6_load' <Predicate = (!icmp_ln76 & select_ln68 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 230 [2/2] (1.23ns)   --->   "%inp_img_7_load = load i12 %inp_img_7_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 230 'load' 'inp_img_7_load' <Predicate = (!icmp_ln76 & select_ln68 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 231 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_8_load = load i12 %inp_img_8_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 231 'load' 'inp_img_8_load' <Predicate = (!icmp_ln76 & select_ln68 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 232 [2/2] (1.23ns)   --->   "%inp_img_9_load = load i12 %inp_img_9_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 232 'load' 'inp_img_9_load' <Predicate = (!icmp_ln76 & select_ln68 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 233 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_10_load = load i12 %inp_img_10_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 233 'load' 'inp_img_10_load' <Predicate = (!icmp_ln76 & select_ln68 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 234 [2/2] (1.23ns)   --->   "%inp_img_11_load = load i12 %inp_img_11_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 234 'load' 'inp_img_11_load' <Predicate = (!icmp_ln76 & select_ln68 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 235 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_12_load = load i12 %inp_img_12_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 235 'load' 'inp_img_12_load' <Predicate = (!icmp_ln76 & select_ln68 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_5 : Operation 236 [1/1] (0.57ns)   --->   "%line_buffer_2D_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %inp_img_4_load, i4 6, i32 %inp_img_6_load, i4 8, i32 %inp_img_8_load, i4 10, i32 %inp_img_10_load, i4 12, i32 %inp_img_12_load, i32 <undef>, i4 %select_ln68" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 236 'sparsemux' 'line_buffer_2D_7' <Predicate = (!icmp_ln76)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.44ns)   --->   "%line_buffer_2D_37 = select i1 %icmp_ln76, i32 %line_buffer_2D_1, i32 %line_buffer_2D_7" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 237 'select' 'line_buffer_2D_37' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.44ns)   --->   "%line_buffer_2D_39 = select i1 %icmp_ln76, i32 %line_buffer_2D_5, i32 %p_out1_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 238 'select' 'line_buffer_2D_39' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln156_3 = bitcast i32 %line_buffer_2D_40" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 239 'bitcast' 'bitcast_ln156_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_3, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 240 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln156_3 = trunc i32 %bitcast_ln156_3" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 241 'trunc' 'trunc_ln156_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln156_4 = bitcast i32 %tmp_43" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 242 'bitcast' 'bitcast_ln156_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_4, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 243 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln156_4 = trunc i32 %bitcast_ln156_4" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 244 'trunc' 'trunc_ln156_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.76ns)   --->   "%icmp_ln156_6 = icmp_ne  i8 %tmp_16, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 245 'icmp' 'icmp_ln156_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.92ns)   --->   "%icmp_ln156_7 = icmp_eq  i23 %trunc_ln156_3, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 246 'icmp' 'icmp_ln156_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_4)   --->   "%or_ln156_3 = or i1 %icmp_ln156_7, i1 %icmp_ln156_6" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 247 'or' 'or_ln156_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.76ns)   --->   "%icmp_ln156_8 = icmp_ne  i8 %tmp_17, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 248 'icmp' 'icmp_ln156_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.92ns)   --->   "%icmp_ln156_9 = icmp_eq  i23 %trunc_ln156_4, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 249 'icmp' 'icmp_ln156_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_4)   --->   "%or_ln156_4 = or i1 %icmp_ln156_9, i1 %icmp_ln156_8" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 250 'or' 'or_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_4)   --->   "%and_ln156_3 = and i1 %or_ln156_3, i1 %or_ln156_4" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 251 'and' 'and_ln156_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/2] (2.78ns)   --->   "%tmp_18 = fcmp_ogt  i32 %line_buffer_2D_40, i32 %tmp_43" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 252 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_4 = and i1 %and_ln156_3, i1 %tmp_18" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 253 'and' 'and_ln156_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_45 = select i1 %and_ln156_4, i32 %line_buffer_2D_40, i32 %tmp_43" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 254 'select' 'tmp_45' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 255 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_ogt  i32 %line_buffer_2D_39, i32 %tmp_45" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 255 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %line_buffer_2D_37, i32 %p_out1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 256 'store' 'store_ln76' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 257 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D = load i12 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 257 'load' 'line_buffer_2D' <Predicate = (icmp_ln76)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_6 : Operation 258 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load = load i12 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 258 'load' 'inp_img_3_load' <Predicate = (!icmp_ln76 & select_ln68 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_6 : Operation 259 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_5_load = load i12 %inp_img_5_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 259 'load' 'inp_img_5_load' <Predicate = (!icmp_ln76 & select_ln68 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_6 : Operation 260 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_7_load = load i12 %inp_img_7_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 260 'load' 'inp_img_7_load' <Predicate = (!icmp_ln76 & select_ln68 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_6 : Operation 261 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_9_load = load i12 %inp_img_9_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 261 'load' 'inp_img_9_load' <Predicate = (!icmp_ln76 & select_ln68 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_6 : Operation 262 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_11_load = load i12 %inp_img_11_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 262 'load' 'inp_img_11_load' <Predicate = (!icmp_ln76 & select_ln68 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_6 : Operation 263 [1/1] (0.57ns)   --->   "%line_buffer_2D_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 4, i32 %inp_img_3_load, i4 6, i32 %inp_img_5_load, i4 8, i32 %inp_img_7_load, i4 10, i32 %inp_img_9_load, i4 12, i32 %inp_img_11_load, i32 <undef>, i4 %select_ln68" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126]   --->   Operation 263 'sparsemux' 'line_buffer_2D_4' <Predicate = (!icmp_ln76)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.44ns)   --->   "%line_buffer_2D_38 = select i1 %icmp_ln76, i32 %line_buffer_2D, i32 %line_buffer_2D_4" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 264 'select' 'line_buffer_2D_38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln156_5 = bitcast i32 %line_buffer_2D_39" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 265 'bitcast' 'bitcast_ln156_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_5, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 266 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln156_5 = trunc i32 %bitcast_ln156_5" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 267 'trunc' 'trunc_ln156_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln156_6 = bitcast i32 %tmp_45" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 268 'bitcast' 'bitcast_ln156_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_6, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 269 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln156_6 = trunc i32 %bitcast_ln156_6" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 270 'trunc' 'trunc_ln156_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.76ns)   --->   "%icmp_ln156_10 = icmp_ne  i8 %tmp_19, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 271 'icmp' 'icmp_ln156_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.92ns)   --->   "%icmp_ln156_11 = icmp_eq  i23 %trunc_ln156_5, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 272 'icmp' 'icmp_ln156_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_6)   --->   "%or_ln156_5 = or i1 %icmp_ln156_11, i1 %icmp_ln156_10" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 273 'or' 'or_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (0.76ns)   --->   "%icmp_ln156_12 = icmp_ne  i8 %tmp_20, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 274 'icmp' 'icmp_ln156_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (0.92ns)   --->   "%icmp_ln156_13 = icmp_eq  i23 %trunc_ln156_6, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 275 'icmp' 'icmp_ln156_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_6)   --->   "%or_ln156_6 = or i1 %icmp_ln156_13, i1 %icmp_ln156_12" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 276 'or' 'or_ln156_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_6)   --->   "%and_ln156_5 = and i1 %or_ln156_5, i1 %or_ln156_6" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 277 'and' 'and_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_ogt  i32 %line_buffer_2D_39, i32 %tmp_45" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 278 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 279 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_6 = and i1 %and_ln156_5, i1 %tmp_21" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 279 'and' 'and_ln156_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_47 = select i1 %and_ln156_6, i32 %line_buffer_2D_39, i32 %tmp_45" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 280 'select' 'tmp_47' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 281 [2/2] (2.78ns)   --->   "%tmp_24 = fcmp_ogt  i32 %line_buffer_2D_38, i32 %tmp_47" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 281 'fcmp' 'tmp_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln156_7 = bitcast i32 %line_buffer_2D_38" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 282 'bitcast' 'bitcast_ln156_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_7, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 283 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln156_7 = trunc i32 %bitcast_ln156_7" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 284 'trunc' 'trunc_ln156_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln156_8 = bitcast i32 %tmp_47" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 285 'bitcast' 'bitcast_ln156_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_8, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 286 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln156_8 = trunc i32 %bitcast_ln156_8" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 287 'trunc' 'trunc_ln156_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.76ns)   --->   "%icmp_ln156_14 = icmp_ne  i8 %tmp_22, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 288 'icmp' 'icmp_ln156_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (0.92ns)   --->   "%icmp_ln156_15 = icmp_eq  i23 %trunc_ln156_7, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 289 'icmp' 'icmp_ln156_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_8)   --->   "%or_ln156_7 = or i1 %icmp_ln156_15, i1 %icmp_ln156_14" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 290 'or' 'or_ln156_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.76ns)   --->   "%icmp_ln156_16 = icmp_ne  i8 %tmp_23, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 291 'icmp' 'icmp_ln156_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.92ns)   --->   "%icmp_ln156_17 = icmp_eq  i23 %trunc_ln156_8, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 292 'icmp' 'icmp_ln156_17' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_8)   --->   "%or_ln156_8 = or i1 %icmp_ln156_17, i1 %icmp_ln156_16" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 293 'or' 'or_ln156_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_8)   --->   "%and_ln156_7 = and i1 %or_ln156_7, i1 %or_ln156_8" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 294 'and' 'and_ln156_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/2] (2.78ns)   --->   "%tmp_24 = fcmp_ogt  i32 %line_buffer_2D_38, i32 %tmp_47" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 295 'fcmp' 'tmp_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 296 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_8 = and i1 %and_ln156_7, i1 %tmp_24" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 296 'and' 'and_ln156_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_49 = select i1 %and_ln156_8, i32 %line_buffer_2D_38, i32 %tmp_47" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 297 'select' 'tmp_49' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 298 [2/2] (2.78ns)   --->   "%tmp_28 = fcmp_ogt  i32 %line_buffer_2D_37, i32 %tmp_49" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 298 'fcmp' 'tmp_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%p_out_load = load i32 %p_out"   --->   Operation 299 'load' 'p_out_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.44ns)   --->   "%line_buffer_2D_34 = select i1 %icmp_ln76, i32 %line_buffer_2D_3, i32 %line_buffer_2D_9" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 300 'select' 'line_buffer_2D_34' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.44ns)   --->   "%line_buffer_2D_36 = select i1 %icmp_ln76, i32 %line_buffer_2D_6, i32 %p_out_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 301 'select' 'line_buffer_2D_36' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln156_9 = bitcast i32 %line_buffer_2D_37" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 302 'bitcast' 'bitcast_ln156_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_9, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 303 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln156_9 = trunc i32 %bitcast_ln156_9" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 304 'trunc' 'trunc_ln156_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln156_10 = bitcast i32 %tmp_49" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 305 'bitcast' 'bitcast_ln156_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_10, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 306 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln156_10 = trunc i32 %bitcast_ln156_10" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 307 'trunc' 'trunc_ln156_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.76ns)   --->   "%icmp_ln156_18 = icmp_ne  i8 %tmp_25, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 308 'icmp' 'icmp_ln156_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (0.92ns)   --->   "%icmp_ln156_19 = icmp_eq  i23 %trunc_ln156_9, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 309 'icmp' 'icmp_ln156_19' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_10)   --->   "%or_ln156_9 = or i1 %icmp_ln156_19, i1 %icmp_ln156_18" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 310 'or' 'or_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.76ns)   --->   "%icmp_ln156_20 = icmp_ne  i8 %tmp_26, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 311 'icmp' 'icmp_ln156_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [1/1] (0.92ns)   --->   "%icmp_ln156_21 = icmp_eq  i23 %trunc_ln156_10, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 312 'icmp' 'icmp_ln156_21' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_10)   --->   "%or_ln156_10 = or i1 %icmp_ln156_21, i1 %icmp_ln156_20" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 313 'or' 'or_ln156_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_10)   --->   "%and_ln156_9 = and i1 %or_ln156_9, i1 %or_ln156_10" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 314 'and' 'and_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [1/2] (2.78ns)   --->   "%tmp_28 = fcmp_ogt  i32 %line_buffer_2D_37, i32 %tmp_49" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 315 'fcmp' 'tmp_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 316 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_10 = and i1 %and_ln156_9, i1 %tmp_28" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 316 'and' 'and_ln156_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_51 = select i1 %and_ln156_10, i32 %line_buffer_2D_37, i32 %tmp_49" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 317 'select' 'tmp_51' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 318 [2/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %line_buffer_2D_36, i32 %tmp_51" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 318 'fcmp' 'tmp_31' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %line_buffer_2D_34, i32 %p_out" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 319 'store' 'store_ln76' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 320 [1/1] (0.44ns)   --->   "%line_buffer_2D_35 = select i1 %icmp_ln76, i32 %line_buffer_2D_2, i32 %line_buffer_2D_8" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76]   --->   Operation 320 'select' 'line_buffer_2D_35' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln156_11 = bitcast i32 %line_buffer_2D_36" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 321 'bitcast' 'bitcast_ln156_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_11, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 322 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln156_11 = trunc i32 %bitcast_ln156_11" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 323 'trunc' 'trunc_ln156_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln156_12 = bitcast i32 %tmp_51" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 324 'bitcast' 'bitcast_ln156_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_12, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 325 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln156_12 = trunc i32 %bitcast_ln156_12" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 326 'trunc' 'trunc_ln156_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.76ns)   --->   "%icmp_ln156_22 = icmp_ne  i8 %tmp_29, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 327 'icmp' 'icmp_ln156_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.92ns)   --->   "%icmp_ln156_23 = icmp_eq  i23 %trunc_ln156_11, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 328 'icmp' 'icmp_ln156_23' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_12)   --->   "%or_ln156_11 = or i1 %icmp_ln156_23, i1 %icmp_ln156_22" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 329 'or' 'or_ln156_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.76ns)   --->   "%icmp_ln156_24 = icmp_ne  i8 %tmp_30, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 330 'icmp' 'icmp_ln156_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 331 [1/1] (0.92ns)   --->   "%icmp_ln156_25 = icmp_eq  i23 %trunc_ln156_12, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 331 'icmp' 'icmp_ln156_25' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_12)   --->   "%or_ln156_12 = or i1 %icmp_ln156_25, i1 %icmp_ln156_24" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 332 'or' 'or_ln156_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_12)   --->   "%and_ln156_11 = and i1 %or_ln156_11, i1 %or_ln156_12" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 333 'and' 'and_ln156_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %line_buffer_2D_36, i32 %tmp_51" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 334 'fcmp' 'tmp_31' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_12 = and i1 %and_ln156_11, i1 %tmp_31" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 335 'and' 'and_ln156_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 336 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_53 = select i1 %and_ln156_12, i32 %line_buffer_2D_36, i32 %tmp_51" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 336 'select' 'tmp_53' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 337 [2/2] (2.78ns)   --->   "%tmp_35 = fcmp_ogt  i32 %line_buffer_2D_35, i32 %tmp_53" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 337 'fcmp' 'tmp_35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln156_13 = bitcast i32 %line_buffer_2D_35" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 338 'bitcast' 'bitcast_ln156_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_13, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 339 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln156_13 = trunc i32 %bitcast_ln156_13" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 340 'trunc' 'trunc_ln156_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln156_14 = bitcast i32 %tmp_53" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 341 'bitcast' 'bitcast_ln156_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_14, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 342 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln156_14 = trunc i32 %bitcast_ln156_14" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 343 'trunc' 'trunc_ln156_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.76ns)   --->   "%icmp_ln156_26 = icmp_ne  i8 %tmp_33, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 344 'icmp' 'icmp_ln156_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 345 [1/1] (0.92ns)   --->   "%icmp_ln156_27 = icmp_eq  i23 %trunc_ln156_13, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 345 'icmp' 'icmp_ln156_27' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_14)   --->   "%or_ln156_13 = or i1 %icmp_ln156_27, i1 %icmp_ln156_26" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 346 'or' 'or_ln156_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.76ns)   --->   "%icmp_ln156_28 = icmp_ne  i8 %tmp_34, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 347 'icmp' 'icmp_ln156_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/1] (0.92ns)   --->   "%icmp_ln156_29 = icmp_eq  i23 %trunc_ln156_14, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 348 'icmp' 'icmp_ln156_29' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_14)   --->   "%or_ln156_14 = or i1 %icmp_ln156_29, i1 %icmp_ln156_28" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 349 'or' 'or_ln156_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_14)   --->   "%and_ln156_13 = and i1 %or_ln156_13, i1 %or_ln156_14" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 350 'and' 'and_ln156_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [1/2] (2.78ns)   --->   "%tmp_35 = fcmp_ogt  i32 %line_buffer_2D_35, i32 %tmp_53" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 351 'fcmp' 'tmp_35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_14 = and i1 %and_ln156_13, i1 %tmp_35" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 352 'and' 'and_ln156_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_55 = select i1 %and_ln156_14, i32 %line_buffer_2D_35, i32 %tmp_53" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 353 'select' 'tmp_55' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 354 [2/2] (2.78ns)   --->   "%tmp_38 = fcmp_ogt  i32 %line_buffer_2D_34, i32 %tmp_55" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 354 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 389 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 389 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 4.75>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L5_L6_str"   --->   Operation 355 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 356 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_27, i3 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 357 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_27, i1 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 358 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%p_shl43 = zext i4 %tmp_32" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 359 'zext' 'p_shl43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.78ns)   --->   "%empty_81 = sub i6 %p_shl, i6 %p_shl43" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 360 'sub' 'empty_81' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%p_cast71 = zext i6 %empty_81" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 361 'zext' 'p_cast71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:73]   --->   Operation 362 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln156_15 = bitcast i32 %line_buffer_2D_34" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 363 'bitcast' 'bitcast_ln156_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_15, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 364 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln156_15 = trunc i32 %bitcast_ln156_15" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 365 'trunc' 'trunc_ln156_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln156_16 = bitcast i32 %tmp_55" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 366 'bitcast' 'bitcast_ln156_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_16, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 367 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln156_16 = trunc i32 %bitcast_ln156_16" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 368 'trunc' 'trunc_ln156_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.76ns)   --->   "%icmp_ln156_30 = icmp_ne  i8 %tmp_36, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 369 'icmp' 'icmp_ln156_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.92ns)   --->   "%icmp_ln156_31 = icmp_eq  i23 %trunc_ln156_15, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 370 'icmp' 'icmp_ln156_31' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_16)   --->   "%or_ln156_15 = or i1 %icmp_ln156_31, i1 %icmp_ln156_30" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 371 'or' 'or_ln156_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/1] (0.76ns)   --->   "%icmp_ln156_32 = icmp_ne  i8 %tmp_37, i8 255" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 372 'icmp' 'icmp_ln156_32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [1/1] (0.92ns)   --->   "%icmp_ln156_33 = icmp_eq  i23 %trunc_ln156_16, i23 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 373 'icmp' 'icmp_ln156_33' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_16)   --->   "%or_ln156_16 = or i1 %icmp_ln156_33, i1 %icmp_ln156_32" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 374 'or' 'or_ln156_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_16)   --->   "%and_ln156_15 = and i1 %or_ln156_15, i1 %or_ln156_16" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 375 'and' 'and_ln156_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [1/2] (2.78ns)   --->   "%tmp_38 = fcmp_ogt  i32 %line_buffer_2D_34, i32 %tmp_55" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 376 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_16 = and i1 %and_ln156_15, i1 %tmp_38" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 377 'and' 'and_ln156_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_57 = select i1 %and_ln156_16, i32 %line_buffer_2D_34, i32 %tmp_55" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156]   --->   Operation 378 'select' 'tmp_57' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 379 [1/1] (0.79ns)   --->   "%add_ln160 = add i4 %select_ln68, i4 14" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160]   --->   Operation 379 'add' 'add_ln160' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln160, i32 1, i32 3" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160]   --->   Operation 380 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i3 %lshr_ln" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160]   --->   Operation 381 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln160_2 = add i14 %mul_ln68_read, i14 %zext_ln160" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160]   --->   Operation 382 'add' 'add_ln160_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 383 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln160_1 = add i14 %add_ln160_2, i14 %p_cast71" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160]   --->   Operation 383 'add' 'add_ln160_1' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln160_2 = zext i14 %add_ln160_1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160]   --->   Operation 384 'zext' 'zext_ln160_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln160 = bitcast i32 %tmp_57" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160]   --->   Operation 385 'bitcast' 'bitcast_ln160' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln160_2" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160]   --->   Operation 386 'getelementptr' 'out_img_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 387 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln160 = store i32 %bitcast_ln160, i14 %out_img_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160]   --->   Operation 387 'store' 'store_ln160' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body26" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71]   --->   Operation 388 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.661ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln68', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68) of constant 2 on local variable 'row', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68 [66]  (0.427 ns)
	'load' operation 4 bit ('row_load', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68) on local variable 'row', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68 [105]  (0.000 ns)
	'add' operation 4 bit ('add_ln68', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68) [106]  (0.797 ns)
	'select' operation 4 bit ('select_ln68_1', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68) [111]  (0.391 ns)
	'add' operation 12 bit ('empty_83', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68) [127]  (0.809 ns)
	'getelementptr' operation 12 bit ('inp_img_2_addr_1', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68) [131]  (0.000 ns)
	'load' operation 32 bit ('line_buffer_2D', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68) on array 'inp_img_2' [135]  (1.237 ns)

 <State 2>: 4.028ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln76', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76) [179]  (0.797 ns)
	'select' operation 32 bit ('line_buffer_2D', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:76) [220]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_s', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [227]  (2.782 ns)

 <State 3>: 6.013ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_s', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [227]  (2.782 ns)
	'and' operation 1 bit ('and_ln156', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [228]  (0.000 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [229]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_15', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [243]  (2.782 ns)

 <State 4>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_15', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [243]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_2', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [244]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [245]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_18', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [259]  (2.782 ns)

 <State 5>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_18', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [259]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_4', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [260]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [261]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_21', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [275]  (2.782 ns)

 <State 6>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_21', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [275]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_6', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [276]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [277]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_24', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [291]  (2.782 ns)

 <State 7>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_24', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [291]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_8', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [292]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [293]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_28', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [307]  (2.782 ns)

 <State 8>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_28', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [307]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_10', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [308]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [309]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_31', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [323]  (2.782 ns)

 <State 9>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_31', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [323]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_12', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [324]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [325]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_35', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [339]  (2.782 ns)

 <State 10>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_35', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [339]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_14', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [340]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [341]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_38', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [355]  (2.782 ns)

 <State 11>: 4.755ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_38', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [355]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_16', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [356]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:156) [357]  (0.449 ns)
	'store' operation 0 bit ('store_ln160', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160) of variable 'bitcast_ln160', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160 on array 'out_img' [366]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
