Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 70d15e7a7a1d4f0eab8764c587dc4248 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T_behav xil_defaultlib.T -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture sim of entity xil_defaultlib.t
Built simulation snapshot T_behav
