Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Apr 26 14:47:25 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         105         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        
TIMING-18  Warning           Missing input or output delay                       7           
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (250)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (245)
5. checking no_input_delay (13)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (250)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: PCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: startup (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vsync[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/first_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (245)
--------------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.956    -5510.744                   3719                47405        0.034        0.000                      0                47352        2.845        0.000                       0                 18290  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
clk_fpga_1                       {0.000 12.500}       25.000          40.000          
  CLKFBIN                        {0.000 12.500}       25.000          40.000          
  PixelClkIO                     {0.000 12.500}       25.000          40.000          
  SerialClkIO                    {0.000 2.500}        5.000           200.000         
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 20.833}       41.667          24.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 10.417}       20.833          48.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           -22.956    -5510.744                   3719                46047        0.034        0.000                      0                46047        3.750        0.000                       0                 17540  
clk_fpga_1                            18.573        0.000                      0                 1000        0.117        0.000                      0                 1000        7.500        0.000                       0                   564  
  CLKFBIN                                                                                                                                                                         23.751        0.000                       0                     2  
  PixelClkIO                                                                                                                                                                      22.845        0.000                       0                    10  
  SerialClkIO                                                                                                                                                                      2.845        0.000                       0                    10  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                   39.511        0.000                       0                     2  
  clk_out2_design_1_clk_wiz_0_0       16.718        0.000                      0                  263        0.121        0.000                      0                  263        9.437        0.000                       0                   158  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                     clk_fpga_0                          23.360        0.000                      0                   10                                                                        
clk_out2_design_1_clk_wiz_0_0  clk_fpga_0                          19.090        0.000                      0                   11                                                                        
clk_fpga_0                     clk_fpga_1                           8.728        0.000                      0                   21                                                                        
clk_fpga_1                     PixelClkIO                          18.083        0.000                      0                   38        0.103        0.000                      0                   38  
clk_fpga_0                     clk_out2_design_1_clk_wiz_0_0        8.474        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1              22.922        0.000                      0                    4        0.514        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3719  Failing Endpoints,  Worst Slack      -22.956ns,  Total Violation    -5510.744ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.956ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.802ns  (logic 17.116ns (52.180%)  route 15.686ns (47.820%))
  Logic Levels:           43  (CARRY4=26 DSP48E1=2 LUT2=1 LUT3=7 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.653     2.947    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.916     4.381    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_0[3]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     8.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.419    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0/P[0]
                         net (fo=1, routed)           1.160    11.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_n_105
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.221 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127/O
                         net (fo=1, routed)           0.000    11.221    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.601 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.001    11.602    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.917 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/O[3]
                         net (fo=60, routed)          1.130    13.047    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.339    13.386 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362/O
                         net (fo=4, routed)           0.834    14.220    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.355    14.575 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366/O
                         net (fo=1, routed)           0.000    14.575    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.088 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.411 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183/O[1]
                         net (fo=2, routed)           1.052    16.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183_n_6
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.336    16.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110/O
                         net (fo=2, routed)           0.690    17.489    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.816 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114/O
                         net (fo=1, routed)           0.000    17.816    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.217 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.217    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.530 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35/O[3]
                         net (fo=3, routed)           1.009    19.539    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35_n_4
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.306    19.845 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44/O
                         net (fo=2, routed)           0.890    20.735    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.859 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23/O
                         net (fo=2, routed)           0.732    21.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    21.715    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.265 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.265    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.379    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.713 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12/O[1]
                         net (fo=15, routed)          0.908    23.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12_n_6
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.303    23.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550/O
                         net (fo=1, routed)           0.862    24.786    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.190 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.409 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/O[0]
                         net (fo=2, routed)           1.202    26.611    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_7
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.320    26.931 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463/O
                         net (fo=2, routed)           0.822    27.753    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463_n_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I3_O)        0.355    28.108 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467/O
                         net (fo=1, routed)           0.000    28.108    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.621 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432/CO[3]
                         net (fo=1, routed)           0.000    28.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.738    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.855    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.972    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    29.089    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    29.206    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.323 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    29.323    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.646 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.847    30.493    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_6
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.306    30.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58/O
                         net (fo=1, routed)           0.000    30.799    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.349 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.349    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.463 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.691 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.631    32.322    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X29Y69         LUT3 (Prop_lut3_I0_O)        0.313    32.635 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_10/O
                         net (fo=32, routed)          0.511    33.145    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_10_n_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I1_O)        0.124    33.269 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_4/O
                         net (fo=1, routed)           0.597    33.866    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_4_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.392 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    34.392    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.506 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.506    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.620 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.620    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.734 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.891    35.625    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_n_0
    SLICE_X31Y73         LUT3 (Prop_lut3_I0_O)        0.124    35.749 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_i_1/O
                         net (fo=1, routed)           0.000    35.749    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_i_1_n_0
    SLICE_X31Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.510    12.689    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/s00_axi_aclk
    SLICE_X31Y73         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.029    12.793    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -35.749    
  -------------------------------------------------------------------
                         slack                                -22.956    

Slack (VIOLATED) :        -22.224ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.099ns  (logic 17.622ns (54.899%)  route 14.477ns (45.101%))
  Logic Levels:           50  (CARRY4=34 DSP48E1=2 LUT2=1 LUT3=7 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.638     2.932    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y71         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=5, routed)           0.591     4.041    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/Q[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036     8.077 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.079    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.597 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2/P[3]
                         net (fo=2, routed)           0.932    10.528    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__2_n_102
    SLICE_X33Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.652 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_266/O
                         net (fo=1, routed)           0.000    10.652    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_266_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.184 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    11.184    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_177_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.298 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    11.298    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_176_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.412    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_175_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.009    11.535    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.649 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.649    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.763 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_110_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_109_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_60_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.325 f  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_34/O[1]
                         net (fo=60, routed)          1.297    13.622    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_34_n_6
    SLICE_X30Y81         LUT3 (Prop_lut3_I2_O)        0.331    13.953 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_146/O
                         net (fo=4, routed)           1.152    15.105    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_146_n_0
    SLICE_X35Y69         LUT4 (Prop_lut4_I0_O)        0.348    15.453 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_653/O
                         net (fo=1, routed)           0.000    15.453    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_653_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.851 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_548/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_548_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.185 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_444/O[1]
                         net (fo=3, routed)           0.694    16.879    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_444_n_6
    SLICE_X35Y75         LUT3 (Prop_lut3_I1_O)        0.303    17.182 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_226/O
                         net (fo=1, routed)           0.771    17.953    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_226_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.460 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.460    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_138_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.574 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.574    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_57_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.688 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.688    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_39_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.927 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_34/O[2]
                         net (fo=3, routed)           1.039    19.965    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_34_n_5
    SLICE_X41Y74         LUT3 (Prop_lut3_I0_O)        0.302    20.267 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_44/O
                         net (fo=2, routed)           0.676    20.943    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_44_n_0
    SLICE_X41Y75         LUT5 (Prop_lut5_I1_O)        0.124    21.067 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_24/O
                         net (fo=2, routed)           0.591    21.659    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_24_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124    21.783 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_28/O
                         net (fo=1, routed)           0.000    21.783    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_28_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.315 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.315    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.649 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/O[1]
                         net (fo=15, routed)          0.700    23.349    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_6
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.652 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_572/O
                         net (fo=1, routed)           0.785    24.437    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_572_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.835 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_548/CO[3]
                         net (fo=1, routed)           0.000    24.835    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_548_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.949 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    24.949    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.063 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/CO[3]
                         net (fo=1, routed)           0.000    25.063    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.376 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_468/O[3]
                         net (fo=2, routed)           0.926    26.302    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_468_n_4
    SLICE_X36Y82         LUT3 (Prop_lut3_I0_O)        0.335    26.637 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_433/O
                         net (fo=2, routed)           0.708    27.345    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_433_n_0
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.331    27.676 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_437/O
                         net (fo=1, routed)           0.000    27.676    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_437_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.052 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.052    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.169 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.169    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.286 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.286    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.403 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    28.403    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.520 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.520    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.835 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/O[3]
                         net (fo=3, routed)           0.823    29.659    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_4
    SLICE_X39Y86         LUT4 (Prop_lut4_I1_O)        0.307    29.966 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_59/O
                         net (fo=1, routed)           0.000    29.966    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_59_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.498 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.498    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.612    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.840 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.612    31.451    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.313    31.764 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_10/O
                         net (fo=32, routed)          0.846    32.611    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_10_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.124    32.735 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_3/O
                         net (fo=1, routed)           0.606    33.340    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_3_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.847 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    33.847    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.961 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.961    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.075 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.075    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.189 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.718    34.907    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__2_n_0
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.124    35.031 r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_i_1/O
                         net (fo=1, routed)           0.000    35.031    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.476    12.655    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/s00_axi_aclk
    SLICE_X42Y88         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X42Y88         FDRE (Setup_fdre_C_D)        0.077    12.807    design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out_reg
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -35.031    
  -------------------------------------------------------------------
                         slack                                -22.224    

Slack (VIOLATED) :        -21.024ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.825ns  (logic 16.124ns (52.309%)  route 14.701ns (47.691%))
  Logic Levels:           38  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.653     2.947    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.916     4.381    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_0[3]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     8.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.419    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0/P[0]
                         net (fo=1, routed)           1.160    11.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_n_105
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.221 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127/O
                         net (fo=1, routed)           0.000    11.221    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.601 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.001    11.602    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.917 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/O[3]
                         net (fo=60, routed)          1.130    13.047    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.339    13.386 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362/O
                         net (fo=4, routed)           0.834    14.220    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.355    14.575 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366/O
                         net (fo=1, routed)           0.000    14.575    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.088 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.411 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183/O[1]
                         net (fo=2, routed)           1.052    16.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183_n_6
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.336    16.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110/O
                         net (fo=2, routed)           0.690    17.489    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.816 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114/O
                         net (fo=1, routed)           0.000    17.816    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.217 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.217    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.530 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35/O[3]
                         net (fo=3, routed)           1.009    19.539    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35_n_4
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.306    19.845 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44/O
                         net (fo=2, routed)           0.890    20.735    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.859 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23/O
                         net (fo=2, routed)           0.732    21.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    21.715    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.265 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.265    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.379    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.713 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12/O[1]
                         net (fo=15, routed)          0.908    23.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12_n_6
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.303    23.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550/O
                         net (fo=1, routed)           0.862    24.786    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.190 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.409 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/O[0]
                         net (fo=2, routed)           1.202    26.611    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_7
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.320    26.931 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463/O
                         net (fo=2, routed)           0.822    27.753    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463_n_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I3_O)        0.355    28.108 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467/O
                         net (fo=1, routed)           0.000    28.108    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.621 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432/CO[3]
                         net (fo=1, routed)           0.000    28.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.738    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.855    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.972    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    29.089    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    29.206    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.323 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    29.323    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.646 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.847    30.493    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_6
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.306    30.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58/O
                         net (fo=1, routed)           0.000    30.799    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.349 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.349    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.463 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.691 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.849    32.540    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X31Y72         LUT5 (Prop_lut5_I1_O)        0.313    32.853 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.795    33.648    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[8]
    SLICE_X35Y74         LUT5 (Prop_lut5_I0_O)        0.124    33.772 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    33.772    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X35Y74         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.463    12.642    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y74         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.031    12.748    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -33.772    
  -------------------------------------------------------------------
                         slack                                -21.024    

Slack (VIOLATED) :        -21.006ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.805ns  (logic 16.124ns (52.343%)  route 14.681ns (47.657%))
  Logic Levels:           38  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.653     2.947    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.916     4.381    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_0[3]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     8.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.419    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0/P[0]
                         net (fo=1, routed)           1.160    11.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_n_105
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.221 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127/O
                         net (fo=1, routed)           0.000    11.221    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.601 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.001    11.602    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.917 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/O[3]
                         net (fo=60, routed)          1.130    13.047    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.339    13.386 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362/O
                         net (fo=4, routed)           0.834    14.220    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.355    14.575 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366/O
                         net (fo=1, routed)           0.000    14.575    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.088 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.411 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183/O[1]
                         net (fo=2, routed)           1.052    16.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183_n_6
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.336    16.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110/O
                         net (fo=2, routed)           0.690    17.489    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.816 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114/O
                         net (fo=1, routed)           0.000    17.816    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.217 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.217    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.530 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35/O[3]
                         net (fo=3, routed)           1.009    19.539    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35_n_4
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.306    19.845 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44/O
                         net (fo=2, routed)           0.890    20.735    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.859 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23/O
                         net (fo=2, routed)           0.732    21.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    21.715    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.265 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.265    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.379    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.713 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12/O[1]
                         net (fo=15, routed)          0.908    23.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12_n_6
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.303    23.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550/O
                         net (fo=1, routed)           0.862    24.786    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.190 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.409 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/O[0]
                         net (fo=2, routed)           1.202    26.611    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_7
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.320    26.931 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463/O
                         net (fo=2, routed)           0.822    27.753    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463_n_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I3_O)        0.355    28.108 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467/O
                         net (fo=1, routed)           0.000    28.108    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.621 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432/CO[3]
                         net (fo=1, routed)           0.000    28.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.738    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.855    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.972    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    29.089    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    29.206    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.323 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    29.323    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.646 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.847    30.493    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_6
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.306    30.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58/O
                         net (fo=1, routed)           0.000    30.799    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.349 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.349    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.463 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.691 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.869    32.560    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I1_O)        0.313    32.873 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[11]_i_2/O
                         net (fo=3, routed)           0.755    33.628    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[11]
    SLICE_X35Y74         LUT5 (Prop_lut5_I0_O)        0.124    33.752 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    33.752    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X35Y74         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.463    12.642    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y74         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.029    12.746    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -33.752    
  -------------------------------------------------------------------
                         slack                                -21.006    

Slack (VIOLATED) :        -20.899ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.700ns  (logic 16.124ns (52.521%)  route 14.576ns (47.479%))
  Logic Levels:           38  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.653     2.947    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.916     4.381    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_0[3]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     8.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.419    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0/P[0]
                         net (fo=1, routed)           1.160    11.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_n_105
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.221 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127/O
                         net (fo=1, routed)           0.000    11.221    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.601 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.001    11.602    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.917 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/O[3]
                         net (fo=60, routed)          1.130    13.047    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.339    13.386 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362/O
                         net (fo=4, routed)           0.834    14.220    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.355    14.575 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366/O
                         net (fo=1, routed)           0.000    14.575    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.088 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.411 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183/O[1]
                         net (fo=2, routed)           1.052    16.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183_n_6
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.336    16.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110/O
                         net (fo=2, routed)           0.690    17.489    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.816 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114/O
                         net (fo=1, routed)           0.000    17.816    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.217 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.217    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.530 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35/O[3]
                         net (fo=3, routed)           1.009    19.539    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35_n_4
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.306    19.845 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44/O
                         net (fo=2, routed)           0.890    20.735    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.859 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23/O
                         net (fo=2, routed)           0.732    21.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    21.715    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.265 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.265    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.379    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.713 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12/O[1]
                         net (fo=15, routed)          0.908    23.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12_n_6
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.303    23.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550/O
                         net (fo=1, routed)           0.862    24.786    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.190 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.409 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/O[0]
                         net (fo=2, routed)           1.202    26.611    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_7
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.320    26.931 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463/O
                         net (fo=2, routed)           0.822    27.753    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463_n_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I3_O)        0.355    28.108 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467/O
                         net (fo=1, routed)           0.000    28.108    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.621 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432/CO[3]
                         net (fo=1, routed)           0.000    28.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.738    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.855    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.972    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    29.089    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    29.206    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.323 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    29.323    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.646 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.847    30.493    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_6
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.306    30.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58/O
                         net (fo=1, routed)           0.000    30.799    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.349 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.349    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.463 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.691 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          1.012    32.703    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X32Y74         LUT5 (Prop_lut5_I1_O)        0.313    33.016 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.506    33.523    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[0]
    SLICE_X35Y74         LUT5 (Prop_lut5_I4_O)        0.124    33.647 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    33.647    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X35Y74         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.463    12.642    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y74         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.031    12.748    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -33.647    
  -------------------------------------------------------------------
                         slack                                -20.899    

Slack (VIOLATED) :        -20.893ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.697ns  (logic 16.062ns (52.324%)  route 14.635ns (47.676%))
  Logic Levels:           38  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.653     2.947    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y51         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.966     4.369    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_0[0]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.405 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.407    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.925 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0/P[0]
                         net (fo=1, routed)           1.160    11.085    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_n_105
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.209 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127/O
                         net (fo=1, routed)           0.000    11.209    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.589 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.001    11.590    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.905 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/O[3]
                         net (fo=60, routed)          1.130    13.035    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.339    13.374 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362/O
                         net (fo=4, routed)           0.834    14.208    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.355    14.563 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366/O
                         net (fo=1, routed)           0.000    14.563    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.076 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.076    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.399 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183/O[1]
                         net (fo=2, routed)           1.052    16.451    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183_n_6
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.336    16.787 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110/O
                         net (fo=2, routed)           0.690    17.477    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.804 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114/O
                         net (fo=1, routed)           0.000    17.804    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.205 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.205    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.518 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35/O[3]
                         net (fo=3, routed)           1.009    19.527    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35_n_4
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.306    19.833 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44/O
                         net (fo=2, routed)           0.890    20.723    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.847 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23/O
                         net (fo=2, routed)           0.732    21.579    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.703 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.253 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.253    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.367 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.367    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.701 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12/O[1]
                         net (fo=15, routed)          0.908    23.609    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12_n_6
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.303    23.912 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550/O
                         net (fo=1, routed)           0.862    24.774    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.178 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    25.178    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.397 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/O[0]
                         net (fo=2, routed)           1.202    26.599    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_7
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.320    26.919 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463/O
                         net (fo=2, routed)           0.822    27.741    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463_n_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I3_O)        0.355    28.096 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467/O
                         net (fo=1, routed)           0.000    28.096    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.609 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432/CO[3]
                         net (fo=1, routed)           0.000    28.609    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.726 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.726    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.843 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.960 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.960    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.194 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    29.194    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.311 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    29.311    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.634 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.847    30.481    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_6
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.306    30.787 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58/O
                         net (fo=1, routed)           0.000    30.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.337 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.337    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.451 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.451    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.679 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.610    32.289    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.313    32.602 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[1]_i_2/O
                         net (fo=3, routed)           0.918    33.520    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[1]
    SLICE_X39Y69         LUT5 (Prop_lut5_I0_O)        0.124    33.644 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    33.644    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X39Y69         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.468    12.647    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y69         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X39Y69         FDRE (Setup_fdre_C_D)        0.029    12.751    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -33.644    
  -------------------------------------------------------------------
                         slack                                -20.893    

Slack (VIOLATED) :        -20.854ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.700ns  (logic 16.124ns (52.521%)  route 14.576ns (47.479%))
  Logic Levels:           38  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.653     2.947    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.916     4.381    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_0[3]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     8.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.419    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0/P[0]
                         net (fo=1, routed)           1.160    11.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_n_105
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.221 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127/O
                         net (fo=1, routed)           0.000    11.221    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.601 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.001    11.602    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.917 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/O[3]
                         net (fo=60, routed)          1.130    13.047    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.339    13.386 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362/O
                         net (fo=4, routed)           0.834    14.220    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.355    14.575 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366/O
                         net (fo=1, routed)           0.000    14.575    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.088 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.411 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183/O[1]
                         net (fo=2, routed)           1.052    16.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183_n_6
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.336    16.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110/O
                         net (fo=2, routed)           0.690    17.489    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.816 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114/O
                         net (fo=1, routed)           0.000    17.816    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.217 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.217    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.530 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35/O[3]
                         net (fo=3, routed)           1.009    19.539    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35_n_4
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.306    19.845 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44/O
                         net (fo=2, routed)           0.890    20.735    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.859 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23/O
                         net (fo=2, routed)           0.732    21.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    21.715    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.265 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.265    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.379    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.713 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12/O[1]
                         net (fo=15, routed)          0.908    23.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12_n_6
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.303    23.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550/O
                         net (fo=1, routed)           0.862    24.786    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.190 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.409 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/O[0]
                         net (fo=2, routed)           1.202    26.611    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_7
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.320    26.931 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463/O
                         net (fo=2, routed)           0.822    27.753    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463_n_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I3_O)        0.355    28.108 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467/O
                         net (fo=1, routed)           0.000    28.108    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.621 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432/CO[3]
                         net (fo=1, routed)           0.000    28.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.738    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.855    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.972    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    29.089    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    29.206    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.323 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    29.323    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.646 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.847    30.493    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_6
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.306    30.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58/O
                         net (fo=1, routed)           0.000    30.799    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.349 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.349    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.463 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.691 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          1.022    32.713    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X32Y74         LUT5 (Prop_lut5_I1_O)        0.313    33.026 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.496    33.523    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[18]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.124    33.647 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    33.647    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X32Y74         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.462    12.641    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y74         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.077    12.793    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -33.647    
  -------------------------------------------------------------------
                         slack                                -20.854    

Slack (VIOLATED) :        -20.831ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.680ns  (logic 16.124ns (52.555%)  route 14.556ns (47.445%))
  Logic Levels:           38  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.653     2.947    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.916     4.381    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_0[3]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     8.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.419    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0/P[0]
                         net (fo=1, routed)           1.160    11.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_n_105
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.221 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127/O
                         net (fo=1, routed)           0.000    11.221    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.601 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.001    11.602    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.917 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/O[3]
                         net (fo=60, routed)          1.130    13.047    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.339    13.386 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362/O
                         net (fo=4, routed)           0.834    14.220    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.355    14.575 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366/O
                         net (fo=1, routed)           0.000    14.575    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.088 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.411 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183/O[1]
                         net (fo=2, routed)           1.052    16.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183_n_6
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.336    16.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110/O
                         net (fo=2, routed)           0.690    17.489    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.816 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114/O
                         net (fo=1, routed)           0.000    17.816    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.217 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.217    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.530 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35/O[3]
                         net (fo=3, routed)           1.009    19.539    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35_n_4
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.306    19.845 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44/O
                         net (fo=2, routed)           0.890    20.735    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.859 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23/O
                         net (fo=2, routed)           0.732    21.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    21.715    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.265 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.265    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.379    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.713 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12/O[1]
                         net (fo=15, routed)          0.908    23.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12_n_6
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.303    23.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550/O
                         net (fo=1, routed)           0.862    24.786    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.190 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.409 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/O[0]
                         net (fo=2, routed)           1.202    26.611    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_7
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.320    26.931 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463/O
                         net (fo=2, routed)           0.822    27.753    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463_n_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I3_O)        0.355    28.108 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467/O
                         net (fo=1, routed)           0.000    28.108    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.621 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432/CO[3]
                         net (fo=1, routed)           0.000    28.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.738    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.855    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.972    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    29.089    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    29.206    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.323 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    29.323    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.646 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.847    30.493    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_6
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.306    30.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58/O
                         net (fo=1, routed)           0.000    30.799    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.349 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.349    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.463 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.691 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          1.092    32.783    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X29Y77         LUT5 (Prop_lut5_I1_O)        0.313    33.096 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.407    33.503    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[2]
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124    33.627 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    33.627    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X29Y77         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.511    12.690    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y77         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X29Y77         FDRE (Setup_fdre_C_D)        0.031    12.796    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -33.627    
  -------------------------------------------------------------------
                         slack                                -20.831    

Slack (VIOLATED) :        -20.829ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.633ns  (logic 16.062ns (52.434%)  route 14.571ns (47.566%))
  Logic Levels:           38  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.653     2.947    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y51         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.966     4.369    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_0[0]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.405 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.407    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.925 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0/P[0]
                         net (fo=1, routed)           1.160    11.085    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_n_105
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.209 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127/O
                         net (fo=1, routed)           0.000    11.209    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.589 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.001    11.590    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.905 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/O[3]
                         net (fo=60, routed)          1.130    13.035    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.339    13.374 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362/O
                         net (fo=4, routed)           0.834    14.208    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.355    14.563 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366/O
                         net (fo=1, routed)           0.000    14.563    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.076 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.076    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.399 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183/O[1]
                         net (fo=2, routed)           1.052    16.451    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183_n_6
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.336    16.787 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110/O
                         net (fo=2, routed)           0.690    17.477    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.804 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114/O
                         net (fo=1, routed)           0.000    17.804    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.205 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.205    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.518 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35/O[3]
                         net (fo=3, routed)           1.009    19.527    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35_n_4
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.306    19.833 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44/O
                         net (fo=2, routed)           0.890    20.723    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.847 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23/O
                         net (fo=2, routed)           0.732    21.579    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.703 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.253 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.253    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.367 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.367    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.701 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12/O[1]
                         net (fo=15, routed)          0.908    23.609    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12_n_6
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.303    23.912 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550/O
                         net (fo=1, routed)           0.862    24.774    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.178 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    25.178    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.397 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/O[0]
                         net (fo=2, routed)           1.202    26.599    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_7
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.320    26.919 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463/O
                         net (fo=2, routed)           0.822    27.741    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463_n_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I3_O)        0.355    28.096 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467/O
                         net (fo=1, routed)           0.000    28.096    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.609 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432/CO[3]
                         net (fo=1, routed)           0.000    28.609    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.726 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.726    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.843 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.843    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.960 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.960    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.194 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    29.194    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.311 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    29.311    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.634 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.847    30.481    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_6
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.306    30.787 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58/O
                         net (fo=1, routed)           0.000    30.787    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.337 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.337    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.451 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.451    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.679 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.546    32.225    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X29Y69         LUT5 (Prop_lut5_I1_O)        0.313    32.538 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[3]_i_2/O
                         net (fo=3, routed)           0.918    33.456    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[3]
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.124    33.580 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    33.580    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X39Y70         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.468    12.647    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)        0.029    12.751    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -33.580    
  -------------------------------------------------------------------
                         slack                                -20.829    

Slack (VIOLATED) :        -20.736ns  (required time - arrival time)
  Source:                 design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.580ns  (logic 16.124ns (52.728%)  route 14.456ns (47.272%))
  Logic Levels:           38  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.653     2.947    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.916     4.381    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_0[3]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     8.417 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.419    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0/P[0]
                         net (fo=1, routed)           1.160    11.097    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/dcc_filler0__0_n_105
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.221 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127/O
                         net (fo=1, routed)           0.000    11.221    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_127_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.601 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110/CO[3]
                         net (fo=1, routed)           0.001    11.602    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_110_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.917 f  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109/O[3]
                         net (fo=60, routed)          1.130    13.047    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_109_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.339    13.386 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362/O
                         net (fo=4, routed)           0.834    14.220    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_362_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.355    14.575 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366/O
                         net (fo=1, routed)           0.000    14.575    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_366_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.088 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_194_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.411 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183/O[1]
                         net (fo=2, routed)           1.052    16.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_183_n_6
    SLICE_X31Y55         LUT3 (Prop_lut3_I0_O)        0.336    16.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110/O
                         net (fo=2, routed)           0.690    17.489    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_110_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.816 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114/O
                         net (fo=1, routed)           0.000    17.816    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_114_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.217 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.217    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_40_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.530 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35/O[3]
                         net (fo=3, routed)           1.009    19.539    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry_i_35_n_4
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.306    19.845 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44/O
                         net (fo=2, routed)           0.890    20.735    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_44_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.859 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23/O
                         net (fo=2, routed)           0.732    21.591    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_23_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27/O
                         net (fo=1, routed)           0.000    21.715    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_27_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.265 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.265    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_12_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.379 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.379    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__0_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.713 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12/O[1]
                         net (fo=15, routed)          0.908    23.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clk_1_out0_carry__1_i_12_n_6
    SLICE_X27Y61         LUT3 (Prop_lut3_I2_O)        0.303    23.924 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550/O
                         net (fo=1, routed)           0.862    24.786    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_550_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.190 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522/CO[3]
                         net (fo=1, routed)           0.000    25.190    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_522_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.409 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495/O[0]
                         net (fo=2, routed)           1.202    26.611    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_495_n_7
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.320    26.931 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463/O
                         net (fo=2, routed)           0.822    27.753    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_463_n_0
    SLICE_X30Y55         LUT4 (Prop_lut4_I3_O)        0.355    28.108 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467/O
                         net (fo=1, routed)           0.000    28.108    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_467_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.621 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432/CO[3]
                         net (fo=1, routed)           0.000    28.621    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_432_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    28.738    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_397_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    28.855    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_330_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    28.972    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_257_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.089 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    29.089    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_160_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.206 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    29.206    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_104_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.323 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    29.323    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_65_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.646 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.847    30.493    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_39_n_6
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.306    30.799 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58/O
                         net (fo=1, routed)           0.000    30.799    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[31]_i_58_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.349 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.349    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_25_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.463 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.463    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_7_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.691 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4/CO[2]
                         net (fo=33, routed)          0.706    32.397    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata_reg[31]_i_4_n_1
    SLICE_X31Y69         LUT5 (Prop_lut5_I1_O)        0.313    32.710 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/axi_rdata[15]_i_2/O
                         net (fo=3, routed)           0.692    33.403    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/count_temp[15]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.124    33.527 r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    33.527    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X31Y75         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.508    12.687    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y75         FDRE                                         r  design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)        0.029    12.791    design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -33.527    
  -------------------------------------------------------------------
                         slack                                -20.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/sext_ln703_1_reg_1921_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_2019_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.348ns (81.157%)  route 0.081ns (18.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.584     0.920    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_clk
    SLICE_X59Y49         FDRE                                         r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/sext_ln703_1_reg_1921_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/sext_ln703_1_reg_1921_reg[17]/Q
                         net (fo=1, routed)           0.080     1.141    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/sext_ln703_1_reg_1921_reg_n_0_[17]
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.186 r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_2019[17]_i_2/O
                         net (fo=1, routed)           0.000     1.186    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_2019[17]_i_2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.295 r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_2019_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.295    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_2019_reg[17]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.348 r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_2019_reg[21]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.348    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ret_V_fu_888_p4[2]
    SLICE_X58Y50         FDRE                                         r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_2019_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.848     1.214    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_clk
    SLICE_X58Y50         FDRE                                         r  design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_2019_reg[18]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.130     1.314    design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_2019_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.618     0.954    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X5Y18          FDRE                                         r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.095 r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=19, routed)          0.217     1.312    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/A0
    SLICE_X4Y18          RAMD32                                       r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.885     1.251    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X4Y18          RAMD32                                       r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/DP/CLK
                         clock pessimism             -0.284     0.967    
    SLICE_X4Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.276    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.618     0.954    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X5Y18          FDRE                                         r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.095 r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=19, routed)          0.217     1.312    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/A0
    SLICE_X4Y18          RAMD32                                       r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.885     1.251    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X4Y18          RAMD32                                       r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.284     0.967    
    SLICE_X4Y18          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.276    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/smartconnect/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.594     0.930    design_1_i/VDMA/smartconnect/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y41         FDRE                                         r  design_1_i/VDMA/smartconnect/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/VDMA/smartconnect/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.126    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X16Y41         RAMD32                                       r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     1.230    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X16Y41         RAMD32                                       r  design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.287     0.943    
    SLICE_X16Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.748%)  route 0.169ns (53.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.559     0.895    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X50Y47         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29]/Q
                         net (fo=2, routed)           0.169     1.211    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0[29]
    SLICE_X48Y48         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.830     1.196    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X48Y48         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.012     1.173    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.562     0.898    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X41Y44         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.115     1.154    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[41]
    SLICE_X38Y44         SRL16E                                       r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.829     1.195    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X38Y44         SRL16E                                       r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X38Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.115    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.013%)  route 0.230ns (61.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.559     0.895    design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X49Y39         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]/Q
                         net (fo=9, routed)           0.230     1.265    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/D[11]
    SLICE_X53Y37         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.821     1.187    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/m_axi_s2mm_aclk
    SLICE_X53Y37         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[3]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y37         FDRE (Hold_fdre_C_D)         0.072     1.224    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.788%)  route 0.242ns (63.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.559     0.895    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X52Y47         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]/Q
                         net (fo=2, routed)           0.242     1.278    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0[25]
    SLICE_X47Y47         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.830     1.196    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X47Y47         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.075     1.236    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.559     0.895    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X40Y37         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/Q
                         net (fo=1, routed)           0.119     1.154    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X38Y37         SRL16E                                       r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.825     1.191    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X38Y37         SRL16E                                       r  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X38Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.110    design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.453%)  route 0.246ns (63.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.557     0.893    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X51Y40         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[1]/Q
                         net (fo=2, routed)           0.246     1.279    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]_1[1]
    SLICE_X42Y39         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.827     1.193    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X42Y39         FDRE                                         r  design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[1]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.076     1.234    design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y43   design_1_i/filter/convolution_filter/inst/add_ln68_12_reg_3210_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y42   design_1_i/filter/convolution_filter/inst/add_ln68_14_reg_3215_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y38   design_1_i/filter/convolution_filter/inst/add_ln68_17_reg_3220_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y40   design_1_i/filter/convolution_filter/inst/add_ln68_19_reg_3225_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y39   design_1_i/filter/convolution_filter/inst/add_ln68_1_reg_3190_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y44   design_1_i/filter/convolution_filter/inst/add_ln68_24_reg_3230_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y45   design_1_i/filter/convolution_filter/inst/add_ln68_26_reg_3235_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y48   design_1_i/filter/convolution_filter/inst/add_ln68_29_reg_3240_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y46   design_1_i/filter/convolution_filter/inst/add_ln68_31_reg_3245_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y48   design_1_i/filter/convolution_filter/inst/add_ln68_35_reg_3250_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y19  design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       18.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.573ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 1.543ns (25.137%)  route 4.595ns (74.863%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 27.962 - 25.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.786     3.080    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.478     3.558 f  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/Q
                         net (fo=17, routed)          1.954     5.512    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]
    SLICE_X103Y101       LUT3 (Prop_lut3_I1_O)        0.295     5.807 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__23/O
                         net (fo=1, routed)           0.000     5.807    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__23_n_0
    SLICE_X103Y101       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.205 f  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__25/i__carry/CO[3]
                         net (fo=2, routed)           1.294     7.499    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp17_out
    SLICE_X102Y102       LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_3/O
                         net (fo=1, routed)           0.667     8.290    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_3_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I4_O)        0.124     8.414 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_2/O
                         net (fo=1, routed)           0.680     9.094    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_2_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I5_O)        0.124     9.218 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1_n_0
    SLICE_X102Y103       FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.783    27.962    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X102Y103       FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                         clock pessimism              0.129    28.091    
                         clock uncertainty           -0.377    27.714    
    SLICE_X102Y103       FDRE (Setup_fdre_C_D)        0.077    27.791    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg
  -------------------------------------------------------------------
                         required time                         27.791    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 18.573    

Slack (MET) :             18.585ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.704ns (13.379%)  route 4.558ns (86.621%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 27.809 - 25.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.977     3.271    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y103       FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.456     3.727 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.571     5.298    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X105Y87        LUT5 (Prop_lut5_I0_O)        0.124     5.422 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          0.917     6.339    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.463 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          2.070     8.533    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.630    27.809    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.129    27.938    
                         clock uncertainty           -0.377    27.561    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    27.118    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         27.118    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                 18.585    

Slack (MET) :             18.587ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.378ns (23.070%)  route 4.595ns (76.930%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 27.785 - 25.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.812     3.106    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     3.988 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=14, routed)          1.982     5.971    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/dout[1]
    SLICE_X104Y89        LUT6 (Prop_lut6_I1_O)        0.124     6.095 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.901     6.996    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_21_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I5_O)        0.124     7.120 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_8/O
                         net (fo=2, routed)           1.046     8.167    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_8_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I0_O)        0.124     8.291 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.665     8.956    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.080 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.080    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X105Y88        FDSE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.606    27.785    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X105Y88        FDSE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.229    28.014    
                         clock uncertainty           -0.377    27.637    
    SLICE_X105Y88        FDSE (Setup_fdse_C_D)        0.029    27.666    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.666    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 18.587    

Slack (MET) :             18.993ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 1.378ns (24.540%)  route 4.237ns (75.460%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 27.785 - 25.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.812     3.106    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     3.988 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=14, routed)          1.982     5.971    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/dout[1]
    SLICE_X104Y89        LUT6 (Prop_lut6_I1_O)        0.124     6.095 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.901     6.996    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_21_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I5_O)        0.124     7.120 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_8/O
                         net (fo=2, routed)           0.401     7.522    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_8_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.646 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.952     8.598    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_2_n_0
    SLICE_X102Y88        LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     8.722    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X102Y88        FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.606    27.785    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X102Y88        FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.229    28.014    
                         clock uncertainty           -0.377    27.637    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.077    27.714    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         27.714    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                 18.993    

Slack (MET) :             19.002ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.704ns (14.285%)  route 4.224ns (85.715%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 27.809 - 25.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.977     3.271    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y103       FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.456     3.727 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.571     5.298    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_active_video
    SLICE_X105Y87        LUT5 (Prop_lut5_I0_O)        0.124     5.422 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.717     7.139    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X97Y75         LUT3 (Prop_lut3_I2_O)        0.124     7.263 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.936     8.199    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.630    27.809    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.129    27.938    
                         clock uncertainty           -0.377    27.561    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    27.201    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         27.201    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                 19.002    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.996ns (19.849%)  route 4.022ns (80.151%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 27.788 - 25.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.781     3.075    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X104Y87        FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.518     3.593 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.340     4.933    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/state[1]
    SLICE_X105Y90        LUT4 (Prop_lut4_I0_O)        0.152     5.085 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=128, routed)         1.617     6.702    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.326     7.028 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1/O
                         net (fo=11, routed)          1.065     8.093    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1_n_0
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.609    27.788    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                         clock pessimism              0.229    28.017    
                         clock uncertainty           -0.377    27.640    
    SLICE_X100Y99        FDRE (Setup_fdre_C_R)       -0.524    27.116    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         27.116    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.996ns (19.849%)  route 4.022ns (80.151%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 27.788 - 25.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.781     3.075    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X104Y87        FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.518     3.593 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.340     4.933    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/state[1]
    SLICE_X105Y90        LUT4 (Prop_lut4_I0_O)        0.152     5.085 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=128, routed)         1.617     6.702    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.326     7.028 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1/O
                         net (fo=11, routed)          1.065     8.093    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1_n_0
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.609    27.788    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/C
                         clock pessimism              0.229    28.017    
                         clock uncertainty           -0.377    27.640    
    SLICE_X100Y99        FDRE (Setup_fdre_C_R)       -0.524    27.116    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         27.116    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.996ns (19.849%)  route 4.022ns (80.151%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 27.788 - 25.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.781     3.075    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X104Y87        FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.518     3.593 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.340     4.933    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/state[1]
    SLICE_X105Y90        LUT4 (Prop_lut4_I0_O)        0.152     5.085 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=128, routed)         1.617     6.702    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.326     7.028 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1/O
                         net (fo=11, routed)          1.065     8.093    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1_n_0
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.609    27.788    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/C
                         clock pessimism              0.229    28.017    
                         clock uncertainty           -0.377    27.640    
    SLICE_X100Y99        FDRE (Setup_fdre_C_R)       -0.524    27.116    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         27.116    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.996ns (19.849%)  route 4.022ns (80.151%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 27.788 - 25.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.781     3.075    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X104Y87        FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.518     3.593 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.340     4.933    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/state[1]
    SLICE_X105Y90        LUT4 (Prop_lut4_I0_O)        0.152     5.085 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=128, routed)         1.617     6.702    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.326     7.028 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1/O
                         net (fo=11, routed)          1.065     8.093    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1_n_0
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.609    27.788    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/C
                         clock pessimism              0.229    28.017    
                         clock uncertainty           -0.377    27.640    
    SLICE_X100Y99        FDRE (Setup_fdre_C_R)       -0.524    27.116    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         27.116    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.996ns (19.849%)  route 4.022ns (80.151%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 27.788 - 25.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.781     3.075    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X104Y87        FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.518     3.593 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          1.340     4.933    design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/state[1]
    SLICE_X105Y90        LUT4 (Prop_lut4_I0_O)        0.152     5.085 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=128, routed)         1.617     6.702    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X103Y102       LUT4 (Prop_lut4_I2_O)        0.326     7.028 r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1/O
                         net (fo=11, routed)          1.065     8.093    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1_n_0
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.609    27.788    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X100Y99        FDRE                                         r  design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
                         clock pessimism              0.229    28.017    
                         clock uncertainty           -0.377    27.640    
    SLICE_X100Y99        FDRE (Setup_fdre_C_R)       -0.524    27.116    design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         27.116    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 19.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.602     0.938    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/Q
                         net (fo=2, routed)           0.065     1.144    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_rd
    SLICE_X98Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.189 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     1.189    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_i
    SLICE_X98Y82         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.870     1.236    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X98Y82         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                         clock pessimism             -0.285     0.951    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.121     1.072    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.594     0.930    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y75         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y75         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.126    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X95Y75         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.861     1.227    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y75         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.297     0.930    
    SLICE_X95Y75         FDRE (Hold_fdre_C_D)         0.076     1.006    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.598     0.934    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.130    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X99Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.866     1.232    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.298     0.934    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.076     1.010    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.594     0.930    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y74         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.126    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X95Y74         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.861     1.227    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y74         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.297     0.930    
    SLICE_X95Y74         FDRE (Hold_fdre_C_D)         0.075     1.005    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.596     0.932    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X93Y77         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X93Y77         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.863     1.229    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X93Y77         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.297     0.932    
    SLICE_X93Y77         FDRE (Hold_fdre_C_D)         0.075     1.007    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.596     0.932    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X91Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.864     1.230    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X91Y78         FDRE (Hold_fdre_C_D)         0.075     1.007    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.594     0.930    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y75         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y75         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.126    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X95Y75         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.861     1.227    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y75         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.297     0.930    
    SLICE_X95Y75         FDRE (Hold_fdre_C_D)         0.075     1.005    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.598     0.934    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.130    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X99Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.866     1.232    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.298     0.934    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.075     1.009    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.602     0.938    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.134    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X99Y82         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.870     1.236    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X99Y82         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.298     0.938    
    SLICE_X99Y82         FDRE (Hold_fdre_C_D)         0.075     1.013    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.643     0.979    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y49        FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.175    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y49        FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y49        FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.301     0.979    
    SLICE_X113Y49        FDRE (Hold_fdre_C_D)         0.075     1.054    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y16    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X100Y76   design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X97Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X97Y78    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X97Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X97Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X100Y76   design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X100Y76   design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X97Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X97Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X98Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X100Y76   design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X100Y76   design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X97Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X97Y76    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y128   design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y127   design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y126   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y125   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y130   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y129   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y122   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y121   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y128   design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y127   design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y126   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y125   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y130   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y129   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y122   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y121   design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.718ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.580ns (16.259%)  route 2.987ns (83.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 22.660 - 20.833 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.915     1.918    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_clk
    SLICE_X89Y109        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     2.374 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_state_reg[0]/Q
                         net (fo=10, routed)          1.507     3.881    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X85Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.005 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.480     5.485    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.824    22.660    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.132    22.792    
                         clock uncertainty           -0.145    22.647    
    RAMB18_X4Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.204    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                 16.718    

Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.766ns (21.243%)  route 2.840ns (78.757%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 22.559 - 20.833 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.974     1.977    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y110        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.518     2.495 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.414     3.909    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.033 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.426     5.459    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/E[0]
    SLICE_X86Y103        LUT5 (Prop_lut5_I0_O)        0.124     5.583 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     5.583    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_0
    SLICE_X86Y103        FDSE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.723    22.559    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X86Y103        FDSE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.132    22.691    
                         clock uncertainty           -0.145    22.546    
    SLICE_X86Y103        FDSE (Setup_fdse_C_D)        0.077    22.623    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         22.623    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                 17.040    

Slack (MET) :             17.059ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.788ns (21.721%)  route 2.840ns (78.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 22.559 - 20.833 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.974     1.977    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y110        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.518     2.495 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.414     3.909    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.033 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          1.426     5.459    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/E[0]
    SLICE_X86Y103        LUT5 (Prop_lut5_I4_O)        0.146     5.605 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1/O
                         net (fo=1, routed)           0.000     5.605    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_1
    SLICE_X86Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.723    22.559    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X86Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/C
                         clock pessimism              0.132    22.691    
                         clock uncertainty           -0.145    22.546    
    SLICE_X86Y103        FDRE (Setup_fdre_C_D)        0.118    22.664    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 17.059    

Slack (MET) :             17.244ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.622ns (47.880%)  route 1.766ns (52.120%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 22.559 - 20.833 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.974     1.977    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y110        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.518     2.495 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.766     4.261    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/wrst_busy
    SLICE_X85Y102        LUT5 (Prop_lut5_I1_O)        0.124     4.385 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000     4.385    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.917 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.365    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1_n_6
    SLICE_X85Y104        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.723    22.559    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X85Y104        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism              0.132    22.691    
                         clock uncertainty           -0.145    22.546    
    SLICE_X85Y104        FDRE (Setup_fdre_C_D)        0.062    22.608    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         22.608    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                 17.244    

Slack (MET) :             17.312ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.606ns (24.475%)  route 1.870ns (75.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 22.660 - 20.833 ) 
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.917     1.920    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_clk
    SLICE_X88Y105        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.456     2.376 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A_reg[7]/Q
                         net (fo=1, routed)           1.193     3.569    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A[7]
    SLICE_X89Y105        LUT3 (Prop_lut3_I1_O)        0.150     3.719 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_TDATA[7]_INST_0/O
                         net (fo=1, routed)           0.677     4.396    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.824    22.660    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.132    22.792    
                         clock uncertainty           -0.145    22.647    
    RAMB18_X4Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.939    21.708    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         21.708    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 17.312    

Slack (MET) :             17.328ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.642ns (21.141%)  route 2.395ns (78.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 22.559 - 20.833 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.974     1.977    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y110        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.518     2.495 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.414     3.909    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.033 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          0.981     5.014    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X85Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.723    22.559    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X85Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                         clock pessimism              0.132    22.691    
                         clock uncertainty           -0.145    22.546    
    SLICE_X85Y103        FDRE (Setup_fdre_C_CE)      -0.205    22.341    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         22.341    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 17.328    

Slack (MET) :             17.328ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.642ns (21.141%)  route 2.395ns (78.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 22.559 - 20.833 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.974     1.977    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y110        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.518     2.495 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.414     3.909    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.033 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          0.981     5.014    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X85Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.723    22.559    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X85Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
                         clock pessimism              0.132    22.691    
                         clock uncertainty           -0.145    22.546    
    SLICE_X85Y103        FDRE (Setup_fdre_C_CE)      -0.205    22.341    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         22.341    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 17.328    

Slack (MET) :             17.328ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.642ns (21.141%)  route 2.395ns (78.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 22.559 - 20.833 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.974     1.977    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y110        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.518     2.495 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.414     3.909    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.033 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          0.981     5.014    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X85Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.723    22.559    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X85Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                         clock pessimism              0.132    22.691    
                         clock uncertainty           -0.145    22.546    
    SLICE_X85Y103        FDRE (Setup_fdre_C_CE)      -0.205    22.341    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         22.341    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 17.328    

Slack (MET) :             17.328ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.642ns (21.141%)  route 2.395ns (78.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 22.559 - 20.833 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.974     1.977    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y110        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.518     2.495 f  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.414     3.909    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.033 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=37, routed)          0.981     5.014    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X85Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.723    22.559    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X85Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.132    22.691    
                         clock uncertainty           -0.145    22.546    
    SLICE_X85Y103        FDRE (Setup_fdre_C_CE)      -0.205    22.341    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         22.341    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 17.328    

Slack (MET) :             17.339ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.833ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.527ns (46.377%)  route 1.766ns (53.623%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 22.559 - 20.833 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.974     1.977    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y110        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.518     2.495 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=53, routed)          1.766     4.261    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/wrst_busy
    SLICE_X85Y102        LUT5 (Prop_lut5_I1_O)        0.124     4.385 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000     4.385    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.917 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.270 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.270    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1_n_5
    SLICE_X85Y104        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.833    20.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       1.612    22.446    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    19.020 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.745    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.836 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         1.723    22.559    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X85Y104        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/C
                         clock pessimism              0.132    22.691    
                         clock uncertainty           -0.145    22.546    
    SLICE_X85Y104        FDRE (Setup_fdre_C_D)        0.062    22.608    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         22.608    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                 17.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.668     0.670    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.141     0.811 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.867    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.942     0.944    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.274     0.670    
    SLICE_X89Y102        FDRE (Hold_fdre_C_D)         0.076     0.746    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.667     0.669    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141     0.810 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.866    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.941     0.943    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.274     0.669    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.076     0.745    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.663     0.665    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y113        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.141     0.806 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.862    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X89Y113        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.936     0.938    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X89Y113        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.273     0.665    
    SLICE_X89Y113        FDRE (Hold_fdre_C_D)         0.075     0.740    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.668     0.670    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.141     0.811 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.867    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.942     0.944    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.274     0.670    
    SLICE_X89Y102        FDRE (Hold_fdre_C_D)         0.075     0.745    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.667     0.669    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141     0.810 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.866    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.941     0.943    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.274     0.669    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.075     0.744    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.668     0.670    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.141     0.811 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.867    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.942     0.944    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.274     0.670    
    SLICE_X89Y102        FDRE (Hold_fdre_C_D)         0.071     0.741    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.667     0.669    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141     0.810 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.866    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.941     0.943    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.274     0.669    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.071     0.740    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.687     0.689    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X91Y112        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/Q
                         net (fo=7, routed)           0.080     0.910    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]
    SLICE_X90Y112        LUT6 (Prop_lut6_I0_O)        0.045     0.955 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.955    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0
    SLICE_X90Y112        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.960     0.962    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y112        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism             -0.260     0.702    
    SLICE_X90Y112        FDRE (Hold_fdre_C_D)         0.120     0.822    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/Reset/reset_48M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/Reset/reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.683     0.685    design_1_i/Reset/reset_48M/U0/SEQ/slowest_sync_clk
    SLICE_X91Y118        FDSE                                         r  design_1_i/Reset/reset_48M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y118        FDSE (Prop_fdse_C_Q)         0.141     0.826 f  design_1_i/Reset/reset_48M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087     0.913    design_1_i/Reset/reset_48M/U0/SEQ/Pr_out
    SLICE_X90Y118        LUT1 (Prop_lut1_I0_O)        0.045     0.958 r  design_1_i/Reset/reset_48M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     0.958    design_1_i/Reset/reset_48M/U0/SEQ_n_4
    SLICE_X90Y118        FDRE                                         r  design_1_i/Reset/reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.955     0.957    design_1_i/Reset/reset_48M/U0/slowest_sync_clk
    SLICE_X90Y118        FDRE                                         r  design_1_i/Reset/reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.259     0.698    
    SLICE_X90Y118        FDRE (Hold_fdre_C_D)         0.120     0.818    design_1_i/Reset/reset_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.687     0.689    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y112        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y112        FDRE (Prop_fdre_C_Q)         0.164     0.853 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/Q
                         net (fo=1, routed)           0.056     0.909    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg_n_0_[0]
    SLICE_X90Y112        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17553, routed)       0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=156, routed)         0.960     0.962    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X90Y112        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
                         clock pessimism             -0.273     0.689    
    SLICE_X90Y112        FDRE (Hold_fdre_C_D)         0.064     0.753    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X4Y42     design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y3    design_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         20.833      19.833     SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X89Y106    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X89Y106    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X90Y107    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y122    design_1_i/Reset/reset_48M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y122    design_1_i/Reset/reset_48M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.417      9.917      SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.417      9.917      SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y122    design_1_i/Reset/reset_48M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y122    design_1_i/Reset/reset_48M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.417      9.917      SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.417      9.917      SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y111    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/frame_valid_read_reg_78_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/line_valid_read_reg_82_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       23.360ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.360ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.545ns  (logic 0.518ns (33.520%)  route 1.027ns (66.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.027     1.545    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X97Y81         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X97Y81         FDRE (Setup_fdre_C_D)       -0.095    24.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 23.360    

Slack (MET) :             23.640ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.265ns  (logic 0.518ns (40.946%)  route 0.747ns (59.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y78                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X92Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.747     1.265    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X93Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X93Y78         FDRE (Setup_fdre_C_D)       -0.095    24.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                 23.640    

Slack (MET) :             23.641ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.093ns  (logic 0.478ns (43.750%)  route 0.615ns (56.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.615     1.093    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X97Y80         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X97Y80         FDRE (Setup_fdre_C_D)       -0.266    24.734    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 23.641    

Slack (MET) :             23.655ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.081ns  (logic 0.478ns (44.233%)  route 0.603ns (55.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y78                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X92Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.603     1.081    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X93Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X93Y78         FDRE (Setup_fdre_C_D)       -0.264    24.736    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                 23.655    

Slack (MET) :             23.669ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.174%)  route 0.629ns (56.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.629     1.107    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X96Y81         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X96Y81         FDRE (Setup_fdre_C_D)       -0.224    24.776    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.776    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 23.669    

Slack (MET) :             23.716ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.560%)  route 0.671ns (56.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.671     1.189    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X89Y79         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X89Y79         FDRE (Setup_fdre_C_D)       -0.095    24.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 23.716    

Slack (MET) :             23.716ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.815%)  route 0.589ns (55.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.589     1.067    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X96Y81         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X96Y81         FDRE (Setup_fdre_C_D)       -0.217    24.783    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.783    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 23.716    

Slack (MET) :             23.805ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.466%)  route 0.451ns (48.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.451     0.929    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X91Y79         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X91Y79         FDRE (Setup_fdre_C_D)       -0.266    24.734    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 23.805    

Slack (MET) :             23.818ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.559%)  route 0.571ns (52.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.571     1.089    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X97Y80         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X97Y80         FDRE (Setup_fdre_C_D)       -0.093    24.907    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 23.818    

Slack (MET) :             23.908ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.997ns  (logic 0.518ns (51.947%)  route 0.479ns (48.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.479     0.997    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X95Y80         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X95Y80         FDRE (Setup_fdre_C_D)       -0.095    24.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 23.908    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       19.090ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.090ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.650ns  (logic 0.456ns (27.634%)  route 1.194ns (72.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.194     1.650    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X87Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X87Y102        FDRE (Setup_fdre_C_D)       -0.093    20.740    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.740    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                 19.090    

Slack (MET) :             19.246ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.322ns  (logic 0.478ns (36.168%)  route 0.844ns (63.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.844     1.322    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X87Y104        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X87Y104        FDRE (Setup_fdre_C_D)       -0.265    20.568    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         20.568    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                 19.246    

Slack (MET) :             19.491ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.072ns  (logic 0.478ns (44.603%)  route 0.594ns (55.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.594     1.072    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X84Y104        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X84Y104        FDRE (Setup_fdre_C_D)       -0.270    20.563    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.563    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                 19.491    

Slack (MET) :             19.531ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.032ns  (logic 0.419ns (40.612%)  route 0.613ns (59.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.613     1.032    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X87Y100        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X87Y100        FDRE (Setup_fdre_C_D)       -0.270    20.563    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.563    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                 19.531    

Slack (MET) :             19.561ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.812%)  route 0.583ns (58.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.583     1.002    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X83Y101        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X83Y101        FDRE (Setup_fdre_C_D)       -0.270    20.563    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.563    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                 19.561    

Slack (MET) :             19.608ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.857%)  route 0.612ns (54.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.612     1.130    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X85Y105        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X85Y105        FDRE (Setup_fdre_C_D)       -0.095    20.738    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 19.608    

Slack (MET) :             19.629ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.109ns  (logic 0.518ns (46.728%)  route 0.591ns (53.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.591     1.109    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X84Y104        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X84Y104        FDRE (Setup_fdre_C_D)       -0.095    20.738    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                 19.629    

Slack (MET) :             19.688ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.759%)  route 0.458ns (52.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.458     0.877    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X84Y104        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X84Y104        FDRE (Setup_fdre_C_D)       -0.268    20.565    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.565    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 19.688    

Slack (MET) :             19.691ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.474%)  route 0.593ns (56.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.593     1.049    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X87Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X87Y102        FDRE (Setup_fdre_C_D)       -0.093    20.740    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.740    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 19.691    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.046ns  (logic 0.456ns (43.606%)  route 0.590ns (56.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.590     1.046    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X87Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X87Y102        FDRE (Setup_fdre_C_D)       -0.095    20.738    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 19.692    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.728ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.750%)  route 0.585ns (58.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.585     1.004    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X91Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y78         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.131%)  route 0.625ns (59.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y79                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X99Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.625     1.044    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X98Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y78         FDRE (Setup_fdre_C_D)       -0.222     9.778    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.928%)  route 0.746ns (62.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y79                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X99Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.746     1.202    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X98Y79         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y79         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.759ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.992%)  route 0.603ns (59.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.603     1.022    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X98Y75         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y75         FDRE (Setup_fdre_C_D)       -0.219     9.781    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  8.759    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.413%)  route 0.593ns (58.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y79                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X95Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.593     1.012    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X100Y78        FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y78        FDRE (Setup_fdre_C_D)       -0.220     9.780    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.953ns  (logic 0.478ns (50.145%)  route 0.475ns (49.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y81                                     0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X102Y81        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.475     0.953    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X102Y80        FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X102Y80        FDRE (Setup_fdre_C_D)       -0.216     9.784    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  8.831    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.137%)  route 0.470ns (52.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.470     0.889    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X95Y74         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X95Y74         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.154%)  route 0.626ns (57.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.626     1.082    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X96Y79         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X96Y79         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.153%)  route 0.577ns (55.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.577     1.033    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X99Y78         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X99Y78         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.876ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.858ns  (logic 0.419ns (48.853%)  route 0.439ns (51.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78                                      0.000     0.000 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.439     0.858    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X95Y75         FDRE                                         r  design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X95Y75         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  8.876    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.083ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 0.419ns (4.900%)  route 8.131ns (95.100%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 31.538 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.131    11.887    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    31.538    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.653    
                         clock uncertainty           -0.658    30.995    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.971    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.971    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                 18.083    

Slack (MET) :             18.222ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 0.419ns (4.981%)  route 7.993ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 31.538 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.993    11.749    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    31.538    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    31.653    
                         clock uncertainty           -0.658    30.995    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.971    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.971    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                 18.222    

Slack (MET) :             18.369ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 0.419ns (5.070%)  route 7.845ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 31.537 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.845    11.601    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    31.537    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.652    
                         clock uncertainty           -0.658    30.994    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.970    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.970    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                 18.369    

Slack (MET) :             18.517ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.419ns (5.163%)  route 7.696ns (94.837%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 31.537 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.696    11.452    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    31.537    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    31.652    
                         clock uncertainty           -0.658    30.994    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.970    design_1_i/AXI2DVI/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.970    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                 18.517    

Slack (MET) :             18.664ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 0.419ns (5.259%)  route 7.548ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 31.535 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.548    11.304    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    31.535    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.650    
                         clock uncertainty           -0.658    30.992    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.968    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                 18.664    

Slack (MET) :             18.812ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.419ns (5.359%)  route 7.400ns (94.641%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 31.535 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.400    11.156    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    31.535    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    31.650    
                         clock uncertainty           -0.658    30.992    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.968    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 18.812    

Slack (MET) :             19.085ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 0.419ns (5.551%)  route 7.129ns (94.449%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 31.537 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.129    10.885    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    31.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.652    
                         clock uncertainty           -0.658    30.994    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.970    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         29.970    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 19.085    

Slack (MET) :             19.111ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 0.419ns (5.571%)  route 7.102ns (94.429%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 31.537 - 25.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.043     3.337    design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.756 r  design_1_i/AXI2DVI/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.102    10.858    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    31.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    31.652    
                         clock uncertainty           -0.658    30.994    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    29.970    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         29.970    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                 19.111    

Slack (MET) :             20.016ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.518ns (7.380%)  route 6.501ns (92.620%))
  Logic Levels:           0  
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 31.537 - 25.000 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.040     3.334    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518     3.852 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.501    10.353    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    31.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.652    
                         clock uncertainty           -0.658    30.994    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    30.369    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         30.369    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                 20.016    

Slack (MET) :             20.148ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.419ns (6.243%)  route 6.293ns (93.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 31.538 - 25.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         2.044     3.338    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.419     3.757 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           6.293    10.050    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.634    27.813    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.896 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    29.617    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    31.538    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    31.653    
                         clock uncertainty           -0.658    30.995    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.797    30.198    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         30.198    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 20.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.418ns (8.669%)  route 4.404ns (91.331%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.263ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.846     3.025    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.418     3.443 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.404     7.847    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.831     3.125    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.213 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     5.096    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     7.263    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.115     7.148    
                         clock uncertainty            0.658     7.807    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     7.744    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -7.744    
                         arrival time                           7.847    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.141ns (5.286%)  route 2.527ns (94.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.713     1.049    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y116       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDSE (Prop_fdse_C_Q)         0.141     1.190 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.527     3.717    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.889    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.030     2.859    
                         clock uncertainty            0.658     3.517    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.536    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.536    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.128ns (4.881%)  route 2.494ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.708     1.044    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y121       FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.128     1.172 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.494     3.666    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     3.483    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.128ns (4.881%)  route 2.494ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.709     1.045    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.128     1.173 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.494     3.667    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.891    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.861    
                         clock uncertainty            0.658     3.519    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     3.484    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.141ns (5.257%)  route 2.541ns (94.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.710     1.046    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y119       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDSE (Prop_fdse_C_Q)         0.141     1.187 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.541     3.728    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.141ns (5.247%)  route 2.546ns (94.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.708     1.044    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y121       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDSE (Prop_fdse_C_Q)         0.141     1.185 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.546     3.731    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.537    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.141ns (5.235%)  route 2.552ns (94.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.709     1.045    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDSE (Prop_fdse_C_Q)         0.141     1.186 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.552     3.738    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.891    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.861    
                         clock uncertainty            0.658     3.519    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.538    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.538    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.148ns (5.589%)  route 2.500ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.708     1.044    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.148     1.192 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.500     3.692    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     3.484    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.148ns (5.599%)  route 2.495ns (94.401%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.712     1.048    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y117       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDSE (Prop_fdse_C_Q)         0.148     1.196 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.495     3.691    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.889    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.030     2.859    
                         clock uncertainty            0.658     3.517    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     3.483    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.148ns (5.577%)  route 2.506ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.708     1.044    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.148     1.192 r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.506     3.698    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.869     1.235    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.890    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.860    
                         clock uncertainty            0.658     3.518    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     3.483    design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.474ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.306ns  (logic 0.478ns (36.603%)  route 0.828ns (63.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y103                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y103        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.828     1.306    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X90Y101        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y101        FDRE (Setup_fdre_C_D)       -0.220     9.780    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.158%)  route 0.624ns (59.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.624     1.043    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y103        FDRE (Setup_fdre_C_D)       -0.265     9.735    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.694ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.598%)  route 0.757ns (62.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.757     1.213    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y102        FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  8.694    

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.080ns  (logic 0.478ns (44.244%)  route 0.602ns (55.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y103                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y103        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     1.080    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X90Y101        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y101        FDRE (Setup_fdre_C_D)       -0.218     9.782    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  8.702    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.077ns  (logic 0.478ns (44.367%)  route 0.599ns (55.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.599     1.077    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X90Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y102        FDRE (Setup_fdre_C_D)       -0.214     9.786    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.105ns  (logic 0.518ns (46.870%)  route 0.587ns (53.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.587     1.105    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X90Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y102        FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.054ns  (logic 0.518ns (49.140%)  route 0.536ns (50.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y103                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X90Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.536     1.054    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y102        FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.965%)  route 0.581ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.581     1.037    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y103        FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.036ns  (logic 0.518ns (50.019%)  route 0.518ns (49.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y103                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.518     1.036    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X89Y102        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y102        FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.876ns  (required time - arrival time)
  Source:                 design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104                                     0.000     0.000 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.437     0.856    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X87Y103        FDRE                                         r  design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y103        FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  8.876    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       22.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.922ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.883     3.177    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     3.655 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.625     4.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.703    27.882    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.273    28.155    
                         clock uncertainty           -0.377    27.778    
    SLICE_X113Y48        FDCE (Recov_fdce_C_CLR)     -0.576    27.202    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         27.202    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 22.922    

Slack (MET) :             22.922ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.883     3.177    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     3.655 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.625     4.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.703    27.882    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.273    28.155    
                         clock uncertainty           -0.377    27.778    
    SLICE_X113Y48        FDCE (Recov_fdce_C_CLR)     -0.576    27.202    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         27.202    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 22.922    

Slack (MET) :             22.922ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.883     3.177    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     3.655 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.625     4.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.703    27.882    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.273    28.155    
                         clock uncertainty           -0.377    27.778    
    SLICE_X113Y48        FDCE (Recov_fdce_C_CLR)     -0.576    27.202    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         27.202    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 22.922    

Slack (MET) :             22.968ns  (required time - arrival time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.883     3.177    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     3.655 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.625     4.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDPE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         1.703    27.882    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.273    28.155    
                         clock uncertainty           -0.377    27.778    
    SLICE_X113Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    27.248    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         27.248    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 22.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.643     0.979    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     1.127 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.234     1.361    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.288     0.992    
    SLICE_X113Y48        FDCE (Remov_fdce_C_CLR)     -0.145     0.847    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.643     0.979    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     1.127 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.234     1.361    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.288     0.992    
    SLICE_X113Y48        FDCE (Remov_fdce_C_CLR)     -0.145     0.847    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.643     0.979    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     1.127 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.234     1.361    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.288     0.992    
    SLICE_X113Y48        FDCE (Remov_fdce_C_CLR)     -0.145     0.847    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.643     0.979    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     1.127 f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.234     1.361    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDPE                                         f  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=563, routed)         0.914     1.280    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDPE                                         r  design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.288     0.992    
    SLICE_X113Y48        FDPE (Remov_fdpe_C_PRE)     -0.148     0.844    design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.517    





