
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o collisions_and_rotations_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui collisions_and_rotations_impl_1.udb 
// Netlist created on Sat Dec  2 19:01:17 2023
// Netlist written on Sat Dec  2 19:01:22 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module master ( ctrlr_data, osc, rotate_out, ctrlr_clk, ctrlr_latch, vsync, 
                hsync, rgb );
  input  ctrlr_data, osc;
  output rotate_out, ctrlr_clk, ctrlr_latch, vsync, hsync;
  output [5:0] rgb;
  wire   \vga_portmap.row_9__N_1[9] , \vga_portmap.n4321 , \vga_portmap.n2983 , 
         \row[9] , \vga_portmap.col_0__N_50 , \vga_portmap.row_0__N_30 , clk, 
         \vga_portmap.row_9__N_1[8] , \vga_portmap.row_9__N_1[7] , 
         \vga_portmap.n4264 , \row[8] , \vga_portmap.n2981 , \row[7] , 
         \vga_portmap.row_9__N_1[6] , \vga_portmap.row_9__N_1[5] , 
         \vga_portmap.n4261 , \row[6] , \vga_portmap.n2979 , \row[5] , 
         \vga_portmap.row_9__N_1[4] , \vga_portmap.row_9__N_1[3] , 
         \vga_portmap.n4243 , \row[4] , \vga_portmap.n2977 , 
         \vga_portmap.row[3]_2 , \vga_portmap.col_9__N_31[2] , 
         \vga_portmap.col_9__N_31[1] , \vga_portmap.n4270 , 
         \vga_portmap.col[2] , \vga_portmap.n2960 , \vga_portmap.col[1] , 
         \vga_portmap.n2962 , \vga_portmap.col_9__N_31[0] , 
         \vga_portmap.n4255 , \vga_portmap.col[0] , VCC_net, 
         \vga_portmap.row_9__N_1[2] , \vga_portmap.row_9__N_1[1] , 
         \vga_portmap.n4237 , \vga_portmap.row[2]_2 , \vga_portmap.n2975 , 
         \vga_portmap.row[1]_2 , \vga_portmap.row_9__N_1[0] , 
         \vga_portmap.n4234 , \vga_portmap.row[0]_2 , 
         \vga_portmap.col_9__N_31[9] , \vga_portmap.n4282 , 
         \vga_portmap.n2968 , \vga_portmap.col[9] , 
         \vga_portmap.col_9__N_31[8] , \vga_portmap.col_9__N_31[7] , 
         \vga_portmap.n4279 , \col[8] , \vga_portmap.n2966 , \col[7] , 
         \vga_portmap.col_9__N_31[6] , \vga_portmap.col_9__N_31[5] , 
         \vga_portmap.n4276 , \col[6] , \vga_portmap.n2964 , \col[5] , 
         \vga_portmap.col_9__N_31[4] , \vga_portmap.col_9__N_31[3] , 
         \vga_portmap.n4273 , \col[4] , \vga_portmap.col[3] , 
         \clock_manager_portmap.NEScount_7__N_51[2] , 
         \clock_manager_portmap.NEScount_7__N_51[1] , 
         \clock_manager_portmap.n4285 , \clock_manager_portmap.n23 , 
         \clock_manager_portmap.n2934 , \clock_manager_portmap.n24 , 
         \clock_manager_portmap.n2936 , 
         \clock_manager_portmap.NEScount_7__N_51[0] , 
         \clock_manager_portmap.n4252 , \clock_manager_portmap.n25 , 
         \clock_manager_portmap.NEScount_7__N_51[12] , 
         \clock_manager_portmap.NEScount_7__N_51[11] , 
         \clock_manager_portmap.n4300 , \NEScount[4] , 
         \clock_manager_portmap.n2944 , \NEScount[3] , 
         \clock_manager_portmap.n2946 , 
         \clock_manager_portmap.NEScount_7__N_51[8] , 
         \clock_manager_portmap.NEScount_7__N_51[7] , 
         \clock_manager_portmap.n4294 , \NEScount[0] , 
         \clock_manager_portmap.n2940 , NESclk, \clock_manager_portmap.n2942 , 
         \clock_manager_portmap.NEScount_7__N_51[24] , 
         \clock_manager_portmap.NEScount_7__N_51[23] , 
         \clock_manager_portmap.n4318 , game_clock, 
         \clock_manager_portmap.n2956 , \clock_manager_portmap.n2 , 
         \clock_manager_portmap.NEScount_7__N_51[10] , 
         \clock_manager_portmap.NEScount_7__N_51[9] , 
         \clock_manager_portmap.n4297 , \NEScount[2] , \NEScount[1] , 
         \clock_manager_portmap.NEScount_7__N_51[22] , 
         \clock_manager_portmap.NEScount_7__N_51[21] , 
         \clock_manager_portmap.n4315 , \clock_manager_portmap.n3 , 
         \clock_manager_portmap.n2954 , \clock_manager_portmap.n4 , 
         \clock_manager_portmap.NEScount_7__N_51[20] , 
         \clock_manager_portmap.NEScount_7__N_51[19] , 
         \clock_manager_portmap.n4312 , \clock_manager_portmap.n5 , 
         \clock_manager_portmap.n2952 , \clock_manager_portmap.n6 , 
         \clock_manager_portmap.NEScount_7__N_51[14] , 
         \clock_manager_portmap.NEScount_7__N_51[13] , 
         \clock_manager_portmap.n4303 , \NEScount[6] , \NEScount[5] , 
         \clock_manager_portmap.n2948 , 
         \clock_manager_portmap.NEScount_7__N_51[18] , 
         \clock_manager_portmap.NEScount_7__N_51[17] , 
         \clock_manager_portmap.n4309 , \clock_manager_portmap.n7 , 
         \clock_manager_portmap.n2950 , \clock_manager_portmap.n8 , 
         \clock_manager_portmap.NEScount_7__N_51[16] , 
         \clock_manager_portmap.NEScount_7__N_51[15] , 
         \clock_manager_portmap.n4306 , \clock_manager_portmap.n9 , 
         \NEScount[7] , \clock_manager_portmap.NEScount_7__N_51[6] , 
         \clock_manager_portmap.NEScount_7__N_51[5] , 
         \clock_manager_portmap.n4291 , \clock_manager_portmap.n19 , 
         \clock_manager_portmap.n2938 , \clock_manager_portmap.n20 , 
         \clock_manager_portmap.NEScount_7__N_51[4] , 
         \clock_manager_portmap.NEScount_7__N_51[3] , 
         \clock_manager_portmap.n4288 , \clock_manager_portmap.n21 , 
         \clock_manager_portmap.n22 , \pattern_gen_portmap.n4267 , 
         \pattern_gen_portmap.frame_counter[2] , \pattern_gen_portmap.n2971 , 
         \pattern_gen_portmap.n2 , 
         \pattern_gen_portmap.frame_counter_2__N_144[1] , 
         \pattern_gen_portmap.frame_counter_2__N_144[2] , 
         \pattern_gen_portmap.n4258 , \pattern_gen_portmap.n3 , 
         \pattern_gen_portmap.n39 , 
         \pattern_gen_portmap.frame_counter_2__N_144[0] , 
         \nes_controller_portmap.shift_reg[1].sig_001.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[2].sig_000.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[1] , 
         \nes_controller_portmap.shift_reg[2] , ctrlr_clk_c, 
         \nes_controller_portmap.shift_reg[3] , 
         \nes_controller_portmap.shift_reg_0__N_156 , 
         \nes_controller_portmap.shift_reg[0].sig_002.FeedThruLUT , 
         ctrlr_data_c, \nes_controller_portmap.shift_reg[0] , 
         \pattern_gen_portmap.rotate_delay_1__N_151 , 
         \pattern_gen_portmap.rotate_delay_2__N_150[0] , 
         \pattern_gen_portmap.rotate_delay[1] , 
         \pattern_gen_portmap.rotate_delay[0] , 
         \pattern_gen_portmap.n5_adj_193 , \pattern_gen_portmap.n349 , 
         \pattern_gen_portmap.down_delay_1__N_154 , 
         \pattern_gen_portmap.down_delay_2__N_153[0] , 
         \pattern_gen_portmap.down_delay[1] , 
         \pattern_gen_portmap.down_delay[0] , \pattern_gen_portmap.n5 , 
         \pattern_gen_portmap.frame_counter_2__N_144[1].sig_008.FeedThruLUT , 
         \pattern_gen_portmap.frame_counter_2__N_144[0].sig_007.FeedThruLUT , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[1].sig_006.FeedThruLUT , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[0].sig_003.FeedThruLUT , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[1] , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[0] , \piece_loc_y[0] , 
         \piece_loc_y[1] , 
         \pattern_gen_portmap.frame_counter_2__N_143.sig_009.FeedThruLUT , 
         \pattern_gen_portmap.n501[1] , \pattern_gen_portmap.n501[0] , 
         \pattern_gen_portmap.collision , 
         \pattern_gen_portmap.piece_shape_15__N_65[0]$n2 , 
         \pattern_gen_portmap.piece_shape_15__N_65[1]$n1 , 
         \pattern_gen_portmap.piece_code[0] , \pattern_gen_portmap.n325[0] , 
         \pattern_gen_portmap.piece_code[1] , 
         \pattern_gen_portmap.piece_shape_15__N_63[0]$n4 , 
         \pattern_gen_portmap.piece_shape_15__N_63[1]$n3 , 
         \pattern_gen_portmap.n255 , \pattern_gen_portmap.piece_rotation[0] , 
         \pattern_gen_portmap.piece_rotation[1] , 
         \pattern_gen_portmap.n501[2] , \pattern_gen_portmap.n501[3] , 
         \pattern_gen_portmap.n264 , \pattern_gen_portmap.piece_loc_y[2]_2 , 
         \pattern_gen_portmap.future_piece_loc[1][3] , 
         \pattern_gen_portmap.piece_loc_y[3]_2 , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[3] , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[2] , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[3].sig_004.FeedThruLUT , 
         \pattern_gen_portmap.piece_shape[11] , 
         \pattern_gen_portmap.overlap_row_2[3] , 
         \pattern_gen_portmap.bottom_check_portmap.n3447 , 
         \pattern_gen_portmap.n4118 , \pattern_gen_portmap.piece_shape[3] , 
         \pattern_gen_portmap.n4_adj_197 , 
         \pattern_gen_portmap.bottom_check_portmap.n12 , rotate_out_c, 
         \pattern_gen_portmap.n3582 , 
         \nes_controller_portmap.down_button_N_186 , 
         \pattern_gen_portmap.n3591 , down_button, 
         \pattern_gen_portmap.rgb_c_0_N_178 , 
         \pattern_gen_portmap.rgb_c_4_N_172 , rgb_c_0_N_179, rgb_c_0_N_177, 
         \pattern_gen_portmap.rgb_c_0_N_176 , rgb_c_4, 
         \pattern_gen_portmap.n3725 , \pattern_gen_portmap.n7_adj_194 , n63, 
         \pattern_gen_portmap.n3733 , \pattern_gen_portmap.n3731 , n73, 
         \pattern_gen_portmap.piece_shape[0] , \pattern_gen_portmap.n3992 , 
         \pattern_gen_portmap.piece_shape[1] , 
         \pattern_gen_portmap.piece_shape[2] , \pattern_gen_portmap.n3709 , 
         \pattern_gen_portmap.piece_shape[4] , \pattern_gen_portmap.n3980 , 
         \pattern_gen_portmap.piece_shape[5] , 
         \pattern_gen_portmap.piece_shape[7] , 
         \pattern_gen_portmap.piece_shape[6] , \pattern_gen_portmap.n3983 , 
         \pattern_gen_portmap.piece_shape[8] , \pattern_gen_portmap.n3974 , 
         \pattern_gen_portmap.piece_shape[9] , 
         \pattern_gen_portmap.piece_shape[10] , \pattern_gen_portmap.n3977 , 
         \pattern_gen_portmap.piece_shape[12] , \pattern_gen_portmap.n3968 , 
         \pattern_gen_portmap.piece_shape[13] , 
         \pattern_gen_portmap.piece_shape[15] , 
         \pattern_gen_portmap.piece_shape[14] , \pattern_gen_portmap.n3971 , 
         \pattern_gen_portmap.n1[2] , n25, \pattern_gen_portmap.n3986 , 
         \pattern_gen_portmap.n3989 , 
         \pattern_gen_portmap.bottom_check_portmap.n23 , 
         \pattern_gen_portmap.bottom_check_portmap.n22 , 
         \pattern_gen_portmap.board_shadow_row_3[1] , 
         \pattern_gen_portmap.bottom_check_portmap.collision_N_190 , 
         \pattern_gen_portmap.bottom_check_portmap.n5 , 
         \pattern_gen_portmap.bottom_check_portmap.n4117 , 
         \pattern_gen_portmap.bottom_check_portmap.n3483 , \vga_portmap.n3423 , 
         n15, \pattern_gen_portmap.n7 , \pattern_gen_portmap.n3595 , n57, 
         \pattern_gen_portmap.n10 , \vga_portmap.n2411 , \vga_portmap.n8 , 
         \vga_portmap.n7 , \vga_portmap.n6 , \vga_portmap.n3464 , 
         \vga_portmap.n3965 , n2287, \vga_portmap.n4 , n12, n3603, n12_adj_200, 
         n1521, rgb_c_1_N_174, n1506, rgb_c_0, \vga_portmap.n2269 , 
         \vga_portmap.n10 , \vga_portmap.n3607 , \vga_portmap.hsync_c_N_180 , 
         hsync_c, \vga_portmap.vsync_c_N_181 , vsync_c, rgb_c_5_N_168, 
         rgb_c_1_N_173, rgb_c_5, \pattern_gen_portmap.n228 , 
         \pattern_gen_portmap.n621 , \pattern_gen_portmap.n6 , rgb_c_1, n21, 
         \nes_controller_portmap.ctrlr_clk_c_N_184 , 
         \nes_controller_portmap.n6 , 
         \nes_controller_portmap.ctrlr_latch_c_N_183 , 
         \nes_controller_portmap.ctrlr_latch_c_N_182 , ctrlr_latch_c, 
         \pattern_gen_portmap.piece_bottom_row_loc_1__N_162 , 
         \pattern_gen_portmap.piece_bottom_row[1] , 
         \pattern_gen_portmap.piece_bottom_row_1__N_160 , 
         \pattern_gen_portmap.piece_bottom_row_1__N_159 , 
         \pattern_gen_portmap.piece_bottom_row_loc_3__N_161 , 
         \pattern_gen_portmap.bottom_check_portmap.piece_bottom_row_loc[3] , 
         \pattern_gen_portmap.n374[2] , \pattern_gen_portmap.n2370 , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[2].sig_005.FeedThruLUT , 
         \pattern_gen_portmap.n4 , \pattern_gen_portmap.n6_adj_192 , 
         \pattern_gen_portmap.overlap_row_3_2__N_165 , 
         \pattern_gen_portmap.future_piece_loc[1][2] , 
         \pattern_gen_portmap.bottom_check_portmap.overlap_row_1[3] , 
         \pattern_gen_portmap.bottom_check_portmap.n4_c , 
         \pattern_gen_portmap.n671 , \pattern_gen_portmap.n4_adj_196 , 
         \pattern_gen_portmap.bottom_check_portmap.n15 , 
         \pattern_gen_portmap.n3175 , 
         \pattern_gen_portmap.bottom_check_portmap.n3179 , 
         \pattern_gen_portmap.bottom_check_portmap.collision_N_189 , 
         \pattern_gen_portmap.overlap_row_3[2] , 
         \pattern_gen_portmap.bottom_check_portmap.n8 , 
         \pattern_gen_portmap.bottom_check_portmap.n14 , 
         \pattern_gen_portmap.bottom_check_portmap.piece_bottom_row_loc[1] , 
         \pattern_gen_portmap.piece_code[2] , 
         \pattern_gen_portmap.piece_shape_15__N_65[2] , 
         \pattern_gen_portmap.piece_shape_15__N_65[1] , 
         \pattern_gen_portmap.rotate_delay[2] , 
         \pattern_gen_portmap.piece_shape_15__N_63[0] , 
         \pattern_gen_portmap.piece_shape_15__N_63[1] , 
         \pattern_gen_portmap.rotate_delay_2__N_150[2] , 
         \pattern_gen_portmap.piece_shape_15__N_65[2]$n0 , 
         \pattern_gen_portmap.piece_shape_15__N_65[0] , 
         \pattern_gen_portmap.down_delay_2__N_153[2] , 
         \pattern_gen_portmap.down_delay[2] , osc_c, 
         \clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ;

  vga_portmap_SLICE_0 \vga_portmap.SLICE_0 ( .DI0(\vga_portmap.row_9__N_1[9] ), 
    .D1(\vga_portmap.n4321 ), .D0(\vga_portmap.n2983 ), .C0(\row[9] ), 
    .CE(\vga_portmap.col_0__N_50 ), .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2983 ), .CIN1(\vga_portmap.n4321 ), .Q0(\row[9] ), 
    .F0(\vga_portmap.row_9__N_1[9] ), .COUT0(\vga_portmap.n4321 ));
  vga_portmap_SLICE_1 \vga_portmap.SLICE_1 ( .DI1(\vga_portmap.row_9__N_1[8] ), 
    .DI0(\vga_portmap.row_9__N_1[7] ), .D1(\vga_portmap.n4264 ), .C1(\row[8] ), 
    .D0(\vga_portmap.n2981 ), .C0(\row[7] ), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN0(\vga_portmap.n2981 ), 
    .CIN1(\vga_portmap.n4264 ), .Q0(\row[7] ), .Q1(\row[8] ), 
    .F0(\vga_portmap.row_9__N_1[7] ), .F1(\vga_portmap.row_9__N_1[8] ), 
    .COUT1(\vga_portmap.n2983 ), .COUT0(\vga_portmap.n4264 ));
  vga_portmap_SLICE_2 \vga_portmap.SLICE_2 ( .DI1(\vga_portmap.row_9__N_1[6] ), 
    .DI0(\vga_portmap.row_9__N_1[5] ), .D1(\vga_portmap.n4261 ), .C1(\row[6] ), 
    .D0(\vga_portmap.n2979 ), .C0(\row[5] ), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN0(\vga_portmap.n2979 ), 
    .CIN1(\vga_portmap.n4261 ), .Q0(\row[5] ), .Q1(\row[6] ), 
    .F0(\vga_portmap.row_9__N_1[5] ), .F1(\vga_portmap.row_9__N_1[6] ), 
    .COUT1(\vga_portmap.n2981 ), .COUT0(\vga_portmap.n4261 ));
  vga_portmap_SLICE_3 \vga_portmap.SLICE_3 ( .DI1(\vga_portmap.row_9__N_1[4] ), 
    .DI0(\vga_portmap.row_9__N_1[3] ), .D1(\vga_portmap.n4243 ), .C1(\row[4] ), 
    .D0(\vga_portmap.n2977 ), .C0(\vga_portmap.row[3]_2 ), 
    .CE(\vga_portmap.col_0__N_50 ), .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2977 ), .CIN1(\vga_portmap.n4243 ), 
    .Q0(\vga_portmap.row[3]_2 ), .Q1(\row[4] ), 
    .F0(\vga_portmap.row_9__N_1[3] ), .F1(\vga_portmap.row_9__N_1[4] ), 
    .COUT1(\vga_portmap.n2979 ), .COUT0(\vga_portmap.n4243 ));
  vga_portmap_SLICE_4 \vga_portmap.SLICE_4 ( 
    .DI1(\vga_portmap.col_9__N_31[2] ), .DI0(\vga_portmap.col_9__N_31[1] ), 
    .D1(\vga_portmap.n4270 ), .C1(\vga_portmap.col[2] ), 
    .D0(\vga_portmap.n2960 ), .C0(\vga_portmap.col[1] ), 
    .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), .CIN0(\vga_portmap.n2960 ), 
    .CIN1(\vga_portmap.n4270 ), .Q0(\vga_portmap.col[1] ), 
    .Q1(\vga_portmap.col[2] ), .F0(\vga_portmap.col_9__N_31[1] ), 
    .F1(\vga_portmap.col_9__N_31[2] ), .COUT1(\vga_portmap.n2962 ), 
    .COUT0(\vga_portmap.n4270 ));
  vga_portmap_SLICE_5 \vga_portmap.SLICE_5 ( 
    .DI1(\vga_portmap.col_9__N_31[0] ), .D1(\vga_portmap.n4255 ), 
    .C1(\vga_portmap.col[0] ), .B1(VCC_net), .LSR(\vga_portmap.col_0__N_50 ), 
    .CLK(clk), .CIN1(\vga_portmap.n4255 ), .Q1(\vga_portmap.col[0] ), 
    .F1(\vga_portmap.col_9__N_31[0] ), .COUT1(\vga_portmap.n2960 ), 
    .COUT0(\vga_portmap.n4255 ));
  vga_portmap_SLICE_6 \vga_portmap.SLICE_6 ( .DI1(\vga_portmap.row_9__N_1[2] ), 
    .DI0(\vga_portmap.row_9__N_1[1] ), .D1(\vga_portmap.n4237 ), 
    .C1(\vga_portmap.row[2]_2 ), .D0(\vga_portmap.n2975 ), 
    .C0(\vga_portmap.row[1]_2 ), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN0(\vga_portmap.n2975 ), 
    .CIN1(\vga_portmap.n4237 ), .Q0(\vga_portmap.row[1]_2 ), 
    .Q1(\vga_portmap.row[2]_2 ), .F0(\vga_portmap.row_9__N_1[1] ), 
    .F1(\vga_portmap.row_9__N_1[2] ), .COUT1(\vga_portmap.n2977 ), 
    .COUT0(\vga_portmap.n4237 ));
  vga_portmap_SLICE_7 \vga_portmap.SLICE_7 ( .DI1(\vga_portmap.row_9__N_1[0] ), 
    .D1(\vga_portmap.n4234 ), .C1(\vga_portmap.row[0]_2 ), .B1(VCC_net), 
    .CE(\vga_portmap.col_0__N_50 ), .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), 
    .CIN1(\vga_portmap.n4234 ), .Q1(\vga_portmap.row[0]_2 ), 
    .F1(\vga_portmap.row_9__N_1[0] ), .COUT1(\vga_portmap.n2975 ), 
    .COUT0(\vga_portmap.n4234 ));
  vga_portmap_SLICE_8 \vga_portmap.SLICE_8 ( 
    .DI0(\vga_portmap.col_9__N_31[9] ), .D1(\vga_portmap.n4282 ), 
    .D0(\vga_portmap.n2968 ), .C0(\vga_portmap.col[9] ), 
    .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), .CIN0(\vga_portmap.n2968 ), 
    .CIN1(\vga_portmap.n4282 ), .Q0(\vga_portmap.col[9] ), 
    .F0(\vga_portmap.col_9__N_31[9] ), .COUT0(\vga_portmap.n4282 ));
  vga_portmap_SLICE_9 \vga_portmap.SLICE_9 ( 
    .DI1(\vga_portmap.col_9__N_31[8] ), .DI0(\vga_portmap.col_9__N_31[7] ), 
    .D1(\vga_portmap.n4279 ), .C1(\col[8] ), .D0(\vga_portmap.n2966 ), 
    .C0(\col[7] ), .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2966 ), .CIN1(\vga_portmap.n4279 ), .Q0(\col[7] ), 
    .Q1(\col[8] ), .F0(\vga_portmap.col_9__N_31[7] ), 
    .F1(\vga_portmap.col_9__N_31[8] ), .COUT1(\vga_portmap.n2968 ), 
    .COUT0(\vga_portmap.n4279 ));
  vga_portmap_SLICE_10 \vga_portmap.SLICE_10 ( 
    .DI1(\vga_portmap.col_9__N_31[6] ), .DI0(\vga_portmap.col_9__N_31[5] ), 
    .D1(\vga_portmap.n4276 ), .C1(\col[6] ), .D0(\vga_portmap.n2964 ), 
    .C0(\col[5] ), .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2964 ), .CIN1(\vga_portmap.n4276 ), .Q0(\col[5] ), 
    .Q1(\col[6] ), .F0(\vga_portmap.col_9__N_31[5] ), 
    .F1(\vga_portmap.col_9__N_31[6] ), .COUT1(\vga_portmap.n2966 ), 
    .COUT0(\vga_portmap.n4276 ));
  vga_portmap_SLICE_11 \vga_portmap.SLICE_11 ( 
    .DI1(\vga_portmap.col_9__N_31[4] ), .DI0(\vga_portmap.col_9__N_31[3] ), 
    .D1(\vga_portmap.n4273 ), .C1(\col[4] ), .D0(\vga_portmap.n2962 ), 
    .C0(\vga_portmap.col[3] ), .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2962 ), .CIN1(\vga_portmap.n4273 ), 
    .Q0(\vga_portmap.col[3] ), .Q1(\col[4] ), 
    .F0(\vga_portmap.col_9__N_31[3] ), .F1(\vga_portmap.col_9__N_31[4] ), 
    .COUT1(\vga_portmap.n2964 ), .COUT0(\vga_portmap.n4273 ));
  clock_manager_portmap_SLICE_12 \clock_manager_portmap.SLICE_12 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[2] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[1] ), 
    .D1(\clock_manager_portmap.n4285 ), .C1(\clock_manager_portmap.n23 ), 
    .D0(\clock_manager_portmap.n2934 ), .C0(\clock_manager_portmap.n24 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2934 ), 
    .CIN1(\clock_manager_portmap.n4285 ), .Q0(\clock_manager_portmap.n24 ), 
    .Q1(\clock_manager_portmap.n23 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[1] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[2] ), 
    .COUT1(\clock_manager_portmap.n2936 ), 
    .COUT0(\clock_manager_portmap.n4285 ));
  clock_manager_portmap_SLICE_13 \clock_manager_portmap.SLICE_13 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[0] ), 
    .D1(\clock_manager_portmap.n4252 ), .C1(\clock_manager_portmap.n25 ), 
    .B1(VCC_net), .CLK(clk), .CIN1(\clock_manager_portmap.n4252 ), 
    .Q1(\clock_manager_portmap.n25 ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[0] ), 
    .COUT1(\clock_manager_portmap.n2934 ), 
    .COUT0(\clock_manager_portmap.n4252 ));
  clock_manager_portmap_SLICE_14 \clock_manager_portmap.SLICE_14 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[12] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[11] ), 
    .D1(\clock_manager_portmap.n4300 ), .C1(\NEScount[4] ), 
    .D0(\clock_manager_portmap.n2944 ), .C0(\NEScount[3] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2944 ), .CIN1(\clock_manager_portmap.n4300 ), 
    .Q0(\NEScount[3] ), .Q1(\NEScount[4] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[11] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[12] ), 
    .COUT1(\clock_manager_portmap.n2946 ), 
    .COUT0(\clock_manager_portmap.n4300 ));
  clock_manager_portmap_SLICE_15 \clock_manager_portmap.SLICE_15 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[8] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[7] ), 
    .D1(\clock_manager_portmap.n4294 ), .C1(\NEScount[0] ), 
    .D0(\clock_manager_portmap.n2940 ), .C0(NESclk), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2940 ), .CIN1(\clock_manager_portmap.n4294 ), 
    .Q0(NESclk), .Q1(\NEScount[0] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[7] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[8] ), 
    .COUT1(\clock_manager_portmap.n2942 ), 
    .COUT0(\clock_manager_portmap.n4294 ));
  clock_manager_portmap_SLICE_16 \clock_manager_portmap.SLICE_16 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[24] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[23] ), 
    .D1(\clock_manager_portmap.n4318 ), .C1(game_clock), 
    .D0(\clock_manager_portmap.n2956 ), .C0(\clock_manager_portmap.n2 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2956 ), 
    .CIN1(\clock_manager_portmap.n4318 ), .Q0(\clock_manager_portmap.n2 ), 
    .Q1(game_clock), .F0(\clock_manager_portmap.NEScount_7__N_51[23] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[24] ), 
    .COUT0(\clock_manager_portmap.n4318 ));
  clock_manager_portmap_SLICE_17 \clock_manager_portmap.SLICE_17 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[10] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[9] ), 
    .D1(\clock_manager_portmap.n4297 ), .C1(\NEScount[2] ), 
    .D0(\clock_manager_portmap.n2942 ), .C0(\NEScount[1] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2942 ), .CIN1(\clock_manager_portmap.n4297 ), 
    .Q0(\NEScount[1] ), .Q1(\NEScount[2] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[9] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[10] ), 
    .COUT1(\clock_manager_portmap.n2944 ), 
    .COUT0(\clock_manager_portmap.n4297 ));
  clock_manager_portmap_SLICE_18 \clock_manager_portmap.SLICE_18 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[22] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[21] ), 
    .D1(\clock_manager_portmap.n4315 ), .C1(\clock_manager_portmap.n3 ), 
    .D0(\clock_manager_portmap.n2954 ), .C0(\clock_manager_portmap.n4 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2954 ), 
    .CIN1(\clock_manager_portmap.n4315 ), .Q0(\clock_manager_portmap.n4 ), 
    .Q1(\clock_manager_portmap.n3 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[21] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[22] ), 
    .COUT1(\clock_manager_portmap.n2956 ), 
    .COUT0(\clock_manager_portmap.n4315 ));
  clock_manager_portmap_SLICE_19 \clock_manager_portmap.SLICE_19 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[20] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[19] ), 
    .D1(\clock_manager_portmap.n4312 ), .C1(\clock_manager_portmap.n5 ), 
    .D0(\clock_manager_portmap.n2952 ), .C0(\clock_manager_portmap.n6 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2952 ), 
    .CIN1(\clock_manager_portmap.n4312 ), .Q0(\clock_manager_portmap.n6 ), 
    .Q1(\clock_manager_portmap.n5 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[19] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[20] ), 
    .COUT1(\clock_manager_portmap.n2954 ), 
    .COUT0(\clock_manager_portmap.n4312 ));
  clock_manager_portmap_SLICE_20 \clock_manager_portmap.SLICE_20 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[14] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[13] ), 
    .D1(\clock_manager_portmap.n4303 ), .C1(\NEScount[6] ), 
    .D0(\clock_manager_portmap.n2946 ), .C0(\NEScount[5] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2946 ), .CIN1(\clock_manager_portmap.n4303 ), 
    .Q0(\NEScount[5] ), .Q1(\NEScount[6] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[13] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[14] ), 
    .COUT1(\clock_manager_portmap.n2948 ), 
    .COUT0(\clock_manager_portmap.n4303 ));
  clock_manager_portmap_SLICE_21 \clock_manager_portmap.SLICE_21 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[18] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[17] ), 
    .D1(\clock_manager_portmap.n4309 ), .C1(\clock_manager_portmap.n7 ), 
    .D0(\clock_manager_portmap.n2950 ), .C0(\clock_manager_portmap.n8 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2950 ), 
    .CIN1(\clock_manager_portmap.n4309 ), .Q0(\clock_manager_portmap.n8 ), 
    .Q1(\clock_manager_portmap.n7 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[17] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[18] ), 
    .COUT1(\clock_manager_portmap.n2952 ), 
    .COUT0(\clock_manager_portmap.n4309 ));
  clock_manager_portmap_SLICE_22 \clock_manager_portmap.SLICE_22 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[16] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[15] ), 
    .D1(\clock_manager_portmap.n4306 ), .C1(\clock_manager_portmap.n9 ), 
    .D0(\clock_manager_portmap.n2948 ), .C0(\NEScount[7] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2948 ), .CIN1(\clock_manager_portmap.n4306 ), 
    .Q0(\NEScount[7] ), .Q1(\clock_manager_portmap.n9 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[15] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[16] ), 
    .COUT1(\clock_manager_portmap.n2950 ), 
    .COUT0(\clock_manager_portmap.n4306 ));
  clock_manager_portmap_SLICE_23 \clock_manager_portmap.SLICE_23 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[6] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[5] ), 
    .D1(\clock_manager_portmap.n4291 ), .C1(\clock_manager_portmap.n19 ), 
    .D0(\clock_manager_portmap.n2938 ), .C0(\clock_manager_portmap.n20 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2938 ), 
    .CIN1(\clock_manager_portmap.n4291 ), .Q0(\clock_manager_portmap.n20 ), 
    .Q1(\clock_manager_portmap.n19 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[5] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[6] ), 
    .COUT1(\clock_manager_portmap.n2940 ), 
    .COUT0(\clock_manager_portmap.n4291 ));
  clock_manager_portmap_SLICE_24 \clock_manager_portmap.SLICE_24 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[4] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[3] ), 
    .D1(\clock_manager_portmap.n4288 ), .C1(\clock_manager_portmap.n21 ), 
    .D0(\clock_manager_portmap.n2936 ), .C0(\clock_manager_portmap.n22 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2936 ), 
    .CIN1(\clock_manager_portmap.n4288 ), .Q0(\clock_manager_portmap.n22 ), 
    .Q1(\clock_manager_portmap.n21 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[3] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[4] ), 
    .COUT1(\clock_manager_portmap.n2938 ), 
    .COUT0(\clock_manager_portmap.n4288 ));
  pattern_gen_portmap_SLICE_25 \pattern_gen_portmap.SLICE_25 ( 
    .D1(\pattern_gen_portmap.n4267 ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.n2971 ), .C0(\pattern_gen_portmap.n2 ), 
    .CIN0(\pattern_gen_portmap.n2971 ), .CIN1(\pattern_gen_portmap.n4267 ), 
    .F0(\pattern_gen_portmap.frame_counter_2__N_144[1] ), 
    .F1(\pattern_gen_portmap.frame_counter_2__N_144[2] ), 
    .COUT0(\pattern_gen_portmap.n4267 ));
  pattern_gen_portmap_SLICE_26 \pattern_gen_portmap.SLICE_26 ( 
    .D1(\pattern_gen_portmap.n4258 ), .C1(\pattern_gen_portmap.n3 ), 
    .B1(\pattern_gen_portmap.n39 ), .CIN1(\pattern_gen_portmap.n4258 ), 
    .F1(\pattern_gen_portmap.frame_counter_2__N_144[0] ), 
    .COUT1(\pattern_gen_portmap.n2971 ), .COUT0(\pattern_gen_portmap.n4258 ));
  nes_controller_portmap_SLICE_27 \nes_controller_portmap.SLICE_27 ( 
    .DI1(\nes_controller_portmap.shift_reg[1].sig_001.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[2].sig_000.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[1] ), 
    .D0(\nes_controller_portmap.shift_reg[2] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[3] ), 
    .Q1(\nes_controller_portmap.shift_reg[2] ), 
    .F0(\nes_controller_portmap.shift_reg[2].sig_000.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[1].sig_001.FeedThruLUT ));
  nes_controller_portmap_SLICE_29 \nes_controller_portmap.SLICE_29 ( 
    .DI1(\nes_controller_portmap.shift_reg_0__N_156 ), 
    .DI0(\nes_controller_portmap.shift_reg[0].sig_002.FeedThruLUT ), 
    .D1(ctrlr_data_c), .D0(\nes_controller_portmap.shift_reg[0] ), 
    .CLK(ctrlr_clk_c), .Q0(\nes_controller_portmap.shift_reg[1] ), 
    .Q1(\nes_controller_portmap.shift_reg[0] ), 
    .F0(\nes_controller_portmap.shift_reg[0].sig_002.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg_0__N_156 ));
  pattern_gen_portmap_SLICE_31 \pattern_gen_portmap.SLICE_31 ( 
    .DI1(\pattern_gen_portmap.rotate_delay_1__N_151 ), 
    .DI0(\pattern_gen_portmap.rotate_delay_2__N_150[0] ), 
    .D1(\pattern_gen_portmap.n39 ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .B1(\pattern_gen_portmap.rotate_delay[1] ), 
    .A1(\pattern_gen_portmap.rotate_delay[0] ), 
    .D0(\pattern_gen_portmap.n5_adj_193 ), 
    .C0(\pattern_gen_portmap.rotate_delay[1] ), 
    .B0(\pattern_gen_portmap.rotate_delay[0] ), 
    .A0(\pattern_gen_portmap.n349 ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.rotate_delay[0] ), 
    .Q1(\pattern_gen_portmap.rotate_delay[1] ), 
    .F0(\pattern_gen_portmap.rotate_delay_2__N_150[0] ), 
    .F1(\pattern_gen_portmap.rotate_delay_1__N_151 ));
  pattern_gen_portmap_SLICE_32 \pattern_gen_portmap.SLICE_32 ( 
    .DI1(\pattern_gen_portmap.down_delay_1__N_154 ), 
    .DI0(\pattern_gen_portmap.down_delay_2__N_153[0] ), 
    .D1(\pattern_gen_portmap.n39 ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .B1(\pattern_gen_portmap.down_delay[1] ), 
    .A1(\pattern_gen_portmap.down_delay[0] ), .D0(\pattern_gen_portmap.n349 ), 
    .C0(\pattern_gen_portmap.down_delay[1] ), 
    .B0(\pattern_gen_portmap.down_delay[0] ), .A0(\pattern_gen_portmap.n5 ), 
    .CLK(clk), .Q0(\pattern_gen_portmap.down_delay[0] ), 
    .Q1(\pattern_gen_portmap.down_delay[1] ), 
    .F0(\pattern_gen_portmap.down_delay_2__N_153[0] ), 
    .F1(\pattern_gen_portmap.down_delay_1__N_154 ));
  pattern_gen_portmap_SLICE_33 \pattern_gen_portmap.SLICE_33 ( 
    .DI1(\pattern_gen_portmap.frame_counter_2__N_144[1].sig_008.FeedThruLUT ), 
    .DI0(\pattern_gen_portmap.frame_counter_2__N_144[0].sig_007.FeedThruLUT ), 
    .D1(\pattern_gen_portmap.frame_counter_2__N_144[1] ), 
    .D0(\pattern_gen_portmap.frame_counter_2__N_144[0] ), 
    .CE(\pattern_gen_portmap.n349 ), .CLK(clk), .Q0(\pattern_gen_portmap.n3 ), 
    .Q1(\pattern_gen_portmap.n2 ), 
    .F0(\pattern_gen_portmap.frame_counter_2__N_144[0].sig_007.FeedThruLUT ), 
    .F1(\pattern_gen_portmap.frame_counter_2__N_144[1].sig_008.FeedThruLUT ));
  pattern_gen_portmap_SLICE_34 \pattern_gen_portmap.SLICE_34 ( 
    .DI1(\pattern_gen_portmap.piece_loc_y_3__N_59[1].sig_006.FeedThruLUT ), 
    .DI0(\pattern_gen_portmap.piece_loc_y_3__N_59[0].sig_003.FeedThruLUT ), 
    .D1(\pattern_gen_portmap.piece_loc_y_3__N_59[1] ), 
    .D0(\pattern_gen_portmap.piece_loc_y_3__N_59[0] ), .CLK(clk), 
    .Q0(\piece_loc_y[0] ), .Q1(\piece_loc_y[1] ), 
    .F0(\pattern_gen_portmap.piece_loc_y_3__N_59[0].sig_003.FeedThruLUT ), 
    .F1(\pattern_gen_portmap.piece_loc_y_3__N_59[1].sig_006.FeedThruLUT ));
  pattern_gen_portmap_SLICE_35 \pattern_gen_portmap.SLICE_35 ( 
    .DI0(\pattern_gen_portmap.frame_counter_2__N_143.sig_009.FeedThruLUT ), 
    .D0(\pattern_gen_portmap.n39 ), 
    .C0(\pattern_gen_portmap.frame_counter[2] ), 
    .LSR(\pattern_gen_portmap.frame_counter_2__N_144[2] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.frame_counter[2] ), 
    .F0(\pattern_gen_portmap.frame_counter_2__N_143.sig_009.FeedThruLUT ));
  pattern_gen_portmap_SLICE_37 \pattern_gen_portmap.SLICE_37 ( 
    .DI1(\pattern_gen_portmap.n501[1] ), .DI0(\pattern_gen_portmap.n501[0] ), 
    .D1(\pattern_gen_portmap.n39 ), .C1(\pattern_gen_portmap.collision ), 
    .B1(\piece_loc_y[0] ), .A1(\piece_loc_y[1] ), 
    .D0(\pattern_gen_portmap.collision ), .C0(\pattern_gen_portmap.n39 ), 
    .A0(\piece_loc_y[0] ), .CLK(game_clock), 
    .Q0(\pattern_gen_portmap.piece_loc_y_3__N_59[0] ), 
    .Q1(\pattern_gen_portmap.piece_loc_y_3__N_59[1] ), 
    .F0(\pattern_gen_portmap.n501[0] ), .F1(\pattern_gen_portmap.n501[1] ));
  pattern_gen_portmap_SLICE_43 \pattern_gen_portmap.SLICE_43 ( 
    .DI1(\pattern_gen_portmap.piece_shape_15__N_65[0]$n2 ), 
    .DI0(\pattern_gen_portmap.piece_shape_15__N_65[1]$n1 ), 
    .D1(\pattern_gen_portmap.piece_code[0] ), 
    .C1(\pattern_gen_portmap.n325[0] ), 
    .D0(\pattern_gen_portmap.piece_code[1] ), 
    .C0(\pattern_gen_portmap.piece_code[0] ), 
    .B0(\pattern_gen_portmap.n325[0] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.piece_code[1] ), 
    .Q1(\pattern_gen_portmap.piece_code[0] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_65[1]$n1 ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_65[0]$n2 ));
  pattern_gen_portmap_SLICE_45 \pattern_gen_portmap.SLICE_45 ( 
    .DI1(\pattern_gen_portmap.piece_shape_15__N_63[0]$n4 ), 
    .DI0(\pattern_gen_portmap.piece_shape_15__N_63[1]$n3 ), 
    .D1(\pattern_gen_portmap.n255 ), 
    .C1(\pattern_gen_portmap.piece_rotation[0] ), 
    .D0(\pattern_gen_portmap.piece_rotation[0] ), 
    .C0(\pattern_gen_portmap.n255 ), 
    .B0(\pattern_gen_portmap.piece_rotation[1] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.piece_rotation[1] ), 
    .Q1(\pattern_gen_portmap.piece_rotation[0] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_63[1]$n3 ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_63[0]$n4 ));
  pattern_gen_portmap_SLICE_46 \pattern_gen_portmap.SLICE_46 ( 
    .DI1(\pattern_gen_portmap.n501[2] ), .DI0(\pattern_gen_portmap.n501[3] ), 
    .D1(\pattern_gen_portmap.n264 ), 
    .C1(\pattern_gen_portmap.piece_loc_y[2]_2 ), .B1(\piece_loc_y[0] ), 
    .A1(\piece_loc_y[1] ), .D0(\pattern_gen_portmap.future_piece_loc[1][3] ), 
    .C0(\pattern_gen_portmap.n39 ), 
    .B0(\pattern_gen_portmap.piece_loc_y[3]_2 ), 
    .A0(\pattern_gen_portmap.collision ), .CLK(game_clock), 
    .Q0(\pattern_gen_portmap.piece_loc_y_3__N_59[3] ), 
    .Q1(\pattern_gen_portmap.piece_loc_y_3__N_59[2] ), 
    .F0(\pattern_gen_portmap.n501[3] ), .F1(\pattern_gen_portmap.n501[2] ));
  pattern_gen_portmap_SLICE_49 \pattern_gen_portmap.SLICE_49 ( 
    .DI0(\pattern_gen_portmap.piece_loc_y_3__N_59[3].sig_004.FeedThruLUT ), 
    .D0(\pattern_gen_portmap.piece_loc_y_3__N_59[3] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.piece_loc_y[3]_2 ), 
    .F0(\pattern_gen_portmap.piece_loc_y_3__N_59[3].sig_004.FeedThruLUT ));
  pattern_gen_portmap_SLICE_53 \pattern_gen_portmap.SLICE_53 ( 
    .D1(\pattern_gen_portmap.piece_shape[11] ), 
    .C1(\pattern_gen_portmap.future_piece_loc[1][3] ), .B1(\piece_loc_y[1] ), 
    .A1(\pattern_gen_portmap.piece_loc_y[2]_2 ), 
    .D0(\pattern_gen_portmap.piece_loc_y[3]_2 ), .C0(\piece_loc_y[0] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2]_2 ), .A0(\piece_loc_y[1] ), 
    .F0(\pattern_gen_portmap.future_piece_loc[1][3] ), 
    .F1(\pattern_gen_portmap.overlap_row_2[3] ));
  pattern_gen_portmap_SLICE_54 \pattern_gen_portmap.SLICE_54 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n3447 ), 
    .C1(\pattern_gen_portmap.n4118 ), 
    .B1(\pattern_gen_portmap.piece_shape[3] ), 
    .A1(\pattern_gen_portmap.n4_adj_197 ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2]_2 ), 
    .C0(\pattern_gen_portmap.future_piece_loc[1][3] ), .B0(\piece_loc_y[0] ), 
    .A0(\piece_loc_y[1] ), .F0(\pattern_gen_portmap.n4118 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n12 ));
  nes_controller_portmap_SLICE_55 \nes_controller_portmap.SLICE_55 ( 
    .D1(\pattern_gen_portmap.rotate_delay[0] ), .C1(rotate_out_c), 
    .B1(\pattern_gen_portmap.n3582 ), .A1(\pattern_gen_portmap.n349 ), 
    .D0(\nes_controller_portmap.down_button_N_186 ), .C0(rotate_out_c), 
    .B0(\nes_controller_portmap.shift_reg[3] ), .F0(rotate_out_c), 
    .F1(\pattern_gen_portmap.n255 ));
  nes_controller_portmap_SLICE_57 \nes_controller_portmap.SLICE_57 ( 
    .D1(\pattern_gen_portmap.n3591 ), .C1(down_button), 
    .B1(\pattern_gen_portmap.down_delay[0] ), .A1(\pattern_gen_portmap.n349 ), 
    .D0(down_button), .C0(\nes_controller_portmap.down_button_N_186 ), 
    .B0(\nes_controller_portmap.shift_reg[2] ), .F0(down_button), 
    .F1(\pattern_gen_portmap.n325[0] ));
  pattern_gen_portmap_SLICE_59 \pattern_gen_portmap.SLICE_59 ( 
    .D1(\pattern_gen_portmap.rgb_c_0_N_178 ), 
    .C1(\pattern_gen_portmap.rgb_c_4_N_172 ), .B1(rgb_c_0_N_179), 
    .A1(rgb_c_0_N_177), .D0(\pattern_gen_portmap.collision ), 
    .C0(\pattern_gen_portmap.rgb_c_0_N_176 ), .A0(rgb_c_0_N_179), 
    .F0(\pattern_gen_portmap.rgb_c_4_N_172 ), .F1(rgb_c_4));
  pattern_gen_portmap_SLICE_61 \pattern_gen_portmap.SLICE_61 ( 
    .D1(\pattern_gen_portmap.n3725 ), .C1(\pattern_gen_portmap.n7_adj_194 ), 
    .B1(n63), .A1(\col[7] ), .D0(\pattern_gen_portmap.n3733 ), .C0(n63), 
    .B0(\pattern_gen_portmap.n3731 ), .A0(\col[6] ), 
    .F0(\pattern_gen_portmap.n7_adj_194 ), 
    .F1(\pattern_gen_portmap.rgb_c_0_N_176 ));
  pattern_gen_portmap_SLICE_62 \pattern_gen_portmap.SLICE_62 ( .D1(\row[5] ), 
    .C1(\row[6] ), .B1(\row[7] ), .D0(\col[4] ), .C0(n73), .B0(\row[4] ), 
    .A0(n63), .F0(\pattern_gen_portmap.n3731 ), .F1(n63));
  pattern_gen_portmap_SLICE_63 \pattern_gen_portmap.SLICE_63 ( 
    .D1(\pattern_gen_portmap.piece_shape[0] ), 
    .C1(\pattern_gen_portmap.n3992 ), .B1(\col[5] ), 
    .A1(\pattern_gen_portmap.piece_shape[1] ), .D0(\col[4] ), 
    .C0(\pattern_gen_portmap.piece_shape[2] ), .B0(\col[5] ), 
    .A0(\pattern_gen_portmap.piece_shape[3] ), 
    .F0(\pattern_gen_portmap.n3992 ), .F1(\pattern_gen_portmap.n3709 ));
  pattern_gen_portmap_SLICE_65 \pattern_gen_portmap.SLICE_65 ( 
    .D1(\pattern_gen_portmap.piece_shape[4] ), 
    .C1(\pattern_gen_portmap.n3980 ), 
    .B1(\pattern_gen_portmap.piece_shape[5] ), .A1(\col[5] ), .D0(\col[4] ), 
    .C0(\col[5] ), .B0(\pattern_gen_portmap.piece_shape[7] ), 
    .A0(\pattern_gen_portmap.piece_shape[6] ), 
    .F0(\pattern_gen_portmap.n3980 ), .F1(\pattern_gen_portmap.n3983 ));
  pattern_gen_portmap_SLICE_67 \pattern_gen_portmap.SLICE_67 ( 
    .D1(\pattern_gen_portmap.piece_shape[8] ), 
    .C1(\pattern_gen_portmap.n3974 ), .B1(\col[5] ), 
    .A1(\pattern_gen_portmap.piece_shape[9] ), 
    .D0(\pattern_gen_portmap.piece_shape[10] ), 
    .C0(\pattern_gen_portmap.piece_shape[11] ), .B0(\col[4] ), .A0(\col[5] ), 
    .F0(\pattern_gen_portmap.n3974 ), .F1(\pattern_gen_portmap.n3977 ));
  pattern_gen_portmap_SLICE_69 \pattern_gen_portmap.SLICE_69 ( 
    .D1(\pattern_gen_portmap.piece_shape[12] ), 
    .C1(\pattern_gen_portmap.n3968 ), 
    .B1(\pattern_gen_portmap.piece_shape[13] ), .A1(\col[5] ), .D0(\col[5] ), 
    .C0(\pattern_gen_portmap.piece_shape[15] ), .B0(\col[4] ), 
    .A0(\pattern_gen_portmap.piece_shape[14] ), 
    .F0(\pattern_gen_portmap.n3968 ), .F1(\pattern_gen_portmap.n3971 ));
  pattern_gen_portmap_SLICE_71 \pattern_gen_portmap.SLICE_71 ( 
    .D1(\pattern_gen_portmap.n3971 ), .C1(\pattern_gen_portmap.n1[2] ), 
    .B1(n25), .A1(\pattern_gen_portmap.n3977 ), .D0(\col[6] ), 
    .C0(\piece_loc_y[0] ), .B0(\col[5] ), .A0(\row[4] ), 
    .F0(\pattern_gen_portmap.n1[2] ), .F1(\pattern_gen_portmap.n3986 ));
  pattern_gen_portmap_SLICE_72 \pattern_gen_portmap.SLICE_72 ( 
    .D0(\pattern_gen_portmap.n3983 ), .C0(\pattern_gen_portmap.n3709 ), 
    .B0(\pattern_gen_portmap.n3986 ), .A0(n25), 
    .F0(\pattern_gen_portmap.n3989 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_73 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_73 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n23 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n22 ), 
    .B1(\pattern_gen_portmap.board_shadow_row_3[1] ), .A1(\piece_loc_y[0] ), 
    .D0(\pattern_gen_portmap.piece_shape[4] ), 
    .C0(\pattern_gen_portmap.piece_shape[5] ), .B0(\piece_loc_y[0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n22 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.collision_N_190 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_75 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_75 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n5 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n4117 ), 
    .B1(\pattern_gen_portmap.piece_shape[13] ), .A1(\piece_loc_y[0] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[3]_2 ), .C0(\piece_loc_y[0] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2]_2 ), .A0(\piece_loc_y[1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n4117 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n3483 ));
  vga_portmap_SLICE_77 \vga_portmap.SLICE_77 ( .D1(\vga_portmap.row[1]_2 ), 
    .C1(\vga_portmap.n3423 ), .B1(\row[4] ), .D0(\vga_portmap.row[3]_2 ), 
    .C0(\vga_portmap.row[2]_2 ), .B0(\vga_portmap.row[0]_2 ), 
    .F0(\vga_portmap.n3423 ), .F1(n15));
  pattern_gen_portmap_SLICE_78 \pattern_gen_portmap.SLICE_78 ( 
    .D1(\pattern_gen_portmap.n7 ), .C1(\pattern_gen_portmap.n3595 ), 
    .B1(\col[6] ), .A1(\col[5] ), .D0(n57), .C0(n15), .B0(\row[8] ), 
    .A0(\row[9] ), .F0(\pattern_gen_portmap.n3595 ), 
    .F1(\pattern_gen_portmap.n10 ));
  vga_portmap_SLICE_79 \vga_portmap.SLICE_79 ( .D1(\vga_portmap.n2411 ), 
    .C1(\vga_portmap.n8 ), .B1(\vga_portmap.col[9] ), .A1(\row[9] ), 
    .D0(\col[5] ), .C0(\vga_portmap.n7 ), .B0(\col[7] ), .A0(\col[8] ), 
    .F0(\vga_portmap.n8 ), .F1(rgb_c_0_N_177));
  vga_portmap_SLICE_80 \vga_portmap.SLICE_80 ( .D1(\vga_portmap.n6 ), 
    .C1(\vga_portmap.n3464 ), .B1(\vga_portmap.col[2] ), 
    .A1(\vga_portmap.col[1] ), .D0(\col[4] ), .C0(\col[6] ), 
    .F0(\vga_portmap.n3464 ), .F1(\vga_portmap.n7 ));
  vga_portmap_SLICE_81 \vga_portmap.SLICE_81 ( .D0(\row[5] ), 
    .C0(\vga_portmap.n3965 ), .F0(n25));
  vga_portmap_SLICE_82 \vga_portmap.SLICE_82 ( .D1(\col[6] ), .C1(n2287), 
    .B1(\vga_portmap.n4 ), .A1(\col[5] ), .D0(\piece_loc_y[0] ), .C0(n12), 
    .B0(\row[4] ), .F0(n2287), .F1(\vga_portmap.n3965 ));
  vga_portmap_SLICE_84 \vga_portmap.SLICE_84 ( .D1(n3603), .C1(n12_adj_200), 
    .B1(n1521), .A1(\col[7] ), .D0(\col[5] ), .C0(\col[8] ), 
    .B0(\vga_portmap.n3423 ), .A0(\row[9] ), .F0(n12_adj_200), 
    .F1(\pattern_gen_portmap.n39 ));
  pattern_gen_portmap_SLICE_86 \pattern_gen_portmap.SLICE_86 ( 
    .D1(rgb_c_0_N_177), .C1(\pattern_gen_portmap.rgb_c_0_N_178 ), 
    .B1(rgb_c_0_N_179), .A1(\pattern_gen_portmap.rgb_c_0_N_176 ), 
    .D0(rgb_c_1_N_174), .C0(n1506), .F0(\pattern_gen_portmap.rgb_c_0_N_178 ), 
    .F1(rgb_c_0));
  vga_portmap_SLICE_87 \vga_portmap.SLICE_87 ( .D1(\col[6] ), 
    .C1(\vga_portmap.n4 ), .A1(\col[5] ), .D0(\piece_loc_y[0] ), 
    .C0(\piece_loc_y[1] ), .B0(\col[7] ), .A0(\row[4] ), .F0(\vga_portmap.n4 ), 
    .F1(n12));
  vga_portmap_SLICE_89 \vga_portmap.SLICE_89 ( .D1(\col[5] ), 
    .C1(\vga_portmap.n2269 ), .B1(\col[7] ), .A1(\col[8] ), 
    .D0(\vga_portmap.col[9] ), .C0(\vga_portmap.n7 ), .F0(\vga_portmap.n2269 ), 
    .F1(\vga_portmap.col_0__N_50 ));
  vga_portmap_SLICE_91 \vga_portmap.SLICE_91 ( .D1(\row[6] ), .C1(\row[7] ), 
    .D0(\row[5] ), .C0(\row[6] ), .B0(\row[7] ), .F0(n57), .F1(n73));
  vga_portmap_SLICE_92 \vga_portmap.SLICE_92 ( .D1(n57), .C1(n1521), 
    .B1(\vga_portmap.row[2]_2 ), .A1(\row[9] ), .D0(\vga_portmap.row[1]_2 ), 
    .C0(\row[4] ), .F0(n1521), .F1(\vga_portmap.n10 ));
  vga_portmap_SLICE_95 \vga_portmap.SLICE_95 ( .D1(\vga_portmap.n10 ), 
    .C1(\vga_portmap.n3607 ), .B1(\row[8] ), .A1(\vga_portmap.col_0__N_50 ), 
    .D0(\vga_portmap.row[3]_2 ), .C0(\vga_portmap.row[0]_2 ), 
    .F0(\vga_portmap.n3607 ), .F1(\vga_portmap.row_0__N_30 ));
  vga_portmap_SLICE_97 \vga_portmap.SLICE_97 ( .D1(\col[7] ), 
    .C1(\vga_portmap.hsync_c_N_180 ), .B1(\vga_portmap.col[9] ), .A1(\col[8] ), 
    .D0(\col[4] ), .C0(\col[6] ), .A0(\col[5] ), 
    .F0(\vga_portmap.hsync_c_N_180 ), .F1(hsync_c));
  vga_portmap_SLICE_99 \vga_portmap.SLICE_99 ( .D1(\row[4] ), 
    .C1(\vga_portmap.vsync_c_N_181 ), .B1(\row[9] ), 
    .A1(\vga_portmap.row[3]_2 ), .D0(n63), .C0(\vga_portmap.row[1]_2 ), 
    .B0(\row[8] ), .A0(\vga_portmap.row[2]_2 ), 
    .F0(\vga_portmap.vsync_c_N_181 ), .F1(vsync_c));
  vga_portmap_SLICE_101 \vga_portmap.SLICE_101 ( .D0(\col[6] ), .C0(\col[5] ), 
    .B0(\vga_portmap.col[9] ), .A0(\col[7] ), .F0(rgb_c_5_N_168));
  pattern_gen_portmap_SLICE_102 \pattern_gen_portmap.SLICE_102 ( 
    .D1(rgb_c_5_N_168), .C1(rgb_c_1_N_173), .B1(rgb_c_0_N_177), .A1(\col[8] ), 
    .D0(n1506), .C0(\row[8] ), .A0(\row[9] ), .F0(rgb_c_1_N_173), .F1(rgb_c_5));
  vga_portmap_SLICE_103 \vga_portmap.SLICE_103 ( .D1(n63), .C1(n15), 
    .B1(\row[8] ), .D0(\vga_portmap.col[9] ), .C0(n63), .B0(\vga_portmap.n7 ), 
    .A0(\row[8] ), .F0(n3603), .F1(\vga_portmap.n2411 ));
  pattern_gen_portmap_SLICE_106 \pattern_gen_portmap.SLICE_106 ( 
    .D1(\pattern_gen_portmap.n3989 ), .C1(\pattern_gen_portmap.n228 ), 
    .B1(\pattern_gen_portmap.n10 ), .A1(\col[7] ), 
    .D0(\pattern_gen_portmap.n621 ), .C0(\pattern_gen_portmap.n6 ), 
    .B0(\row[7] ), .A0(\pattern_gen_portmap.piece_loc_y[3]_2 ), 
    .F0(\pattern_gen_portmap.n228 ), .F1(n1506));
  vga_portmap_SLICE_107 \vga_portmap.SLICE_107 ( .D1(rgb_c_1_N_174), 
    .C1(rgb_c_1_N_173), .B1(rgb_c_0_N_177), .D0(\row[9] ), .C0(rgb_c_1_N_174), 
    .A0(\row[8] ), .F0(rgb_c_0_N_179), .F1(rgb_c_1));
  vga_portmap_SLICE_108 \vga_portmap.SLICE_108 ( .D1(\col[7] ), .C1(n21), 
    .B1(\col[8] ), .A1(\vga_portmap.col[9] ), .D0(\col[6] ), .C0(\col[5] ), 
    .F0(n21), .F1(rgb_c_1_N_174));
  nes_controller_portmap_SLICE_109 \nes_controller_portmap.SLICE_109 ( 
    .D1(\NEScount[1] ), .C1(\nes_controller_portmap.ctrlr_clk_c_N_184 ), 
    .D0(\NEScount[5] ), .C0(\NEScount[7] ), .B0(\NEScount[6] ), 
    .A0(\NEScount[4] ), .F0(\nes_controller_portmap.ctrlr_clk_c_N_184 ), 
    .F1(\nes_controller_portmap.n6 ));
  nes_controller_portmap_SLICE_110 \nes_controller_portmap.SLICE_110 ( 
    .D0(NESclk), .C0(\NEScount[3] ), 
    .B0(\nes_controller_portmap.ctrlr_clk_c_N_184 ), .F0(ctrlr_clk_c));
  nes_controller_portmap_SLICE_112 \nes_controller_portmap.SLICE_112 ( 
    .D1(\NEScount[2] ), .B1(\NEScount[7] ), .D0(\NEScount[2] ), 
    .C0(\nes_controller_portmap.n6 ), .B0(\NEScount[0] ), .A0(\NEScount[3] ), 
    .F0(\nes_controller_portmap.down_button_N_186 ), 
    .F1(\nes_controller_portmap.ctrlr_latch_c_N_183 ));
  nes_controller_portmap_SLICE_114 \nes_controller_portmap.SLICE_114 ( 
    .D1(\NEScount[3] ), .C1(\nes_controller_portmap.ctrlr_latch_c_N_182 ), 
    .B1(\nes_controller_portmap.ctrlr_latch_c_N_183 ), .A1(\NEScount[6] ), 
    .D0(\NEScount[5] ), .C0(\NEScount[0] ), .B0(\NEScount[4] ), 
    .A0(\NEScount[1] ), .F0(\nes_controller_portmap.ctrlr_latch_c_N_182 ), 
    .F1(ctrlr_latch_c));
  pattern_gen_portmap_SLICE_115 \pattern_gen_portmap.SLICE_115 ( 
    .D1(\pattern_gen_portmap.piece_bottom_row_loc_1__N_162 ), 
    .C1(\pattern_gen_portmap.piece_bottom_row[1] ), .B1(\piece_loc_y[0] ), 
    .A1(\piece_loc_y[1] ), 
    .D0(\pattern_gen_portmap.piece_bottom_row_1__N_160 ), 
    .C0(\pattern_gen_portmap.piece_bottom_row_1__N_159 ), 
    .F0(\pattern_gen_portmap.piece_bottom_row[1] ), 
    .F1(\pattern_gen_portmap.piece_bottom_row_loc_3__N_161 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_116 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_116 ( 
    .D0(\pattern_gen_portmap.piece_loc_y[2]_2 ), 
    .C0(\pattern_gen_portmap.piece_bottom_row_loc_3__N_161 ), 
    .B0(\pattern_gen_portmap.piece_loc_y[3]_2 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.piece_bottom_row_loc[3] ));
  pattern_gen_portmap_SLICE_117 \pattern_gen_portmap.SLICE_117 ( 
    .D1(\pattern_gen_portmap.n374[2] ), .C1(\pattern_gen_portmap.n2370 ), 
    .B1(\row[6] ), .D0(\piece_loc_y[0] ), .C0(\piece_loc_y[1] ), .B0(\row[5] ), 
    .A0(\row[4] ), .F0(\pattern_gen_portmap.n2370 ), 
    .F1(\pattern_gen_portmap.n6 ));
  pattern_gen_portmap_SLICE_118 \pattern_gen_portmap.SLICE_118 ( 
    .DI1(\pattern_gen_portmap.piece_loc_y_3__N_59[2].sig_005.FeedThruLUT ), 
    .D1(\pattern_gen_portmap.piece_loc_y_3__N_59[2] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2]_2 ), .C0(\piece_loc_y[0] ), 
    .B0(\piece_loc_y[1] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.piece_loc_y[2]_2 ), 
    .F0(\pattern_gen_portmap.n374[2] ), 
    .F1(\pattern_gen_portmap.piece_loc_y_3__N_59[2].sig_005.FeedThruLUT ));
  pattern_gen_portmap_SLICE_119 \pattern_gen_portmap.SLICE_119 ( 
    .D1(\pattern_gen_portmap.piece_loc_y[2]_2 ), .C1(\pattern_gen_portmap.n4 ), 
    .A1(\row[6] ), .D0(\piece_loc_y[0] ), .C0(\piece_loc_y[1] ), .B0(\row[5] ), 
    .A0(\row[4] ), .F0(\pattern_gen_portmap.n4 ), 
    .F1(\pattern_gen_portmap.n6_adj_192 ));
  pattern_gen_portmap_SLICE_121 \pattern_gen_portmap.SLICE_121 ( 
    .D0(\pattern_gen_portmap.piece_loc_y[3]_2 ), 
    .C0(\pattern_gen_portmap.n6_adj_192 ), .B0(n21), .A0(\row[7] ), 
    .F0(\pattern_gen_portmap.n7 ));
  pattern_gen_portmap_SLICE_124 \pattern_gen_portmap.SLICE_124 ( 
    .D1(\pattern_gen_portmap.piece_shape[9] ), .C1(\piece_loc_y[1] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2]_2 ), .C0(\piece_loc_y[0] ), 
    .B0(\piece_loc_y[1] ), .F0(\pattern_gen_portmap.n621 ), 
    .F1(\pattern_gen_portmap.n4_adj_197 ));
  pattern_gen_portmap_SLICE_126 \pattern_gen_portmap.SLICE_126 ( .D1(\col[5] ), 
    .C1(\col[4] ), .A1(\row[4] ), .D0(\col[4] ), .C0(\col[6] ), .B0(\row[4] ), 
    .A0(\col[5] ), .F0(\pattern_gen_portmap.n3725 ), 
    .F1(\pattern_gen_portmap.n3733 ));
  pattern_gen_portmap_SLICE_127 \pattern_gen_portmap.SLICE_127 ( 
    .D1(\pattern_gen_portmap.overlap_row_3_2__N_165 ), 
    .C1(\pattern_gen_portmap.future_piece_loc[1][2] ), 
    .B1(\pattern_gen_portmap.future_piece_loc[1][3] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2]_2 ), .C0(\piece_loc_y[1] ), 
    .B0(\piece_loc_y[0] ), .F0(\pattern_gen_portmap.future_piece_loc[1][2] ), 
    .F1(\pattern_gen_portmap.board_shadow_row_3[1] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_128 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_128 ( 
    .D0(\pattern_gen_portmap.piece_shape[15] ), 
    .C0(\pattern_gen_portmap.future_piece_loc[1][2] ), 
    .B0(\pattern_gen_portmap.future_piece_loc[1][3] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_1[3] ));
  pattern_gen_portmap_SLICE_129 \pattern_gen_portmap.SLICE_129 ( 
    .D1(\piece_loc_y[1] ), 
    .C1(\pattern_gen_portmap.piece_bottom_row_1__N_159 ), 
    .B1(\pattern_gen_portmap.piece_bottom_row_1__N_160 ), 
    .A1(\piece_loc_y[0] ), .D0(\pattern_gen_portmap.piece_shape[4] ), 
    .C0(\pattern_gen_portmap.piece_shape[5] ), 
    .B0(\pattern_gen_portmap.piece_shape[6] ), 
    .A0(\pattern_gen_portmap.piece_shape[7] ), 
    .F0(\pattern_gen_portmap.piece_bottom_row_1__N_159 ), 
    .F1(\pattern_gen_portmap.overlap_row_3_2__N_165 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_130 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_130 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n4_c ), 
    .C1(\pattern_gen_portmap.piece_bottom_row_1__N_160 ), 
    .B1(\pattern_gen_portmap.piece_bottom_row_1__N_159 ), 
    .A1(\pattern_gen_portmap.piece_shape[9] ), 
    .D0(\pattern_gen_portmap.piece_shape[0] ), 
    .C0(\pattern_gen_portmap.piece_shape[1] ), 
    .B0(\pattern_gen_portmap.piece_shape[2] ), 
    .A0(\pattern_gen_portmap.piece_shape[3] ), 
    .F0(\pattern_gen_portmap.piece_bottom_row_1__N_160 ), 
    .F1(\pattern_gen_portmap.piece_bottom_row_loc_1__N_162 ));
  pattern_gen_portmap_SLICE_131 \pattern_gen_portmap.SLICE_131 ( 
    .D1(\pattern_gen_portmap.future_piece_loc[1][3] ), 
    .C1(\pattern_gen_portmap.n671 ), .B1(\pattern_gen_portmap.piece_shape[7] ), 
    .A1(\pattern_gen_portmap.piece_bottom_row[1] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2]_2 ), .C0(\piece_loc_y[0] ), 
    .B0(\piece_loc_y[1] ), .F0(\pattern_gen_portmap.n671 ), 
    .F1(\pattern_gen_portmap.n4_adj_196 ));
  pattern_gen_portmap_SLICE_132 \pattern_gen_portmap.SLICE_132 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n15 ), 
    .C1(\pattern_gen_portmap.n3175 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n12 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n3179 ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2]_2 ), 
    .C0(\pattern_gen_portmap.n4_adj_196 ), .B0(\piece_loc_y[1] ), 
    .A0(\piece_loc_y[0] ), .F0(\pattern_gen_portmap.n3175 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.collision_N_189 ));
  pattern_gen_portmap_SLICE_135 \pattern_gen_portmap.SLICE_135 ( 
    .D1(\pattern_gen_portmap.piece_shape[12] ), 
    .C1(\pattern_gen_portmap.overlap_row_3[2] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n4117 ), 
    .A1(\pattern_gen_portmap.piece_shape[14] ), 
    .D0(\pattern_gen_portmap.piece_shape[6] ), 
    .C0(\pattern_gen_portmap.overlap_row_3_2__N_165 ), 
    .B0(\pattern_gen_portmap.future_piece_loc[1][2] ), 
    .A0(\pattern_gen_portmap.future_piece_loc[1][3] ), 
    .F0(\pattern_gen_portmap.overlap_row_3[2] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n23 ));
  pattern_gen_portmap_SLICE_137 \pattern_gen_portmap.SLICE_137 ( 
    .D1(\pattern_gen_portmap.n39 ), .C1(\pattern_gen_portmap.collision ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_1[3] ), 
    .C0(\pattern_gen_portmap.overlap_row_2[3] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.collision_N_189 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.collision_N_190 ), 
    .F0(\pattern_gen_portmap.collision ), .F1(\pattern_gen_portmap.n264 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_141 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_141 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.piece_bottom_row_loc[3] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n8 ), 
    .B1(\pattern_gen_portmap.piece_bottom_row_loc_1__N_162 ), 
    .A1(\piece_loc_y[0] ), .D0(\pattern_gen_portmap.piece_shape[0] ), 
    .C0(\pattern_gen_portmap.piece_shape[1] ), .B0(\piece_loc_y[0] ), 
    .A0(\pattern_gen_portmap.piece_shape[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n14 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n3179 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_142 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_142 ( 
    .D1(\piece_loc_y[1] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n3447 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n14 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n3483 ), 
    .D0(\pattern_gen_portmap.piece_bottom_row_1__N_160 ), 
    .C0(\pattern_gen_portmap.future_piece_loc[1][3] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2]_2 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n3447 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n15 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_143 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_143 ( 
    .D1(\pattern_gen_portmap.piece_shape[8] ), 
    .C1(\pattern_gen_portmap.piece_shape[10] ), 
    .D0(\pattern_gen_portmap.piece_shape[10] ), 
    .C0(\pattern_gen_portmap.piece_shape[8] ), 
    .B0(\pattern_gen_portmap.piece_shape[11] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n4_c ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n5 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_145 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_145 ( 
    .D1(\pattern_gen_portmap.piece_loc_y[2]_2 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.piece_bottom_row_loc[1] ), 
    .B1(\pattern_gen_portmap.piece_bottom_row_loc_3__N_161 ), 
    .D0(\pattern_gen_portmap.piece_bottom_row[1] ), 
    .C0(\pattern_gen_portmap.piece_bottom_row_loc_1__N_162 ), 
    .B0(\piece_loc_y[0] ), .A0(\piece_loc_y[1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.piece_bottom_row_loc[1] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n8 ));
  pattern_gen_portmap_SLICE_149 \pattern_gen_portmap.SLICE_149 ( 
    .D1(\pattern_gen_portmap.piece_code[0] ), 
    .C1(\pattern_gen_portmap.piece_code[1] ), 
    .A1(\pattern_gen_portmap.n325[0] ), 
    .D0(\pattern_gen_portmap.piece_code[1] ), 
    .C0(\pattern_gen_portmap.n325[0] ), 
    .B0(\pattern_gen_portmap.piece_code[2] ), 
    .A0(\pattern_gen_portmap.piece_code[0] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_65[2] ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_65[1] ));
  vga_portmap_SLICE_151 \vga_portmap.SLICE_151 ( .D0(\vga_portmap.col[3] ), 
    .C0(\vga_portmap.col[0] ), .F0(\vga_portmap.n6 ));
  pattern_gen_portmap_SLICE_157 \pattern_gen_portmap.SLICE_157 ( 
    .D0(\pattern_gen_portmap.rotate_delay[2] ), .B0(rotate_out_c), 
    .F0(\pattern_gen_portmap.n5_adj_193 ));
  pattern_gen_portmap_SLICE_158 \pattern_gen_portmap.SLICE_158 ( 
    .D0(\pattern_gen_portmap.frame_counter[2] ), 
    .C0(\pattern_gen_portmap.n39 ), .F0(\pattern_gen_portmap.n349 ));
  pattern_gen_portmap_SLICE_161 \pattern_gen_portmap.SLICE_161 ( 
    .D1(\pattern_gen_portmap.n255 ), 
    .C1(\pattern_gen_portmap.piece_rotation[0] ), 
    .A1(\pattern_gen_portmap.piece_rotation[1] ), 
    .D0(\pattern_gen_portmap.piece_rotation[0] ), 
    .C0(\pattern_gen_portmap.n255 ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_63[0] ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_63[1] ));
  pattern_gen_portmap_SLICE_162 \pattern_gen_portmap.SLICE_162 ( 
    .DI1(\pattern_gen_portmap.rotate_delay_2__N_150[2] ), 
    .D1(\pattern_gen_portmap.rotate_delay[1] ), 
    .C1(\pattern_gen_portmap.rotate_delay[2] ), 
    .B1(\pattern_gen_portmap.n349 ), 
    .A1(\pattern_gen_portmap.rotate_delay[0] ), 
    .D0(\pattern_gen_portmap.rotate_delay[2] ), 
    .C0(\pattern_gen_portmap.rotate_delay[1] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.rotate_delay[2] ), 
    .F0(\pattern_gen_portmap.n3582 ), 
    .F1(\pattern_gen_portmap.rotate_delay_2__N_150[2] ));
  pattern_gen_portmap_SLICE_165 \pattern_gen_portmap.SLICE_165 ( 
    .DI1(\pattern_gen_portmap.piece_shape_15__N_65[2]$n0 ), 
    .D1(\pattern_gen_portmap.piece_code[2] ), 
    .C1(\pattern_gen_portmap.piece_code[1] ), 
    .B1(\pattern_gen_portmap.piece_code[0] ), 
    .A1(\pattern_gen_portmap.n325[0] ), .D0(\pattern_gen_portmap.n325[0] ), 
    .C0(\pattern_gen_portmap.piece_code[0] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.piece_code[2] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_65[0] ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_65[2]$n0 ));
  pattern_gen_portmap_SLICE_166 \pattern_gen_portmap.SLICE_166 ( 
    .DI1(\pattern_gen_portmap.down_delay_2__N_153[2] ), 
    .D1(\pattern_gen_portmap.down_delay[1] ), .C1(\pattern_gen_portmap.n349 ), 
    .B1(\pattern_gen_portmap.down_delay[2] ), 
    .A1(\pattern_gen_portmap.down_delay[0] ), 
    .C0(\pattern_gen_portmap.down_delay[1] ), 
    .A0(\pattern_gen_portmap.down_delay[2] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.down_delay[2] ), .F0(\pattern_gen_portmap.n3591 ), 
    .F1(\pattern_gen_portmap.down_delay_2__N_153[2] ));
  SLICE_171 SLICE_171( .F0(VCC_net));
  pattern_gen_portmap_SLICE_173 \pattern_gen_portmap.SLICE_173 ( 
    .D0(down_button), .C0(\pattern_gen_portmap.down_delay[2] ), 
    .F0(\pattern_gen_portmap.n5 ));
  clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B 
    \clock_manager_portmap.pll_portmap.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(osc_c), 
    .FEEDBACK(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(clk));
  pattern_gen_portmap_piece_device_piece_shape_15__I_0_2 
    \pattern_gen_portmap.piece_device.piece_shape_15__I_0_2 ( 
    .RADDR4(\pattern_gen_portmap.piece_shape_15__N_65[2] ), 
    .RADDR3(\pattern_gen_portmap.piece_shape_15__N_65[1] ), 
    .RADDR2(\pattern_gen_portmap.piece_shape_15__N_65[0] ), 
    .RADDR1(\pattern_gen_portmap.piece_shape_15__N_63[1] ), 
    .RADDR0(\pattern_gen_portmap.piece_shape_15__N_63[0] ), .RCLKE(VCC_net), 
    .RCLK(clk), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA15(\pattern_gen_portmap.piece_shape[15] ), 
    .RDATA14(\pattern_gen_portmap.piece_shape[14] ), 
    .RDATA13(\pattern_gen_portmap.piece_shape[13] ), 
    .RDATA12(\pattern_gen_portmap.piece_shape[12] ), 
    .RDATA11(\pattern_gen_portmap.piece_shape[11] ), 
    .RDATA10(\pattern_gen_portmap.piece_shape[10] ), 
    .RDATA9(\pattern_gen_portmap.piece_shape[9] ), 
    .RDATA8(\pattern_gen_portmap.piece_shape[8] ), 
    .RDATA7(\pattern_gen_portmap.piece_shape[7] ), 
    .RDATA6(\pattern_gen_portmap.piece_shape[6] ), 
    .RDATA5(\pattern_gen_portmap.piece_shape[5] ), 
    .RDATA4(\pattern_gen_portmap.piece_shape[4] ), 
    .RDATA3(\pattern_gen_portmap.piece_shape[3] ), 
    .RDATA2(\pattern_gen_portmap.piece_shape[2] ), 
    .RDATA1(\pattern_gen_portmap.piece_shape[1] ), 
    .RDATA0(\pattern_gen_portmap.piece_shape[0] ));
  ctrlr_data ctrlr_data_I( .PADDI(ctrlr_data_c), .ctrlr_data(ctrlr_data));
  osc osc_I( .PADDI(osc_c), .osc(osc));
  rotate_out rotate_out_I( .PADDO(rotate_out_c), .rotate_out(rotate_out));
  ctrlr_clk ctrlr_clk_I( .PADDO(ctrlr_clk_c), .ctrlr_clk(ctrlr_clk));
  ctrlr_latch ctrlr_latch_I( .PADDO(ctrlr_latch_c), .ctrlr_latch(ctrlr_latch));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_0), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_5), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
endmodule

module vga_portmap_SLICE_0 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_187_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vga_portmap_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_187_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_187_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_187_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_186_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module vga_portmap_SLICE_5 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_186_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_187_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_7 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_187_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_8 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_186_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_186_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_186_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_186_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_182_209__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_182_209__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_13 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_182_209__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_25 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_182_209__i24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_37 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_182_209__i22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_182_209__i23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_182_209__i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_182_209__i21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_182_209__i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_182_209__i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_182_209__i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_182_209__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_182_209__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_182_209_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_182_209__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_182_209__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_25 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_portmap/frame_counter_185_214_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_26 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_portmap/frame_counter_185_214_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_controller_portmap_SLICE_27 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_controller_portmap.SLICE_27_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_27_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_29 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_controller_portmap/i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_29_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_36 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_31 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \pattern_gen_portmap/i3136_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40004 \pattern_gen_portmap/i2466_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/rotate_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/rotate_delay_2__I_34 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x9998") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_32 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \pattern_gen_portmap/i3137_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40005 \pattern_gen_portmap/i2487_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/down_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/down_delay_2__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCC32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_33 ( input DI1, DI0, D1, D0, CE, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \pattern_gen_portmap.SLICE_33_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \pattern_gen_portmap.SLICE_33_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/frame_counter_185_214__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \pattern_gen_portmap/frame_counter_185_214__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_34 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \pattern_gen_portmap.SLICE_34_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \pattern_gen_portmap.SLICE_34_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_28 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_35 ( input DI0, D0, C0, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40006 \pattern_gen_portmap.frame_counter_2__N_143.009.FeedThruLUT ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20007 \pattern_gen_portmap/frame_counter_2__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20007 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module pattern_gen_portmap_SLICE_37 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \pattern_gen_portmap/mux_77_i2_3_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40009 \pattern_gen_portmap/i814_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_2_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_2_i0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_43 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \pattern_gen_portmap.SLICE_43_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pattern_gen_portmap.SLICE_43_K0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_33 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_32 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_45 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \pattern_gen_portmap.SLICE_45_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \pattern_gen_portmap.SLICE_45_K0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_30 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_29 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_46 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \pattern_gen_portmap/mux_77_i3_3_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40015 \pattern_gen_portmap/mux_77_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_y_2_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_2_i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_49 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40001 \pattern_gen_portmap.SLICE_49_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40016 \pattern_gen_portmap.piece_loc_y_0__I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40017 \pattern_gen_portmap/piece_loc_y_3__I_0_3_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_54 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40018 \pattern_gen_portmap/bottom_check_portmap/i2_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40019 \pattern_gen_portmap.i1_rep_11_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x7080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_55 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40020 \pattern_gen_portmap/i3_4_lut_adj_45 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40021 \nes_controller_portmap/rotate_out_c_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_57 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40022 \pattern_gen_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40023 \nes_controller_portmap/down_button_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_59 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40024 \pattern_gen_portmap/rgb_c_4_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \pattern_gen_portmap/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x5510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40026 \pattern_gen_portmap/Mux_26_i15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40027 \pattern_gen_portmap/Mux_26_i7_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_62 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40028 \vga_portmap/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \pattern_gen_portmap/i3145_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40030 \pattern_gen_portmap/n3992_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40031 \pattern_gen_portmap/n5_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xC0BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_65 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40032 \pattern_gen_portmap/n3980_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40033 \pattern_gen_portmap/n5_bdd_4_lut_4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_67 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40030 \pattern_gen_portmap/n3974_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \pattern_gen_portmap/n5_bdd_4_lut_3_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xB931") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40032 \pattern_gen_portmap/n3968_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40035 \pattern_gen_portmap/n5_bdd_4_lut_2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xB833") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40036 \pattern_gen_portmap/n3_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \pattern_gen_portmap/piece_device/i2684_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_72 ( input D0, C0, B0, A0, output F0 );

  lut40038 \pattern_gen_portmap/n3986_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_73 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \pattern_gen_portmap/bottom_check_portmap/i4_4_lut_adj_40 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \pattern_gen_portmap/bottom_check_portmap/i8_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_75 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pattern_gen_portmap/bottom_check_portmap/i1_4_lut_adj_39 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pattern_gen_portmap.bottom_check_portmap.i1_rep_10_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x4800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_77 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \vga_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \vga_portmap/i2_3_lut_adj_48 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40045 \pattern_gen_portmap/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \pattern_gen_portmap/i3038_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x0700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40047 \vga_portmap/i1_4_lut_adj_49 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \vga_portmap/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_80 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40049 \vga_portmap/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \vga_portmap/i1_2_lut_adj_51 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_81 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40051 \vga_portmap/i24_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40052 \vga_portmap/n3962_bdd_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40053 \pattern_gen_portmap/piece_device/i3155_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x72E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \pattern_gen_portmap/i3219_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \vga_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_86 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40056 \pattern_gen_portmap/rgb_c_0_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \pattern_gen_portmap/i1_2_lut_adj_44 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x00F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_87 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \vga_portmap/i2_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \vga_portmap/i1_4_lut_adj_50 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x3C96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_89 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40060 \vga_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \vga_portmap/i1_2_lut_adj_53 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_91 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \vga_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \vga_portmap/i2_3_lut_adj_54 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_92 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40064 \vga_portmap/i4_4_lut_adj_56 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \vga_portmap/i1_2_lut_adj_55 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_95 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40065 \vga_portmap/i1192_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \vga_portmap/i3034_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_97 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \vga_portmap/col_7__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \vga_portmap/i38_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40068 \vga_portmap/row_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \vga_portmap/i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_101 ( input D0, C0, B0, A0, output F0 );

  lut40070 \vga_portmap/i3008_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_102 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \pattern_gen_portmap/col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \vga_portmap/i1_2_lut_3_lut_adj_57 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_103 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \vga_portmap/i2000_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \vga_portmap/i3030_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40075 \pattern_gen_portmap/i1_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40076 \pattern_gen_portmap/i781_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFBB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_107 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \pattern_gen_portmap/rgb_c_1_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \vga_portmap/i2022_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_108 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40079 \vga_portmap/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \pattern_gen_portmap/i1_2_lut_adj_43 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_109 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \nes_controller_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \nes_controller_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_110 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40083 \nes_controller_portmap/ctrlr_clk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_112 ( input D1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40084 \nes_controller_portmap/i2_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \nes_controller_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40086 \nes_controller_portmap/NEScount_3__I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40087 \nes_controller_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_115 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40088 \pattern_gen_portmap/i408_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40050 \pattern_gen_portmap/bottom_check_portmap/piece_bottom_row_1__I_0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xE8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_116 ( input D0, C0, B0, 
    output F0 );
  wire   GNDI;

  lut40013 \pattern_gen_portmap/bottom_check_portmap/piece_loc_y_3__I_0 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_117 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40089 \pattern_gen_portmap/LessThan_7_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \pattern_gen_portmap/LessThan_7_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x3F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x8EC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_118 ( input DI1, D1, D0, C0, B0, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut4 \pattern_gen_portmap.SLICE_118_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \pattern_gen_portmap/i382_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_119 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40092 \pattern_gen_portmap/LessThan_5_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \pattern_gen_portmap/LessThan_5_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x8ECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_121 ( input D0, C0, B0, A0, output F0 );

  lut40094 \pattern_gen_portmap/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x80C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_124 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40095 \pattern_gen_portmap/i1_3_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \pattern_gen_portmap/i384_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_126 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40097 \pattern_gen_portmap/i3142_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \pattern_gen_portmap/i3132_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x0405") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_127 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40099 \pattern_gen_portmap/future_piece_loc_1__3__I_0 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \pattern_gen_portmap/piece_loc_y_2__I_0_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_128 ( input D0, C0, B0, 
    output F0 );
  wire   GNDI;

  lut40101 \pattern_gen_portmap/bottom_check_portmap/piece_shape_15__I_0 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40102 \pattern_gen_portmap/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40103 \pattern_gen_portmap/piece_device/i3_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xA854") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_130 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \pattern_gen_portmap/bottom_check_portmap/i1_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40105 \pattern_gen_portmap/bottom_check_portmap/i2_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40106 \pattern_gen_portmap/i1_4_lut_adj_46 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40107 \pattern_gen_portmap.bottom_check_portmap.i434_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x0880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40108 \pattern_gen_portmap/bottom_check_portmap/i8_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40109 \pattern_gen_portmap.i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x10E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_135 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40110 \pattern_gen_portmap/bottom_check_portmap/i10_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \pattern_gen_portmap/piece_shape_6__I_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_137 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40112 \pattern_gen_portmap/i2_3_lut_3_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \pattern_gen_portmap/bottom_check_portmap/overlap_row_1_3__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_141 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 \pattern_gen_portmap/bottom_check_portmap/i4_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40115 \pattern_gen_portmap/bottom_check_portmap/i3_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_142 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40116 \pattern_gen_portmap/bottom_check_portmap/i5_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40117 \pattern_gen_portmap/bottom_check_portmap/i2_4_lut_4_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_143 ( input D1, C1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \pattern_gen_portmap/bottom_check_portmap/i1_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 \pattern_gen_portmap/bottom_check_portmap/i1_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_145 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40119 \pattern_gen_portmap/bottom_check_portmap/i3_4_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \pattern_gen_portmap/bottom_check_portmap/piece_loc_y_0__I_0_2 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x956A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_149 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40121 \pattern_gen_portmap/i322_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \pattern_gen_portmap/i329_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_151 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40050 \vga_portmap/i1_2_lut_adj_52 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_157 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40123 \pattern_gen_portmap/i1_2_lut_adj_41 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_158 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40124 \pattern_gen_portmap/i3228_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_161 ( input D1, C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40125 \pattern_gen_portmap/mux_56_i2_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_portmap/i813_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_162 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40126 \pattern_gen_portmap/i2481_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40080 \pattern_gen_portmap/i3010_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/rotate_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xD2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_165 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40127 \pattern_gen_portmap.SLICE_165_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \pattern_gen_portmap/i314_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_166 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40129 \pattern_gen_portmap/i2502_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40130 \pattern_gen_portmap/i3018_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/down_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xC6CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_171 ( output F0 );
  wire   GNDI;

  lut40131 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_173 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40080 \pattern_gen_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B ( input 
    REFERENCECLK, FEEDBACK, RESET_N, output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \clock_manager_portmap/pll_portmap/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module pattern_gen_portmap_piece_device_piece_shape_15__I_0_2 ( input RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA15, 
    RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, 
    RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B \pattern_gen_portmap/piece_device/piece_shape_15__I_0_2 ( 
    .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(GNDI), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x4620360046203600C8808E0044C0E20088C02E00C440E8000F0044440F004444";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFF660066006600660046404E004C400E402640C6002640C600";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ctrlr_data ( output PADDI, input ctrlr_data );
  wire   GNDI;

  BB_B_B \ctrlr_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(ctrlr_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ctrlr_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module osc ( output PADDI, input osc );
  wire   GNDI;

  BB_B_B \osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rotate_out ( input PADDO, output rotate_out );
  wire   VCCI;

  BB_B_B \rotate_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rotate_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rotate_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_clk ( input PADDO, output ctrlr_clk );
  wire   VCCI;

  BB_B_B \ctrlr_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(ctrlr_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_latch ( input PADDO, output ctrlr_latch );
  wire   VCCI;

  BB_B_B \ctrlr_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ctrlr_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   VCCI;

  BB_B_B \vsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   VCCI;

  BB_B_B \hsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule
