// Seed: 4270865179
module module_0 (
    input wand id_0,
    output supply0 id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3
  );
  wire id_4;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    output wor  id_2
);
  wire id_4 = id_4;
  module_0(
      id_0, id_2
  );
  wire id_5;
  wire id_6;
  initial assume (id_6);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_5 or id_3) begin
    $display(id_5, 1);
  end
  module_2(
      id_1, id_3, id_5
  );
endmodule
