<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14531 SDK6: E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/driver/spi_hddr/spi_hddr_master.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14531 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_5d450721f7eb23fcd7fddd0151f70c39.html">platform</a></li><li class="navelem"><a class="el" href="dir_0fc1f2cc8a716113b0e8264ff4dfe179.html">driver</a></li><li class="navelem"><a class="el" href="dir_8bd49058a17a6b48aa00b17d765988d3.html">spi_hddr</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">spi_hddr_master.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;ble_msg.h&quot;</code><br />
<code>#include &quot;<a class="el" href="gpio_8h_source.html">gpio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="spi_8h_source.html">spi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="systick_8h_source.html">systick.h</a>&quot;</code><br />
<code>#include &quot;app_list.h&quot;</code><br />
</div>
<p><a href="spi__hddr__master_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspihddr__master__env.html">spihddr_master_env</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac1c246bbbfdfae4b2eeeebe4ae03c1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#ac1c246bbbfdfae4b2eeeebe4ae03c1b1">SPI_MASTER_HEADER_TX</a>&#160;&#160;&#160;(0x9E)</td></tr>
<tr class="separator:ac1c246bbbfdfae4b2eeeebe4ae03c1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0c6ba575fed80be3d4f1cdc42a13fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#a3d0c6ba575fed80be3d4f1cdc42a13fa">SPI_MASTER_HEADER_RX</a>&#160;&#160;&#160;(0x61)</td></tr>
<tr class="separator:a3d0c6ba575fed80be3d4f1cdc42a13fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2c04f4dfb0d6a389d00f405fef2bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#a7d2c04f4dfb0d6a389d00f405fef2bfc">SPIHDDR_MASTER_CFG_MESSAGES_RECEIVED_IN_SEQUENCE_COUNT_MAX</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a7d2c04f4dfb0d6a389d00f405fef2bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c21017fa9a410017d6af224c6ad6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#ab8c21017fa9a410017d6af224c6ad6cc">SPIHDDR_MASTER_CFG_MESSAGES_TRANSMITTED_IN_SEQUENCE_COUNT_MAX</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:ab8c21017fa9a410017d6af224c6ad6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42736832131c18509aa46f9953799ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#a42736832131c18509aa46f9953799ac5">spihddr_master_delay_before_cs_assertion</a>()&#160;&#160;&#160;<a class="el" href="group___sys_tick.html#gacd7417b45868a4b24e40e5ad363ed64e">systick_wait</a>(480)</td></tr>
<tr class="separator:a42736832131c18509aa46f9953799ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4964858b8e068d8383a8e39b25a3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#aaa4964858b8e068d8383a8e39b25a3ae">spihddr_master_delay_after_cs_assertion</a>()&#160;&#160;&#160;<a class="el" href="group___sys_tick.html#gacd7417b45868a4b24e40e5ad363ed64e">systick_wait</a>(50)</td></tr>
<tr class="separator:aaa4964858b8e068d8383a8e39b25a3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a6c47fcc282db7237226552f308e6b37e"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structspihddr__master__env.html">spihddr_master_env</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#a6c47fcc282db7237226552f308e6b37e">spihddr_master_env_t</a></td></tr>
<tr class="separator:a6c47fcc282db7237226552f308e6b37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ae6608de4aa3069aeabc558caf3372cc1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1">spihddr_master_state_t</a> { <a class="el" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1a5d3b5d65dbe5c9307be555f37acba2e6">SPIHDDR_MASTER_STATE_UNKNOWN</a> = 0, 
<a class="el" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1aa8cb2ab1e70817166965ec6aa4517d07">SPIHDDR_MASTER_STATE_IDLE</a>, 
<a class="el" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1af0dc308364561c433291d909a49daa1a">SPIHDDR_MASTER_STATE_RECEIVING</a>, 
<a class="el" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1a1f7715e92fb27ad7280d3ddcb9de5d70">SPIHDDR_MASTER_STATE_TRANSMITTING</a>
 }</td></tr>
<tr class="separator:ae6608de4aa3069aeabc558caf3372cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f743c767d8838b32899dfcd02b7062b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062b">spihddr_master_event_t</a> { <a class="el" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062ba2d3764629bd64152d034e9f380bf1a2b">SPIHDDR_MASTER_EVENT_NONE</a> = 0, 
<a class="el" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062badcd5caad3e16258f9e6f9f6718404998">SPIHDDR_MASTER_EVENT_INCOMING_MESSAGE_NOTIFICATION</a>, 
<a class="el" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062bab10fc533734abfc77d13d535b670bc6e">SPIHDDR_MASTER_EVENT_OUTGOING_MESSAGE_ADDED</a>
 }</td></tr>
<tr class="separator:a0f743c767d8838b32899dfcd02b7062b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a9b67998e61f1385970a56b1f6f66cd7f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#a9b67998e61f1385970a56b1f6f66cd7f">spihddr_dready_pin_irq_enable</a> (void)</td></tr>
<tr class="memdesc:a9b67998e61f1385970a56b1f6f66cd7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIHDDR Data Ready Pin IRQ Enable.  <a href="#a9b67998e61f1385970a56b1f6f66cd7f">More...</a><br /></td></tr>
<tr class="separator:a9b67998e61f1385970a56b1f6f66cd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a334354ea45a0ee9c59eda835762239"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#a2a334354ea45a0ee9c59eda835762239">spihddr_dready_pin_irq_disable</a> (void)</td></tr>
<tr class="memdesc:a2a334354ea45a0ee9c59eda835762239"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIHDDR Data Ready Pin IRQ Disable.  <a href="#a2a334354ea45a0ee9c59eda835762239">More...</a><br /></td></tr>
<tr class="separator:a2a334354ea45a0ee9c59eda835762239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a437b3baaf9d85d980aebff9bf43e5bdd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#a437b3baaf9d85d980aebff9bf43e5bdd">spihddr_dready_pin_irq_callback</a> (void)</td></tr>
<tr class="memdesc:a437b3baaf9d85d980aebff9bf43e5bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIHDDR Data Ready IRQ Callback.  <a href="#a437b3baaf9d85d980aebff9bf43e5bdd">More...</a><br /></td></tr>
<tr class="separator:a437b3baaf9d85d980aebff9bf43e5bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61a3afc7cfdb50b7d0fc43853669046"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#aa61a3afc7cfdb50b7d0fc43853669046">spihddr_master_fsm_state_is_idle</a> (void)</td></tr>
<tr class="memdesc:aa61a3afc7cfdb50b7d0fc43853669046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check a SPIHDDR master idle state.  <a href="#aa61a3afc7cfdb50b7d0fc43853669046">More...</a><br /></td></tr>
<tr class="separator:aa61a3afc7cfdb50b7d0fc43853669046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87fa445848b060492213fa2302523ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#ab87fa445848b060492213fa2302523ab">spihddr_master_init</a> (void)</td></tr>
<tr class="memdesc:ab87fa445848b060492213fa2302523ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SPI module as master to default values.  <a href="#ab87fa445848b060492213fa2302523ab">More...</a><br /></td></tr>
<tr class="separator:ab87fa445848b060492213fa2302523ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae312eabc0823419fda7f7359a39727c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#ae312eabc0823419fda7f7359a39727c2">spihddr_master_tx</a> (ble_msg *blemsg)</td></tr>
<tr class="memdesc:ae312eabc0823419fda7f7359a39727c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received data from Slave over SPIHDDR.  <a href="#ae312eabc0823419fda7f7359a39727c2">More...</a><br /></td></tr>
<tr class="separator:ae312eabc0823419fda7f7359a39727c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c7b80cbf79e0c66b3a1e7a3bb74dd9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#a18c7b80cbf79e0c66b3a1e7a3bb74dd9">spihddr_master_rx</a> (void)</td></tr>
<tr class="memdesc:a18c7b80cbf79e0c66b3a1e7a3bb74dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received data from Slave over SPIHDDR.  <a href="#a18c7b80cbf79e0c66b3a1e7a3bb74dd9">More...</a><br /></td></tr>
<tr class="separator:a18c7b80cbf79e0c66b3a1e7a3bb74dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe9217a77e6aed3e781b3a6e8fbed513"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__hddr__master_8h.html#afe9217a77e6aed3e781b3a6e8fbed513">spihddr_master_event_handler</a> (<a class="el" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062b">spihddr_master_event_t</a> event)</td></tr>
<tr class="memdesc:afe9217a77e6aed3e781b3a6e8fbed513"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers an SPIHDDR master communication event.  <a href="#afe9217a77e6aed3e781b3a6e8fbed513">More...</a><br /></td></tr>
<tr class="separator:afe9217a77e6aed3e781b3a6e8fbed513"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3d0c6ba575fed80be3d4f1cdc42a13fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0c6ba575fed80be3d4f1cdc42a13fa">&#9670;&nbsp;</a></span>SPI_MASTER_HEADER_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MASTER_HEADER_RX&#160;&#160;&#160;(0x61)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1c246bbbfdfae4b2eeeebe4ae03c1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c246bbbfdfae4b2eeeebe4ae03c1b1">&#9670;&nbsp;</a></span>SPI_MASTER_HEADER_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MASTER_HEADER_TX&#160;&#160;&#160;(0x9E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d2c04f4dfb0d6a389d00f405fef2bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2c04f4dfb0d6a389d00f405fef2bfc">&#9670;&nbsp;</a></span>SPIHDDR_MASTER_CFG_MESSAGES_RECEIVED_IN_SEQUENCE_COUNT_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIHDDR_MASTER_CFG_MESSAGES_RECEIVED_IN_SEQUENCE_COUNT_MAX&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8c21017fa9a410017d6af224c6ad6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c21017fa9a410017d6af224c6ad6cc">&#9670;&nbsp;</a></span>SPIHDDR_MASTER_CFG_MESSAGES_TRANSMITTED_IN_SEQUENCE_COUNT_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIHDDR_MASTER_CFG_MESSAGES_TRANSMITTED_IN_SEQUENCE_COUNT_MAX&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa4964858b8e068d8383a8e39b25a3ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa4964858b8e068d8383a8e39b25a3ae">&#9670;&nbsp;</a></span>spihddr_master_delay_after_cs_assertion</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define spihddr_master_delay_after_cs_assertion</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___sys_tick.html#gacd7417b45868a4b24e40e5ad363ed64e">systick_wait</a>(50)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42736832131c18509aa46f9953799ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42736832131c18509aa46f9953799ac5">&#9670;&nbsp;</a></span>spihddr_master_delay_before_cs_assertion</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define spihddr_master_delay_before_cs_assertion</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___sys_tick.html#gacd7417b45868a4b24e40e5ad363ed64e">systick_wait</a>(480)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a6c47fcc282db7237226552f308e6b37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c47fcc282db7237226552f308e6b37e">&#9670;&nbsp;</a></span>spihddr_master_env_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structspihddr__master__env.html">spihddr_master_env</a>  <a class="el" href="spi__hddr__master_8h.html#a6c47fcc282db7237226552f308e6b37e">spihddr_master_env_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a0f743c767d8838b32899dfcd02b7062b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f743c767d8838b32899dfcd02b7062b">&#9670;&nbsp;</a></span>spihddr_master_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062b">spihddr_master_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0f743c767d8838b32899dfcd02b7062ba2d3764629bd64152d034e9f380bf1a2b"></a>SPIHDDR_MASTER_EVENT_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f743c767d8838b32899dfcd02b7062badcd5caad3e16258f9e6f9f6718404998"></a>SPIHDDR_MASTER_EVENT_INCOMING_MESSAGE_NOTIFICATION&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f743c767d8838b32899dfcd02b7062bab10fc533734abfc77d13d535b670bc6e"></a>SPIHDDR_MASTER_EVENT_OUTGOING_MESSAGE_ADDED&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ae6608de4aa3069aeabc558caf3372cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6608de4aa3069aeabc558caf3372cc1">&#9670;&nbsp;</a></span>spihddr_master_state_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="spi__hddr__master_8h.html#ae6608de4aa3069aeabc558caf3372cc1">spihddr_master_state_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae6608de4aa3069aeabc558caf3372cc1a5d3b5d65dbe5c9307be555f37acba2e6"></a>SPIHDDR_MASTER_STATE_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae6608de4aa3069aeabc558caf3372cc1aa8cb2ab1e70817166965ec6aa4517d07"></a>SPIHDDR_MASTER_STATE_IDLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae6608de4aa3069aeabc558caf3372cc1af0dc308364561c433291d909a49daa1a"></a>SPIHDDR_MASTER_STATE_RECEIVING&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae6608de4aa3069aeabc558caf3372cc1a1f7715e92fb27ad7280d3ddcb9de5d70"></a>SPIHDDR_MASTER_STATE_TRANSMITTING&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a437b3baaf9d85d980aebff9bf43e5bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a437b3baaf9d85d980aebff9bf43e5bdd">&#9670;&nbsp;</a></span>spihddr_dready_pin_irq_callback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spihddr_dready_pin_irq_callback </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPIHDDR Data Ready IRQ Callback. </p>

</div>
</div>
<a id="a2a334354ea45a0ee9c59eda835762239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a334354ea45a0ee9c59eda835762239">&#9670;&nbsp;</a></span>spihddr_dready_pin_irq_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spihddr_dready_pin_irq_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPIHDDR Data Ready Pin IRQ Disable. </p>

</div>
</div>
<a id="a9b67998e61f1385970a56b1f6f66cd7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b67998e61f1385970a56b1f6f66cd7f">&#9670;&nbsp;</a></span>spihddr_dready_pin_irq_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spihddr_dready_pin_irq_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPIHDDR Data Ready Pin IRQ Enable. </p>

</div>
</div>
<a id="afe9217a77e6aed3e781b3a6e8fbed513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe9217a77e6aed3e781b3a6e8fbed513">&#9670;&nbsp;</a></span>spihddr_master_event_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t spihddr_master_event_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="spi__hddr__master_8h.html#a0f743c767d8838b32899dfcd02b7062b">spihddr_master_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Registers an SPIHDDR master communication event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to handle. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if event was handled properly, 1 otherwise. </dd></dl>

</div>
</div>
<a id="aa61a3afc7cfdb50b7d0fc43853669046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61a3afc7cfdb50b7d0fc43853669046">&#9670;&nbsp;</a></span>spihddr_master_fsm_state_is_idle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t spihddr_master_fsm_state_is_idle </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check a SPIHDDR master idle state. </p>
<dl class="section return"><dt>Returns</dt><dd>Current state of SPIHDDR interface. </dd></dl>

</div>
</div>
<a id="ab87fa445848b060492213fa2302523ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab87fa445848b060492213fa2302523ab">&#9670;&nbsp;</a></span>spihddr_master_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spihddr_master_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the SPI module as master to default values. </p>

</div>
</div>
<a id="a18c7b80cbf79e0c66b3a1e7a3bb74dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c7b80cbf79e0c66b3a1e7a3bb74dd9">&#9670;&nbsp;</a></span>spihddr_master_rx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spihddr_master_rx </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Received data from Slave over SPIHDDR. </p>

</div>
</div>
<a id="ae312eabc0823419fda7f7359a39727c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae312eabc0823419fda7f7359a39727c2">&#9670;&nbsp;</a></span>spihddr_master_tx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spihddr_master_tx </td>
          <td>(</td>
          <td class="paramtype">ble_msg *&#160;</td>
          <td class="paramname"><em>blemsg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Received data from Slave over SPIHDDR. </p>
<p>Send a message over the SPI using the SPI-HDDR protocol </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">blemsg</td><td>Pointer to message. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:55:55 for DA14531 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
