I"Ø,<h2 id="interrupts">Interrupts</h2>

<p>CPUê°€ ìˆìœ¼ë©´ CPUê°€ ì§ì ‘ check ì¦‰, pollingí•˜ì§€ ì•Šê³  IO ìì²´ê°€ ì¤€ë¹„ê°€ ë˜ë©´ IOê°€ interruptë¥¼ ê±¸ì–´ì„œ ì¤€ë¹„ê°€ ëìŒì„ ì•Œë¦°ë‹¤.</p>

<p>priorityë¥¼ ì¤„ ìˆ˜ë„ ìˆìŒ(ìš°ì„ ìˆœìœ„ë¥¼ ë¨¼ì € ì²˜ë¦¬)</p>

<ul>
  <li>When a device is ready or error occurs
    <ul>
      <li>Controller interrupts CPU</li>
    </ul>
  </li>
  <li>Interrupt is like an <strong>exception</strong>
    <ul>
      <li>But not synchronized to instruction execution</li>
      <li>Can invoke handler between instructions</li>
      <li>Cause information often identifies the interrupting device</li>
    </ul>
  </li>
  <li><strong>Priority interrupts</strong>
    <ul>
      <li>Devices needing more urgent attention get higher priority</li>
      <li>Can interrupt handler for a lower priority interrupt</li>
    </ul>
  </li>
  <li><mark>Special hardware needed </mark>
    <ul>
      <li><strong>Interrupt controller</strong></li>
      <li>í˜„ì¬ ëª¨ì¸ interruptë¥¼ ì²˜ë¦¬í•´ì„œ CPUì— ë‹¬ë¦° í•˜ë‚˜ì˜ interrupt pinìœ¼ë¡œ  ë³´ë‚´ì¤€ë‹¤.</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="interrupt-controller">Interrupt controller</h2>

<ul>
  <li>Example: ARM microcontroller (Cortex M0)</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/172031965-e7813976-5134-4b85-acb5-9d28537b3cfb.png" alt="image" /></p>

<p>interrupt sourceë“¤ ëª¨ì•„ì„œ CPUì—ê²Œ ì•Œë ¤ì£¼ê³  ìš°ì„ ìˆœìœ„, ëŒ€ê¸°ì—´ ë“±ì— ì˜ê±°í•˜ì—¬ interruptë¥¼ control í•´ì£¼ëŠ” interrupt controllerì´ ìˆìŒ</p>

<p><br /></p>

<h2 id="io-data-transfer">I/O Data Transfer</h2>

<ul>
  <li>Polling and interrupt-driven I/O
    <ul>
      <li>CPU transfers data between memory and I/O data registers</li>
      <li>Time consuming for high-speed devices</li>
    </ul>
  </li>
  <li>
    <p>CPUê°€ harddiskì—ì„œ ë°ì´í„°ëŠ” lwí•˜ê³  ë‹¤ì‹œ ë©”ëª¨ë¦¬ì— ì €ì¥í•˜ëŠ” í–‰ë™ì€ ë„ˆë¬´ ì‹œê°„ ì†Œëª¨ê°€ ì‹¬í•¨.</p>
  </li>
  <li><span style="color:red">Direct memory access (DMA) </span>
    <ul>
      <li>CPUê°€ ê´€ì—¬í•˜ì§€ ì•Šê³ </li>
      <li>OS provides starting address in memory</li>
      <li>I/O controller transfers to/from memory autonomously</li>
      <li>Controller interrupts on completion or error</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<ul>
  <li>
    <p>CPUëŠ” ë‹¤ìŒê³¼ ê¸°ëŠ¥ì´ ìˆë‹¤. (ì…‹ ì¤‘ ì–´ëŠ ê¸°ëŠ¥ì´ë¼ë„ ì—†ìœ¼ë©´ CPUê°€ ì•„ë‹˜)</p>

    <ul>
      <li>
        <p>Arithmetic and Logical processing</p>
      </li>
      <li>
        <p>Data move(lw/sw)</p>
      </li>
      <li>
        <p>flow control</p>
      </li>
    </ul>
  </li>
  <li>
    <p>DMAëŠ” ìœ„ ê¸°ëŠ¥ ì¤‘ì—ì„œ ë‹¤ë¥¸ê±´ ë‹¤ ëª»í•˜ê³  Data moveë§Œ ê°€ëŠ¥í•˜ë„ë¡ ë§Œë“  ê²ƒì´ë‹¤.</p>
  </li>
  <li>
    <p>IOì—ì„œ ë©”ëª¨ë¦¬, ë©”ëª¨ë¦¬ì—ì„œ IO</p>
  </li>
</ul>

<p>CPU ëŠ” DMA controller ì—ê²Œ ë‹¤ìŒê³¼ ê°™ì€ ì •ë³´ë¥¼ ë³´ëƒ…ë‹ˆë‹¤.</p>

<p>-Read/Write</p>

<p>-Device address</p>

<p>-Starting address of memory block for data</p>

<p>-Amount of data to be transferred</p>

<p><br /></p>

<h2 id="direct-memory-access-dma">Direct Memory Access (DMA)</h2>

<ul>
  <li>For high-bandwidth devices (like disks) interrupt-driven I/O would consume a lot of processor cycles
    <ul>
      <li>diskì™€ ê°™ì€ ë†’ì€ bandwidthë¥¼ ê°€ì§„ ê¸°ê¸°(interrupt-driven IO)ëŠ” ìˆ˜ë§ì€ processor cycleì„ ì†Œë¹„í•  ê²ƒì´ë‹¤.</li>
    </ul>
  </li>
  <li>With DMA, the DMA controller has the ability to transfer large blocks of data <strong>directly</strong> to/from the memory <strong>without involving the processor</strong>
    <ul>
      <li>DMA controllerëŠ” CPU ì—†ì´ memoryì™€ ì§ì ‘ì ìœ¼ë¡œ ê±°ëŒ€ data blockì„ ì˜®ê¸°ëŠ” ëŠ¥ë ¥ì´ ìˆë‹¤</li>
    </ul>
  </li>
</ul>

<ol>
  <li>The processor <strong>initiates the DMA transfer</strong> by supplying the I/O device address, the operation to be performed, the memory address destination/source, the number of bytes to transfer
    <ul>
      <li>CPUëŠ” IO device adressë¥¼ ê³µê¸‰í•¨ìœ¼ë¡œì¨ DMA ì „ì†¡ì„ ì‹œì‘í•œë‹¤.</li>
    </ul>
  </li>
  <li>The <strong>DMA controller manages the entire transfer</strong> (possibly  thousand of bytes in length), arbitrating for the bus
    <ul>
      <li>DMA controllerëŠ” ì „ì²´ì˜ ì „ì†¡ì„ ê´€ë¦¬í•œë‹¤.(ê°€ëŠ¥í•œ í•œ 1000 bytes í¬ê¸°) ,busë¥¼ ì»¤ë²„í•˜ë©´ì„œ</li>
    </ul>
  </li>
  <li>When the DMA transfer is complete, the DMA controller <strong>interrupts the processor</strong> to let it know that the transfer is complete
    <ul>
      <li>DMA ì „ì†¡ì´ ëë‚˜ë©´ DMA controllerê°€ CPUì—ê²Œ interruptë¥¼ ê±¸ì–´ì„œ ë‹¤ ëë‚¬ìŒì„ ì•Œë¦°ë‹¤.</li>
    </ul>
  </li>
</ol>

<ul>
  <li><strong>There may be multiple DMA devices in one system</strong>
    <ul>
      <li>Processor and DMA controllers contend(ë‹¤íˆ¬ë‹¤, ê²½ìŸí•˜ë‹¤) for bus cycles and for memory</li>
    </ul>
  </li>
</ul>

<p>ì²˜ìŒì—ëŠ” slaveì²˜ëŸ¼ ì‘ë™í•˜ë‹¤ê°€ CPUê°€ busë¥¼ ëŠìœ¼ë©´ ë§ˆì¹˜ masterì²˜ëŸ¼ ì‘ë™</p>

<p><br /></p>

<h2 id="dma-data-transfer-example">DMA Data transfer (Example)</h2>

<ul>
  <li>DMA ì—†ì´</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/171561167-8292ebb2-1252-495a-8767-5a5d8793888e.png" alt="image" /></p>

<ol>
  <li>CPU transfer (read/write) data between memory and I/O</li>
  <li>I/O operation is <strong>slow</strong> -&gt; CPU overhead</li>
</ol>

<p><img src="https://user-images.githubusercontent.com/79521972/171561248-ac76fd20-5533-493a-88bc-5ad9ee1901a9.png" alt="image" /></p>

<ol>
  <li>CPU <strong>writes</strong> command(r/w), device address, memory address, and count</li>
  <li>Bus Request and Bus Grant</li>
  <li>DMA controls data transfer (CPU can still use cache and do other calculation)</li>
  <li>Once itâ€™s done, send interrupt to CPU</li>
</ol>

<p>ë¸”ë½ ë‹¨ìœ„ë¡œ ë³´ë‚¼ ìˆ˜ ìˆëŠ” ë²„í¼ê°€ ì¡´ì¬</p>

<ul>
  <li>
    <p>DMAê°€ Busë¥¼ í†µí•´ì„œ CPUì—ê²Œ Requestë¥¼ ë³´ëƒ„</p>
  </li>
  <li>
    <p>CPUê°€ í—ˆë½í•¨(Bus Grant)</p>
  </li>
  <li>
    <p>ê·¸ëŸ¬ë©´ CPUì™€ memoryì˜ ì—°ê²°ì„ ëŠì–´ ë²„ë¦¼</p>
  </li>
  <li>
    <p>ê·¸ëŸ¬ë©´ DMAê°€ masterê°€ ë¼ì„œ memoryë¥¼ ì§ì ‘ ì£¼ê±°ë‹ˆ ë°›ê±°ë‹ˆ í•œë‹¤.</p>
  </li>
  <li>diskê°€ CPUë¥¼ ê±°ì¹˜ì§€ ì•Šê³  directly memoryì— access í•  ìˆ˜ ìˆê²Œ ëë‹¤.</li>
  <li>ì „ì†¡ì„ ë§ˆì¹˜ë©´ interruptë¥¼ ë³´ëƒ„ -&gt; ë‹¤ì‹œ CPUê°€ busë¥¼ ì¡ìŒ</li>
</ul>

<p><br /></p>

<h2 id="dma-data-transfer">DMA data Transfer</h2>

<ul>
  <li>If DMA writes to a memory block that is cached
    <ul>
      <li>Cached copy becomes <strong>stale</strong> (íƒí•´ì§„ë‹¤, ì‹ ì„ í•˜ì§€ ì•Šë‹¤)</li>
    </ul>
  </li>
  <li>If write-back cache has dirty block, and DMA reads memory block
    <ul>
      <li>Reads stale data</li>
    </ul>
  </li>
  <li>Need to ensure <strong>cache coherence</strong>
    <ul>
      <li>memoryì— ìˆëŠ” ë°ì´í„°ê°€ cacheì—ë„ ìˆì„ ê²½ìš°ì—ëŠ” memoryì—ì„œ ê°€ì ¸ì˜¤ê±°ë‚˜ memoryì— writeí•´ ë´¤ì ì˜ë¯¸ê°€ ì—†ë‹¤.
        <ul>
          <li>cacheì—ëŠ” update ëëŠ”ë° memoryì—ëŠ” ì•„ì§ updateë˜ì§€ ì•Šì•˜ë‹¤ë©´ ì´ memory ë‚´ìš©ì„ ê°€ì ¸ì˜¤ëŠ” ê±´ ì¢‹ì§€ ì•ŠìŒ -&gt; cache coherence</li>
          <li>write í•  ë•Œë„ memoryì—ë§Œ updateí•˜ë©´ ì•ˆë˜ê³  cacheì—ë„ update í•´ì£¼ì–´ì•¼ í•¨</li>
        </ul>
      </li>
      <li>OS forces write-backs from cache if they will be used  for DMA (called a <strong>cache flush</strong>)</li>
      <li>Or use <strong>non-cacheable memory</strong> locations for I/O
        <ul>
          <li>cacheë¥¼ í†µí•˜ì§€ ì•Šê³  ë°”ë¡œì˜¤ë„ë¡ í•˜ëŠ” ê³µê°„ì„ ë”°ë¡œ ë§ˆë ¨</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="dmavm-interaction">DMA/VM Interaction</h2>

<ul>
  <li>OS uses virtual addresses for memory
    <ul>
      <li>DMA blocks may not be contiguous in physical memory</li>
    </ul>
  </li>
  <li>Should DMA use <strong>virtual addresses</strong>?
    <ul>
      <li>DMA controller will have to translate virtual address to physical  address (i.e. need TLB structure)</li>
    </ul>
  </li>
  <li>If DMA uses <strong>physical addresses</strong>
    <ul>
      <li>Must constrain all the DMA transfers to stay within a page. (if not,  then it wonâ€™t necessarily be contiguous in memory)</li>
      <li>May need to break transfers into page-sized chunks</li>
      <li>Or chain multiple transfers</li>
      <li>Or allocate contiguous physical pages for DMA</li>
    </ul>
  </li>
  <li>
    <p>Virtual ì„ ì‚¬ìš©í•  ìˆ˜ë„ physicalì„ ì‚¬ìš©í•  ìˆ˜ë„ ìˆìŒ.</p>
  </li>
  <li>Whichever is used, the OS must cooperate by not  remapping pages while a DMA transfer involving that  page is in progress</li>
</ul>

<p><br /></p>

<h2 id="io-system-performance">I/O system Performance</h2>

<ul>
  <li>I/O <strong>performance</strong> depends on
    <ul>
      <li>Hardware: CPU, memory, controllers, buses</li>
      <li>Software: operating system, database management system,  application</li>
      <li>Workload: request rates and patterns</li>
    </ul>
  </li>
  <li>I/O system design can trade-off between <strong>response time and throughput</strong>
    <ul>
      <li>Measurements of throughput often done with constrained  response-time</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="io-vs-cpu-performance">I/O vs. CPU Performance</h2>

<ul>
  <li>Amdahlâ€™s Law
    <ul>
      <li><strong>Donâ€™t neglect I/O performance</strong> as parallelism increases computer  performance</li>
    </ul>
  </li>
  <li>Example
    <ul>
      <li>Benchmark takes 90s CPU time, 10s I/O time
        <ul>
          <li>% IO time = 10/100 = 10%</li>
        </ul>
      </li>
      <li>Double the number of CPUs / 2-years
        <ul>
          <li>I/O unchanged</li>
        </ul>
      </li>
      <li>CPU time(1/f)ì€ ì¤„ì—¬ë„ IO time(f)ì€ ì¤„ì¼ ìˆ˜ ì—†ê¸° ë•Œë¬¸ì— IO timeì´ ì°¨ì§€í•˜ëŠ” ë¹„ìœ¨ì´ ì ì  ì»¤ì§„ë‹¤.</li>
      <li>ë”°ë¼ì„œ speed upì„ í•  ìˆ˜ ì—†ëŠ” ë¶€ë¶„(f)ì¸ I/Oê°€ ì¤‘ìš”í•˜ë‹¤.</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/172289474-a58b7cdc-9884-4fdd-a6e8-73b92fa9b753.png" alt="image" /></p>

<p><br /></p>

<h2 id="io-system-design">I/O System Design</h2>

<ul>
  <li>
    <p>Satisfying <strong>latency</strong> requirements</p>

    <ul>
      <li>For time-critical operations</li>
    </ul>
  </li>
  <li>
    <p>Maximizing <strong>throughput</strong></p>

    <ul>
      <li>
        <p>Find â€œweakest linkâ€ (lowest-bandwidth component) in  the I/O system</p>

        <ul>
          <li>Processor and memory system ?</li>
          <li>Underlying interconnection (i.e. bus?)</li>
          <li>
            <p>I/O controllers ?</p>
          </li>
          <li>I/O device themselves ?</li>
        </ul>
      </li>
    </ul>
  </li>
  <li>
    <p>Reconfigure the weakest link to meet the bandwidth  and/or latency requirements</p>
  </li>
  <li>
    <p>Balance remaining components in the system</p>
  </li>
</ul>

<p><br /></p>

<h2 id="concluding-remarks">Concluding Remarks</h2>

<ul>
  <li>I/O performance measures
    <ul>
      <li>Throughput, response time</li>
      <li>Dependability and cost also important</li>
    </ul>
  </li>
  <li>Buses used to connect CPU, memory, I/O controllers
    <ul>
      <li>Polling, interrupts, DMA</li>
    </ul>
  </li>
  <li>I/O benchmarks
    <ul>
      <li>TPC, SPECSFS, SPECWeb</li>
    </ul>
  </li>
  <li>RAID
    <ul>
      <li>Improves performance and dependability</li>
    </ul>
  </li>
</ul>

<p>disk controller ì•ˆì— dmaê°€ ë“¤ì–´ìˆë‹¤.</p>

:ET