<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml slaveFIFO2b_fpga_top.twx slaveFIFO2b_fpga_top.ncd -o
slaveFIFO2b_fpga_top.twr slaveFIFO2b_fpga_top.pcf

</twCmdLine><twDesign>slaveFIFO2b_fpga_top.ncd</twDesign><twDesignPath>slaveFIFO2b_fpga_top.ncd</twDesignPath><twPCF>slaveFIFO2b_fpga_top.pcf</twPCF><twPcfPath>slaveFIFO2b_fpga_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3391 - Timing constraint TIMEGRP &quot;FDATA_IN&quot; OFFSET = IN 2.5 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="loopback_inst/fifo_inst/Mram_data_array/CLKAWRCLK" logResource="loopback_inst/fifo_inst/Mram_data_array/CLKAWRCLK" locationPin="RAMB8_X2Y29.CLKAWRCLK" clockNet="clk_100"/><twPinLimit anchorID="10" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="loopback_inst/fifo_inst/Mram_data_array/CLKBRDCLK" logResource="loopback_inst/fifo_inst/Mram_data_array/CLKBRDCLK" locationPin="RAMB8_X2Y29.CLKBRDCLK" clockNet="clk_100"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tockper" slack="8.361" period="10.000" constraintValue="10.000" deviceLimit="1.639" freqLimit="610.128" physResource="clk_out_OBUF/CLK0" logResource="oddr_inst/CK0" locationPin="OLOGIC_X13Y119.CLK0" clockNet="clk_100"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 37.037 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="13"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 37.037 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="14" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="9.085" period="10.010" constraintValue="10.010" deviceLimit="0.925" freqLimit="1081.081" physResource="inst_clk/pll_base_inst/PLL_ADV/CLKOUT0" logResource="inst_clk/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="inst_clk/clkout0"/><twPinLimit anchorID="15" type="MAXPERIOD" name="Tpllper_CLKIN" slack="15.593" period="37.037" constraintValue="37.037" deviceLimit="52.630" freqLimit="19.001" physResource="inst_clk/pll_base_inst/PLL_ADV/CLKIN1" logResource="inst_clk/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="16" type="MAXPERIOD" name="Tpllper_CLKFB" slack="15.593" period="37.037" constraintValue="37.037" deviceLimit="52.630" freqLimit="19.001" physResource="inst_clk/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="inst_clk/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y1.CLKFBOUT" clockNet="inst_clk/clkfbout"/></twPinLimitRpt></twConst><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clk_out = PERIOD TIMEGRP &quot;clk_out&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_out = PERIOD TIMEGRP &quot;clk_out&quot; 10 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="19" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_clk_100_to_clk_100 = MAXDELAY FROM TIMEGRP &quot;clk_100_ff_posedge&quot; TO TIMEGRP         &quot;clk_100_ff_posedge&quot; 10 ns;</twConstName><twItemCnt>11962</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2311</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.170</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point streamOUT_inst/current_stream_out_state_FSM_FFd3 (SLICE_X24Y20.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathFromToDelay"><twSlack>4.830</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd1</twSrc><twDest BELType="FF">streamOUT_inst/current_stream_out_state_FSM_FFd3</twDest><twTotPathDel>5.008</twTotPathDel><twClkSkew dest = "0.572" src = "0.627">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd1</twSrc><twDest BELType='FF'>streamOUT_inst/current_stream_out_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X26Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3</twComp><twBEL>current_fpga_master_mode_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">4.154</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>streamOUT_inst/current_stream_out_state_FSM_FFd3</twComp><twBEL>streamOUT_inst/current_stream_out_state_FSM_FFd3-In3_F</twBEL><twBEL>streamOUT_inst/current_stream_out_state_FSM_FFd3-In3</twBEL><twBEL>streamOUT_inst/current_stream_out_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>4.154</twRouteDel><twTotDel>5.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point streamOUT_inst/current_stream_out_state_FSM_FFd3 (SLICE_X24Y20.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathFromToDelay"><twSlack>4.852</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd3</twSrc><twDest BELType="FF">streamOUT_inst/current_stream_out_state_FSM_FFd3</twDest><twTotPathDel>4.986</twTotPathDel><twClkSkew dest = "0.572" src = "0.627">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd3</twSrc><twDest BELType='FF'>streamOUT_inst/current_stream_out_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X26Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3</twComp><twBEL>current_fpga_master_mode_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.D6</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">4.132</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>streamOUT_inst/current_stream_out_state_FSM_FFd3</twComp><twBEL>streamOUT_inst/current_stream_out_state_FSM_FFd3-In3_F</twBEL><twBEL>streamOUT_inst/current_stream_out_state_FSM_FFd3-In3</twBEL><twBEL>streamOUT_inst/current_stream_out_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>4.132</twRouteDel><twTotDel>4.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_out_d_27 (SLICE_X52Y77.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathFromToDelay"><twSlack>5.380</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd1</twSrc><twDest BELType="FF">data_out_d_27</twDest><twTotPathDel>4.465</twTotPathDel><twClkSkew dest = "0.482" src = "0.530">0.048</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd1</twSrc><twDest BELType='FF'>data_out_d_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X26Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3</twComp><twBEL>current_fpga_master_mode_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">3.729</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>data_out_d&lt;10&gt;</twComp><twBEL>Mmux_data_out20</twBEL><twBEL>data_out_d_27</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>3.729</twRouteDel><twTotDel>4.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_clk_100_to_clk_100 = MAXDELAY FROM TIMEGRP &quot;clk_100_ff_posedge&quot; TO TIMEGRP
        &quot;clk_100_ff_posedge&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point partial_inst/strob_cnt_0 (SLICE_X36Y68.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="26"><twSlack>0.409</twSlack><twSrc BELType="FF">partial_inst/current_partial_state_FSM_FFd2</twSrc><twDest BELType="FF">partial_inst/strob_cnt_0</twDest><twClkSkew dest = "0.040" src = "0.038">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>partial_inst/current_partial_state_FSM_FFd2</twSrc><twDest BELType='FF'>partial_inst/strob_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X37Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>partial_inst/current_partial_state_FSM_FFd3</twComp><twBEL>partial_inst/current_partial_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>partial_inst/current_partial_state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>partial_inst/strob_cnt&lt;3&gt;</twComp><twBEL>partial_inst/Mcount_strob_cnt_xor&lt;0&gt;11</twBEL><twBEL>partial_inst/strob_cnt_0</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point streamOUT_inst/rd_oe_delay_cnt_0 (SLICE_X24Y20.B5), 1 path
</twPathRptBanner><twRacePath anchorID="27"><twSlack>0.415</twSlack><twSrc BELType="FF">streamOUT_inst/current_stream_out_state_FSM_FFd2</twSrc><twDest BELType="FF">streamOUT_inst/rd_oe_delay_cnt_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>streamOUT_inst/current_stream_out_state_FSM_FFd2</twSrc><twDest BELType='FF'>streamOUT_inst/rd_oe_delay_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X24Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>streamOUT_inst/current_stream_out_state_FSM_FFd3</twComp><twBEL>streamOUT_inst/current_stream_out_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>streamOUT_inst/current_stream_out_state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>streamOUT_inst/current_stream_out_state_FSM_FFd3</twComp><twBEL>streamOUT_inst/rd_oe_delay_cnt_0_rstpot</twBEL><twBEL>streamOUT_inst/rd_oe_delay_cnt_0</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zlp_inst/current_zlp_state_FSM_FFd2 (SLICE_X32Y59.C6), 1 path
</twPathRptBanner><twRacePath anchorID="28"><twSlack>0.421</twSlack><twSrc BELType="FF">zlp_inst/strob</twSrc><twDest BELType="FF">zlp_inst/current_zlp_state_FSM_FFd2</twDest><twClkSkew dest = "0.039" src = "0.037">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zlp_inst/strob</twSrc><twDest BELType='FF'>zlp_inst/current_zlp_state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X33Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>zlp_inst/strob</twComp><twBEL>zlp_inst/strob</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>zlp_inst/strob</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>zlp_inst/current_zlp_state_FSM_FFd2</twComp><twBEL>zlp_inst/current_zlp_state_FSM_FFd2-In1</twBEL><twBEL>zlp_inst/current_zlp_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.035</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_inst_clk_clkout0 = PERIOD TIMEGRP &quot;inst_clk_clkout0&quot; TS_clk / 3.7 HIGH 50%;</twConstName><twItemCnt>278</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>84</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.220</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X2Y29.DIADI15), 5 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.790</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd2_3</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>9.081</twTotPathDel><twClkSkew dest = "0.570" src = "0.602">0.032</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd2_3</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X37Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">4.608</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;15&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in71</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIADI15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.577</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>8.185</twRouteDel><twTotDel>9.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.948</twSlack><twSrc BELType="FF">loopback_inst/slrd_looback_d4_n</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.917</twTotPathDel><twClkSkew dest = "0.570" src = "0.608">0.038</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>loopback_inst/slrd_looback_d4_n</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X30Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>loopback_inst/slrd_looback_d3_n</twComp><twBEL>loopback_inst/slrd_looback_d4_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">4.388</twDelInfo><twComp>loopback_inst/slrd_looback_d4_n</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;15&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in71</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIADI15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.577</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>7.965</twRouteDel><twTotDel>8.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.978</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd3_4</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.889</twTotPathDel><twClkSkew dest = "0.570" src = "0.606">0.036</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd3_4</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X31Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd3_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">4.416</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_4</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;15&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in71</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIADI15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.577</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>7.993</twRouteDel><twTotDel>8.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X2Y29.DIBDI0), 5 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.988</twSlack><twSrc BELType="FF">loopback_inst/slrd_looback_d4_n</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.877</twTotPathDel><twClkSkew dest = "0.570" src = "0.608">0.038</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>loopback_inst/slrd_looback_d4_n</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X30Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>loopback_inst/slrd_looback_d3_n</twComp><twBEL>loopback_inst/slrd_looback_d4_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">4.746</twDelInfo><twComp>loopback_inst/slrd_looback_d4_n</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in81</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.125</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>7.871</twRouteDel><twTotDel>8.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.319</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd2_3</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.552</twTotPathDel><twClkSkew dest = "0.570" src = "0.602">0.032</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd2_3</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X37Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">4.477</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in81</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.125</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>7.602</twRouteDel><twTotDel>8.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.443</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd3_4</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.424</twTotPathDel><twClkSkew dest = "0.570" src = "0.606">0.036</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd3_4</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X31Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd3_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y10.A6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">4.349</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_4</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in81</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.125</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>7.474</twRouteDel><twTotDel>8.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X2Y29.DIADI13), 5 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.119</twSlack><twSrc BELType="FF">loopback_inst/slrd_looback_d4_n</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.746</twTotPathDel><twClkSkew dest = "0.570" src = "0.608">0.038</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>loopback_inst/slrd_looback_d4_n</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X30Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>loopback_inst/slrd_looback_d3_n</twComp><twBEL>loopback_inst/slrd_looback_d4_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">4.548</twDelInfo><twComp>loopback_inst/slrd_looback_d4_n</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;15&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in51</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.246</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>7.794</twRouteDel><twTotDel>8.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.287</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd2_3</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.584</twTotPathDel><twClkSkew dest = "0.570" src = "0.602">0.032</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd2_3</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X37Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">4.442</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;15&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in51</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.246</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>7.688</twRouteDel><twTotDel>8.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.355</twSlack><twSrc BELType="FF">current_fpga_master_mode_FSM_FFd3_4</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>8.512</twTotPathDel><twClkSkew dest = "0.570" src = "0.606">0.036</twClkSkew><twDelConst>10.010</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>current_fpga_master_mode_FSM_FFd3_4</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X31Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_4</twComp><twBEL>current_fpga_master_mode_FSM_FFd3_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">4.370</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3_4</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;15&gt;</twComp><twBEL>loopback_inst/Mmux_fifo_data_in51</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.246</twDelInfo><twComp>loopback_inst/fifo_data_in&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>7.616</twRouteDel><twTotDel>8.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_inst_clk_clkout0 = PERIOD TIMEGRP &quot;inst_clk_clkout0&quot; TS_clk / 3.7 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X2Y29.ADDRAWRADDR11), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">loopback_inst/fifo_inst/write_ptr_6</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew dest = "0.070" src = "0.062">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>loopback_inst/fifo_inst/write_ptr_6</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;7&gt;</twComp><twBEL>loopback_inst/fifo_inst/write_ptr_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.ADDRAWRADDR11</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X2Y29.ADDRAWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">loopback_inst/fifo_inst/write_ptr_3</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.070" src = "0.065">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>loopback_inst/fifo_inst/write_ptr_3</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;4&gt;</twComp><twBEL>loopback_inst/fifo_inst/write_ptr_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.ADDRAWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point loopback_inst/fifo_inst/Mram_data_array (RAMB8_X2Y29.ADDRAWRADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">loopback_inst/fifo_inst/write_ptr_4</twSrc><twDest BELType="RAM">loopback_inst/fifo_inst/Mram_data_array</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew dest = "0.070" src = "0.065">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>loopback_inst/fifo_inst/write_ptr_4</twSrc><twDest BELType='RAM'>loopback_inst/fifo_inst/Mram_data_array</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;4&gt;</twComp><twBEL>loopback_inst/fifo_inst/write_ptr_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.ADDRAWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>loopback_inst/fifo_inst/write_ptr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>loopback_inst/fifo_inst/Mram_data_array</twComp><twBEL>loopback_inst/fifo_inst/Mram_data_array</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.010">clk_100</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_inst_clk_clkout0 = PERIOD TIMEGRP &quot;inst_clk_clkout0&quot; TS_clk / 3.7 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.886" period="10.010" constraintValue="10.010" deviceLimit="3.124" freqLimit="320.102" physResource="loopback_inst/fifo_inst/Mram_data_array/CLKAWRCLK" logResource="loopback_inst/fifo_inst/Mram_data_array/CLKAWRCLK" locationPin="RAMB8_X2Y29.CLKAWRCLK" clockNet="clk_100"/><twPinLimit anchorID="56" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.886" period="10.010" constraintValue="10.010" deviceLimit="3.124" freqLimit="320.102" physResource="loopback_inst/fifo_inst/Mram_data_array/CLKBRDCLK" logResource="loopback_inst/fifo_inst/Mram_data_array/CLKBRDCLK" locationPin="RAMB8_X2Y29.CLKBRDCLK" clockNet="clk_100"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tbcper_I" slack="8.280" period="10.010" constraintValue="10.010" deviceLimit="1.730" freqLimit="578.035" physResource="inst_clk/clkout1_buf/I0" logResource="inst_clk/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="inst_clk/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="OFFSETOUTDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>22</twErrCntSetup><twErrCntEndPt>22</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>22</twPathErrCnt><twMinOff>9.843</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point fdata&lt;22&gt; (Y18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twSlack>-0.843</twSlack><twSrc BELType="FF">slwr_n_d</twSrc><twDest BELType="PAD">fdata&lt;22&gt;</twDest><twClkDel>0.876</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_n_d</twClkDest><twDataDel>8.630</twDataDel><twDataSrc>slwr_n_d</twDataSrc><twDataDest>fdata&lt;22&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.422</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.312</twLogDel><twRouteDel>4.188</twRouteDel><twTotDel>0.876</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slwr_n_d</twSrc><twDest BELType='PAD'>fdata&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X34Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slwr_n_d</twComp><twBEL>slwr_n_d</twBEL></twPathDel><twPathDel><twSite>Y18.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">6.182</twDelInfo><twComp>slwr_n_d</twComp></twPathDel><twPathDel><twSite>Y18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;22&gt;</twComp><twBEL>fdata_22_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;22&gt;</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>6.182</twRouteDel><twTotDel>8.630</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="61"><twConstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twSlack>0.579</twSlack><twSrc BELType="FF">data_out_d_22</twSrc><twDest BELType="PAD">fdata&lt;22&gt;</twDest><twClkDel>0.874</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_d&lt;21&gt;</twClkDest><twDataDel>7.210</twDataDel><twDataSrc>data_out_d&lt;21&gt;</twDataSrc><twDataDest>fdata&lt;22&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_d_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.422</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.312</twLogDel><twRouteDel>4.186</twRouteDel><twTotDel>0.874</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_out_d_22</twSrc><twDest BELType='PAD'>fdata&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X53Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>data_out_d&lt;21&gt;</twComp><twBEL>data_out_d_22</twBEL></twPathDel><twPathDel><twSite>Y18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.818</twDelInfo><twComp>data_out_d&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>Y18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;22&gt;</twComp><twBEL>fdata_22_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;22&gt;</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>4.818</twRouteDel><twTotDel>7.210</twTotDel><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point fdata&lt;21&gt; (W17.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstOffOut anchorID="64" twDataPathType="twDataPathMaxDelay"><twSlack>-0.831</twSlack><twSrc BELType="FF">slwr_n_d</twSrc><twDest BELType="PAD">fdata&lt;21&gt;</twDest><twClkDel>0.876</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_n_d</twClkDest><twDataDel>8.618</twDataDel><twDataSrc>slwr_n_d</twDataSrc><twDataDest>fdata&lt;21&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;21&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.422</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.312</twLogDel><twRouteDel>4.188</twRouteDel><twTotDel>0.876</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slwr_n_d</twSrc><twDest BELType='PAD'>fdata&lt;21&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X34Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slwr_n_d</twComp><twBEL>slwr_n_d</twBEL></twPathDel><twPathDel><twSite>W17.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">6.170</twDelInfo><twComp>slwr_n_d</twComp></twPathDel><twPathDel><twSite>W17.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;21&gt;</twComp><twBEL>fdata_21_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;21&gt;</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>6.170</twRouteDel><twTotDel>8.618</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="65"><twConstOffOut anchorID="66" twDataPathType="twDataPathMaxDelay"><twSlack>0.660</twSlack><twSrc BELType="FF">data_out_d_21</twSrc><twDest BELType="PAD">fdata&lt;21&gt;</twDest><twClkDel>0.874</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_d&lt;21&gt;</twClkDest><twDataDel>7.129</twDataDel><twDataSrc>data_out_d&lt;21&gt;</twDataSrc><twDataDest>fdata&lt;21&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;21&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_d_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.422</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.312</twLogDel><twRouteDel>4.186</twRouteDel><twTotDel>0.874</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_out_d_21</twSrc><twDest BELType='PAD'>fdata&lt;21&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X53Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>data_out_d&lt;21&gt;</twComp><twBEL>data_out_d_21</twBEL></twPathDel><twPathDel><twSite>W17.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.737</twDelInfo><twComp>data_out_d&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>W17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;21&gt;</twComp><twBEL>fdata_21_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;21&gt;</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>4.737</twRouteDel><twTotDel>7.129</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point fdata&lt;15&gt; (AA14.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstOffOut anchorID="68" twDataPathType="twDataPathMaxDelay"><twSlack>-0.723</twSlack><twSrc BELType="FF">slwr_n_d</twSrc><twDest BELType="PAD">fdata&lt;15&gt;</twDest><twClkDel>0.876</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_n_d</twClkDest><twDataDel>8.510</twDataDel><twDataSrc>slwr_n_d</twDataSrc><twDataDest>fdata&lt;15&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.422</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.312</twLogDel><twRouteDel>4.188</twRouteDel><twTotDel>0.876</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slwr_n_d</twSrc><twDest BELType='PAD'>fdata&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X34Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slwr_n_d</twComp><twBEL>slwr_n_d</twBEL></twPathDel><twPathDel><twSite>AA14.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">6.062</twDelInfo><twComp>slwr_n_d</twComp></twPathDel><twPathDel><twSite>AA14.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;15&gt;</twComp><twBEL>fdata_15_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;15&gt;</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>6.062</twRouteDel><twTotDel>8.510</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="69"><twConstOffOut anchorID="70" twDataPathType="twDataPathMaxDelay"><twSlack>1.215</twSlack><twSrc BELType="FF">data_out_d_15</twSrc><twDest BELType="PAD">fdata&lt;15&gt;</twDest><twClkDel>0.857</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_d&lt;14&gt;</twClkDest><twDataDel>6.591</twDataDel><twDataSrc>data_out_d&lt;14&gt;</twDataSrc><twDataDest>fdata&lt;15&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_d_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.422</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.312</twLogDel><twRouteDel>4.169</twRouteDel><twTotDel>0.857</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>data_out_d_15</twSrc><twDest BELType='PAD'>fdata&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X47Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>data_out_d&lt;14&gt;</twComp><twBEL>data_out_d_15</twBEL></twPathDel><twPathDel><twSite>AA14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.199</twDelInfo><twComp>data_out_d&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>fdata&lt;15&gt;</twComp><twBEL>fdata_15_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;15&gt;</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>4.199</twRouteDel><twTotDel>6.591</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL
        &quot;clk_out&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata&lt;10&gt; (G19.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstOffOut anchorID="72" twDataPathType="twDataPathMinDelay"><twSlack>3.415</twSlack><twSrc BELType="FF">slwr_n_d</twSrc><twDest BELType="PAD">fdata&lt;10&gt;</twDest><twClkDel>0.224</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_n_d</twClkDest><twDataDel>3.528</twDataDel><twDataSrc>slwr_n_d</twDataSrc><twDataDest>fdata&lt;10&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;10&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.689</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.187</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>0.224</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slwr_n_d</twSrc><twDest BELType='PAD'>fdata&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X34Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slwr_n_d</twComp><twBEL>slwr_n_d</twBEL></twPathDel><twPathDel><twSite>G19.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>slwr_n_d</twComp></twPathDel><twPathDel><twSite>G19.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;10&gt;</twComp><twBEL>fdata_10_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;10&gt;</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>2.256</twRouteDel><twTotDel>3.528</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="73"><twConstOffOut anchorID="74" twDataPathType="twDataPathMinDelay"><twSlack>2.826</twSlack><twSrc BELType="FF">data_out_d_10</twSrc><twDest BELType="PAD">fdata&lt;10&gt;</twDest><twClkDel>0.232</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_d&lt;10&gt;</twClkDest><twDataDel>2.931</twDataDel><twDataSrc>data_out_d&lt;10&gt;</twDataSrc><twDataDest>fdata&lt;10&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;10&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_d_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.689</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.187</twLogDel><twRouteDel>2.419</twRouteDel><twTotDel>0.232</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_out_d_10</twSrc><twDest BELType='PAD'>fdata&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X52Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>data_out_d&lt;10&gt;</twComp><twBEL>data_out_d_10</twBEL></twPathDel><twPathDel><twSite>G19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>data_out_d&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>G19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;10&gt;</twComp><twBEL>fdata_10_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;10&gt;</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>1.659</twRouteDel><twTotDel>2.931</twTotDel><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point fdata&lt;11&gt; (R11.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twSlack>4.456</twSlack><twSrc BELType="FF">slwr_n_d</twSrc><twDest BELType="PAD">fdata&lt;11&gt;</twDest><twClkDel>0.224</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_n_d</twClkDest><twDataDel>4.569</twDataDel><twDataSrc>slwr_n_d</twDataSrc><twDataDest>fdata&lt;11&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.689</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.187</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>0.224</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slwr_n_d</twSrc><twDest BELType='PAD'>fdata&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X34Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slwr_n_d</twComp><twBEL>slwr_n_d</twBEL></twPathDel><twPathDel><twSite>R11.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.297</twDelInfo><twComp>slwr_n_d</twComp></twPathDel><twPathDel><twSite>R11.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;11&gt;</twComp><twBEL>fdata_11_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;11&gt;</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>3.297</twRouteDel><twTotDel>4.569</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="77"><twConstOffOut anchorID="78" twDataPathType="twDataPathMinDelay"><twSlack>3.365</twSlack><twSrc BELType="FF">data_out_d_11</twSrc><twDest BELType="PAD">fdata&lt;11&gt;</twDest><twClkDel>0.208</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fifo_address_d&lt;0&gt;</twClkDest><twDataDel>3.494</twDataDel><twDataSrc>fifo_address_d&lt;0&gt;</twDataSrc><twDataDest>fdata&lt;11&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_d_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.689</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.187</twLogDel><twRouteDel>2.395</twRouteDel><twTotDel>0.208</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_out_d_11</twSrc><twDest BELType='PAD'>fdata&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X33Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>fifo_address_d&lt;0&gt;</twComp><twBEL>data_out_d_11</twBEL></twPathDel><twPathDel><twSite>R11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.258</twDelInfo><twComp>data_out_d&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>R11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;11&gt;</twComp><twBEL>fdata_11_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;11&gt;</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>2.258</twRouteDel><twTotDel>3.494</twTotDel><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point fdata&lt;15&gt; (AA14.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twSlack>4.954</twSlack><twSrc BELType="FF">slwr_n_d</twSrc><twDest BELType="PAD">fdata&lt;15&gt;</twDest><twClkDel>0.224</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_n_d</twClkDest><twDataDel>5.067</twDataDel><twDataSrc>slwr_n_d</twDataSrc><twDataDest>fdata&lt;15&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.689</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.187</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>0.224</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slwr_n_d</twSrc><twDest BELType='PAD'>fdata&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X34Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slwr_n_d</twComp><twBEL>slwr_n_d</twBEL></twPathDel><twPathDel><twSite>AA14.T</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.795</twDelInfo><twComp>slwr_n_d</twComp></twPathDel><twPathDel><twSite>AA14.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;15&gt;</twComp><twBEL>fdata_15_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;15&gt;</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>3.795</twRouteDel><twTotDel>5.067</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="81"><twConstOffOut anchorID="82" twDataPathType="twDataPathMinDelay"><twSlack>3.756</twSlack><twSrc BELType="FF">data_out_d_15</twSrc><twDest BELType="PAD">fdata&lt;15&gt;</twDest><twClkDel>0.205</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>data_out_d&lt;14&gt;</twClkDest><twDataDel>3.888</twDataDel><twDataSrc>data_out_d&lt;14&gt;</twDataSrc><twDataDest>fdata&lt;15&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>fdata&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>data_out_d_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.689</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.187</twLogDel><twRouteDel>2.392</twRouteDel><twTotDel>0.205</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>data_out_d_15</twSrc><twDest BELType='PAD'>fdata&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X47Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>data_out_d&lt;14&gt;</twComp><twBEL>data_out_d_15</twBEL></twPathDel><twPathDel><twSite>AA14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>data_out_d&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>fdata&lt;15&gt;</twComp><twBEL>fdata_15_IOBUF/OBUFT</twBEL><twBEL>fdata&lt;15&gt;</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>2.652</twRouteDel><twTotDel>3.888</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="83" twConstType="OFFSETOUTDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;tnm_slwr&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>10.408</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slwr (R9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstOffOut anchorID="85" twDataPathType="twDataPathMaxDelay"><twSlack>-1.408</twSlack><twSrc BELType="FF">slwr_n_d</twSrc><twDest BELType="PAD">slwr</twDest><twClkDel>0.876</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_n_d</twClkDest><twDataDel>9.195</twDataDel><twDataSrc>slwr_n_d</twDataSrc><twDataDest>slwr</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>slwr</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.422</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.312</twLogDel><twRouteDel>4.188</twRouteDel><twTotDel>0.876</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slwr_n_d</twSrc><twDest BELType='PAD'>slwr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X34Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slwr_n_d</twComp><twBEL>slwr_n_d</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">6.747</twDelInfo><twComp>slwr_n_d</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>slwr</twComp><twBEL>slwr_OBUF</twBEL><twBEL>slwr</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>6.747</twRouteDel><twTotDel>9.195</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;tnm_slwr&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL
        &quot;clk_out&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slwr (R9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstOffOut anchorID="87" twDataPathType="twDataPathMinDelay"><twSlack>5.260</twSlack><twSrc BELType="FF">slwr_n_d</twSrc><twDest BELType="PAD">slwr</twDest><twClkDel>0.224</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>slwr_n_d</twClkDest><twDataDel>5.373</twDataDel><twDataSrc>slwr_n_d</twDataSrc><twDataDest>slwr</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>slwr</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>slwr_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.689</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.187</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>0.224</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slwr_n_d</twSrc><twDest BELType='PAD'>slwr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X34Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slwr_n_d</twComp><twBEL>slwr_n_d</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">4.101</twDelInfo><twComp>slwr_n_d</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>slwr</twComp><twBEL>slwr_OBUF</twBEL><twBEL>slwr</twBEL></twPathDel><twLogDel>1.272</twLogDel><twRouteDel>4.101</twRouteDel><twTotDel>5.373</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="88" twConstType="OFFSETOUTDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;tnm_pktend&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.449</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pktend (T15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstOffOut anchorID="90" twDataPathType="twDataPathMaxDelay"><twSlack>0.551</twSlack><twSrc BELType="FF">pktend_n_d</twSrc><twDest BELType="PAD">pktend</twDest><twClkDel>0.876</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>current_fpga_master_mode_FSM_FFd3-In21</twClkDest><twDataDel>7.236</twDataDel><twDataSrc>current_fpga_master_mode_FSM_FFd3-In21</twDataSrc><twDataDest>pktend</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pktend</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>pktend_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.422</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.312</twLogDel><twRouteDel>4.188</twRouteDel><twTotDel>0.876</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pktend_n_d</twSrc><twDest BELType='PAD'>pktend</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X32Y56.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3-In21</twComp><twBEL>pktend_n_d</twBEL></twPathDel><twPathDel><twSite>T15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.780</twDelInfo><twComp>pktend_n_d</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>pktend</twComp><twBEL>pktend_OBUF</twBEL><twBEL>pktend</twBEL></twPathDel><twLogDel>2.456</twLogDel><twRouteDel>4.780</twRouteDel><twTotDel>7.236</twTotDel><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;tnm_pktend&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL
        &quot;clk_out&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pktend (T15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstOffOut anchorID="92" twDataPathType="twDataPathMinDelay"><twSlack>4.153</twSlack><twSrc BELType="FF">pktend_n_d</twSrc><twDest BELType="PAD">pktend</twDest><twClkDel>0.224</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>current_fpga_master_mode_FSM_FFd3-In21</twClkDest><twDataDel>4.266</twDataDel><twDataSrc>current_fpga_master_mode_FSM_FFd3-In21</twDataSrc><twDataDest>pktend</twDataDest><twOff>9.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pktend</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>pktend_n_d</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.689</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.187</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>0.224</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pktend_n_d</twSrc><twDest BELType='PAD'>pktend</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X32Y56.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>current_fpga_master_mode_FSM_FFd3-In21</twComp><twBEL>pktend_n_d</twBEL></twPathDel><twPathDel><twSite>T15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.990</twDelInfo><twComp>pktend_n_d</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>pktend</twComp><twBEL>pktend_OBUF</twBEL><twBEL>pktend</twBEL></twPathDel><twLogDel>1.276</twLogDel><twRouteDel>2.990</twRouteDel><twTotDel>4.266</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="93" twConstType="OFFSETINDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;FDATA_IN&quot; OFFSET = IN 2.5 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMinOff>2.858</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point fdata_d_23 (SLICE_X30Y114.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.358</twSlack><twSrc BELType="PAD">fdata&lt;23&gt;</twSrc><twDest BELType="FF">fdata_d_23</twDest><twClkDel>0.643</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fdata_d&lt;23&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>fdata&lt;23&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fdata&lt;23&gt;</twSrc><twDest BELType='FF'>fdata_d_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>fdata&lt;23&gt;</twComp><twBEL>fdata&lt;23&gt;</twBEL><twBEL>fdata_23_IOBUF/IBUF</twBEL><twBEL>ProtoComp44.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y114.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.288</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y114.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.086</twDelInfo><twComp>fdata_d&lt;23&gt;</twComp><twBEL>fdata_d_23</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>2.288</twRouteDel><twTotDel>3.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_23</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.135</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.149</twLogDel><twRouteDel>3.792</twRouteDel><twTotDel>0.643</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point fdata_d_11 (SLICE_X31Y12.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.280</twSlack><twSrc BELType="PAD">fdata&lt;11&gt;</twSrc><twDest BELType="FF">fdata_d_11</twDest><twClkDel>0.659</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fdata_d&lt;11&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>fdata&lt;11&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fdata&lt;11&gt;</twSrc><twDest BELType='FF'>fdata_d_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>R11.PAD</twSrcSite><twPathDel><twSite>R11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>fdata&lt;11&gt;</twComp><twBEL>fdata&lt;11&gt;</twBEL><twBEL>fdata_11_IOBUF/IBUF</twBEL><twBEL>ProtoComp44.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.249</twDelInfo><twComp>N100</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>fdata_d&lt;11&gt;</twComp><twBEL>fdata_d_11</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>2.249</twRouteDel><twTotDel>3.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.135</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.149</twLogDel><twRouteDel>3.808</twRouteDel><twTotDel>0.659</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point fdata_d_13 (SLICE_X36Y2.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.271</twSlack><twSrc BELType="PAD">fdata&lt;13&gt;</twSrc><twDest BELType="FF">fdata_d_13</twDest><twClkDel>0.660</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>fdata_d&lt;13&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>fdata&lt;13&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>fdata&lt;13&gt;</twSrc><twDest BELType='FF'>fdata_d_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>V11.PAD</twSrcSite><twPathDel><twSite>V11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.790</twDelInfo><twComp>fdata&lt;13&gt;</twComp><twBEL>fdata&lt;13&gt;</twBEL><twBEL>fdata_13_IOBUF/IBUF</twBEL><twBEL>ProtoComp44.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y2.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.168</twDelInfo><twComp>N98</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y2.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>fdata_d&lt;13&gt;</twComp><twBEL>fdata_d_13</twBEL></twPathDel><twLogDel>0.926</twLogDel><twRouteDel>2.168</twRouteDel><twTotDel>3.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.135</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-3.149</twLogDel><twRouteDel>3.809</twRouteDel><twTotDel>0.660</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;FDATA_IN&quot; OFFSET = IN 2.5 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata_d_20 (SLICE_X36Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstOffIn anchorID="101" twDataPathType="twDataPathMinDelay"><twOff>1.208</twOff><twSrc BELType="PAD">fdata&lt;20&gt;</twSrc><twDest BELType="FF">fdata_d_20</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fdata&lt;20&gt;</twSrc><twDest BELType='FF'>fdata_d_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>AB15.PAD</twSrcSite><twPathDel><twSite>AB15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>fdata&lt;20&gt;</twComp><twBEL>fdata&lt;20&gt;</twBEL><twBEL>fdata_20_IOBUF/IBUF</twBEL><twBEL>ProtoComp44.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.911</twDelInfo><twComp>N91</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>fdata_d&lt;13&gt;</twComp><twBEL>fdata_d_20</twBEL></twPathDel><twLogDel>0.369</twLogDel><twRouteDel>0.911</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.708</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.148</twLogDel><twRouteDel>2.557</twRouteDel><twTotDel>0.409</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata_d_16 (SLICE_X55Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twUnconstOffIn anchorID="103" twDataPathType="twDataPathMinDelay"><twOff>1.212</twOff><twSrc BELType="PAD">fdata&lt;16&gt;</twSrc><twDest BELType="FF">fdata_d_16</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fdata&lt;16&gt;</twSrc><twDest BELType='FF'>fdata_d_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>AB14.PAD</twSrcSite><twPathDel><twSite>AB14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>fdata&lt;16&gt;</twComp><twBEL>fdata&lt;16&gt;</twBEL><twBEL>fdata_16_IOBUF/IBUF</twBEL><twBEL>ProtoComp44.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.902</twDelInfo><twComp>N95</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>fdata_d&lt;21&gt;</twComp><twBEL>fdata_d_16</twBEL></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>1.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.708</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.148</twLogDel><twRouteDel>2.555</twRouteDel><twTotDel>0.407</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fdata_d_0 (SLICE_X29Y124.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twUnconstOffIn anchorID="105" twDataPathType="twDataPathMinDelay"><twOff>1.225</twOff><twSrc BELType="PAD">fdata&lt;0&gt;</twSrc><twDest BELType="FF">fdata_d_0</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.201" fPhaseErr="0.233" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>fdata&lt;0&gt;</twSrc><twDest BELType='FF'>fdata_d_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>H12.PAD</twSrcSite><twPathDel><twSite>H12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>fdata&lt;0&gt;</twComp><twBEL>fdata&lt;0&gt;</twBEL><twBEL>fdata_0_IOBUF/IBUF</twBEL><twBEL>ProtoComp44.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y124.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.920</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y124.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>fdata_d&lt;0&gt;</twComp><twBEL>fdata_d_0</twBEL></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.920</twRouteDel><twTotDel>1.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>fdata_d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>inst_clk/clkin1_buf</twBEL><twBEL>ProtoComp43.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>inst_clk/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.708</twDelInfo><twComp>inst_clk/pll_base_inst/PLL_ADV</twComp><twBEL>inst_clk/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>inst_clk/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>inst_clk/clkout1_buf</twComp><twBEL>inst_clk/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y124.CLK</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>clk_100</twComp></twPathDel><twLogDel>-2.148</twLogDel><twRouteDel>2.560</twRouteDel><twTotDel>0.412</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="106"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 37.037 ns HIGH 50%;" type="origin" depth="0" requirement="37.037" prefType="period" actual="10.000" actualRollup="34.114" errors="0" errorRollup="0" items="0" itemsRollup="278"/><twConstRollup name="TS_inst_clk_clkout0" fullName="TS_inst_clk_clkout0 = PERIOD TIMEGRP &quot;inst_clk_clkout0&quot; TS_clk / 3.7 HIGH 50%;" type="child" depth="1" requirement="10.010" prefType="period" actual="9.220" actualRollup="N/A" errors="0" errorRollup="0" items="278" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="107">3</twUnmetConstCnt><twDataSheet anchorID="108" twNameLen="15"><twSUH2ClkList anchorID="109" twDestWidth="9" twPhaseWidth="7"><twDest>clk</twDest><twSUH2Clk ><twSrc>fdata&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.978</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.551</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.254</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.454</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.851</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.301</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.759</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.201</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.710</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.426</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.832</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;8&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.220</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;9&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.209</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.646</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;10&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.084</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.564</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;11&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.780</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.054</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;12&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.043</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.607</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;13&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.771</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;14&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.089</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.570</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;15&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.342</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.784</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;16&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.953</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.538</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;17&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;18&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.294</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.750</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;19&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.342</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;20&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.036</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.534</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;21&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.230</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.726</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;22&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.249</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.681</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;23&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.858</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.054</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;24&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.437</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.832</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;25&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.274</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;26&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.222</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.731</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;27&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.441</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;28&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.219</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.728</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;29&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.346</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;30&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.223</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fdata&lt;31&gt;</twSrc><twSUHTime twInternalClk ="clk_100" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.418</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.818</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="110" twDestWidth="9" twPhaseWidth="7"><twSrc>clk</twSrc><twClk2Out  twOutPad = "fdata&lt;0&gt;" twMinTime = "4.113" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.844" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;1&gt;" twMinTime = "4.162" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.970" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;2&gt;" twMinTime = "4.169" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.538" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;3&gt;" twMinTime = "4.111" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;4&gt;" twMinTime = "4.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.304" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;5&gt;" twMinTime = "4.146" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.625" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;6&gt;" twMinTime = "4.146" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.625" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;7&gt;" twMinTime = "4.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.969" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;8&gt;" twMinTime = "4.025" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.969" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;9&gt;" twMinTime = "4.097" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;10&gt;" twMinTime = "2.826" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.216" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;11&gt;" twMinTime = "3.365" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;12&gt;" twMinTime = "4.085" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;13&gt;" twMinTime = "4.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.447" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;14&gt;" twMinTime = "4.186" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.530" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;15&gt;" twMinTime = "3.756" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;16&gt;" twMinTime = "4.067" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;17&gt;" twMinTime = "4.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;18&gt;" twMinTime = "4.124" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;19&gt;" twMinTime = "4.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.156" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;20&gt;" twMinTime = "4.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.156" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;21&gt;" twMinTime = "4.046" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;22&gt;" twMinTime = "4.130" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.843" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;23&gt;" twMinTime = "4.142" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.569" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;24&gt;" twMinTime = "4.128" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.569" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;25&gt;" twMinTime = "4.112" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.175" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;26&gt;" twMinTime = "3.983" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.076" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;27&gt;" twMinTime = "4.046" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.310" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;28&gt;" twMinTime = "3.978" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.272" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;29&gt;" twMinTime = "3.982" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.338" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;30&gt;" twMinTime = "3.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.338" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fdata&lt;31&gt;" twMinTime = "4.161" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.390" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pktend" twMinTime = "4.153" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.449" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "slwr" twMinTime = "5.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.408" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="111" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.220</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="112" twDestWidth="9" twMinSlack="-0.843" twMaxSlack="1.784" twRelSkew="2.627" ><twConstName>TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "fdata&lt;0&gt;" twSlack = "8.844" twMaxDelayCrnr="f" twMinDelay = "4.113" twMinDelayCrnr="t" twRelSkew = "1.628" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;1&gt;" twSlack = "8.970" twMaxDelayCrnr="f" twMinDelay = "4.162" twMinDelayCrnr="t" twRelSkew = "1.754" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;2&gt;" twSlack = "8.538" twMaxDelayCrnr="f" twMinDelay = "4.169" twMinDelayCrnr="t" twRelSkew = "1.322" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;3&gt;" twSlack = "9.384" twMaxDelayCrnr="f" twMinDelay = "4.111" twMinDelayCrnr="t" twRelSkew = "2.168" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;4&gt;" twSlack = "9.304" twMaxDelayCrnr="f" twMinDelay = "4.071" twMinDelayCrnr="t" twRelSkew = "2.088" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;5&gt;" twSlack = "9.625" twMaxDelayCrnr="f" twMinDelay = "4.146" twMinDelayCrnr="t" twRelSkew = "2.409" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;6&gt;" twSlack = "9.625" twMaxDelayCrnr="f" twMinDelay = "4.146" twMinDelayCrnr="t" twRelSkew = "2.409" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;7&gt;" twSlack = "8.969" twMaxDelayCrnr="f" twMinDelay = "4.152" twMinDelayCrnr="t" twRelSkew = "1.753" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;8&gt;" twSlack = "8.969" twMaxDelayCrnr="f" twMinDelay = "4.025" twMinDelayCrnr="t" twRelSkew = "1.753" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;9&gt;" twSlack = "9.077" twMaxDelayCrnr="f" twMinDelay = "4.097" twMinDelayCrnr="t" twRelSkew = "1.861" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;10&gt;" twSlack = "7.216" twMaxDelayCrnr="f" twMinDelay = "2.826" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;11&gt;" twSlack = "9.040" twMaxDelayCrnr="f" twMinDelay = "3.365" twMinDelayCrnr="t" twRelSkew = "1.824" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;12&gt;" twSlack = "9.040" twMaxDelayCrnr="f" twMinDelay = "4.085" twMinDelayCrnr="t" twRelSkew = "1.824" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;13&gt;" twSlack = "9.447" twMaxDelayCrnr="f" twMinDelay = "4.326" twMinDelayCrnr="t" twRelSkew = "2.231" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;14&gt;" twSlack = "9.530" twMaxDelayCrnr="f" twMinDelay = "4.186" twMinDelayCrnr="t" twRelSkew = "2.314" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;15&gt;" twSlack = "9.723" twMaxDelayCrnr="f" twMinDelay = "3.756" twMinDelayCrnr="t" twRelSkew = "2.507" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;16&gt;" twSlack = "9.723" twMaxDelayCrnr="f" twMinDelay = "4.067" twMinDelayCrnr="t" twRelSkew = "2.507" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;17&gt;" twSlack = "9.093" twMaxDelayCrnr="f" twMinDelay = "4.057" twMinDelayCrnr="t" twRelSkew = "1.877" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;18&gt;" twSlack = "9.093" twMaxDelayCrnr="f" twMinDelay = "4.124" twMinDelayCrnr="t" twRelSkew = "1.877" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;19&gt;" twSlack = "9.156" twMaxDelayCrnr="f" twMinDelay = "4.095" twMinDelayCrnr="t" twRelSkew = "1.940" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;20&gt;" twSlack = "9.156" twMaxDelayCrnr="f" twMinDelay = "4.443" twMinDelayCrnr="t" twRelSkew = "1.940" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;21&gt;" twSlack = "9.831" twMaxDelayCrnr="f" twMinDelay = "4.046" twMinDelayCrnr="t" twRelSkew = "2.615" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;22&gt;" twSlack = "9.843" twMaxDelayCrnr="f" twMinDelay = "4.130" twMinDelayCrnr="t" twRelSkew = "2.627" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;23&gt;" twSlack = "8.569" twMaxDelayCrnr="f" twMinDelay = "4.142" twMinDelayCrnr="t" twRelSkew = "1.353" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;24&gt;" twSlack = "8.569" twMaxDelayCrnr="f" twMinDelay = "4.128" twMinDelayCrnr="t" twRelSkew = "1.353" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;25&gt;" twSlack = "9.175" twMaxDelayCrnr="f" twMinDelay = "4.112" twMinDelayCrnr="t" twRelSkew = "1.959" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;26&gt;" twSlack = "9.076" twMaxDelayCrnr="f" twMinDelay = "3.983" twMinDelayCrnr="t" twRelSkew = "1.860" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;27&gt;" twSlack = "9.310" twMaxDelayCrnr="f" twMinDelay = "4.046" twMinDelayCrnr="t" twRelSkew = "2.094" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;28&gt;" twSlack = "9.272" twMaxDelayCrnr="f" twMinDelay = "3.978" twMinDelayCrnr="t" twRelSkew = "2.056" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;29&gt;" twSlack = "8.338" twMaxDelayCrnr="f" twMinDelay = "3.982" twMinDelayCrnr="t" twRelSkew = "1.122" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;30&gt;" twSlack = "8.338" twMaxDelayCrnr="f" twMinDelay = "3.817" twMinDelayCrnr="t" twRelSkew = "1.122" ></twOffOutTblRow><twOffOutTblRow twOutPad = "fdata&lt;31&gt;" twSlack = "9.390" twMaxDelayCrnr="f" twMinDelay = "4.161" twMinDelayCrnr="t" twRelSkew = "2.174" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="113" twDestWidth="4" twMinSlack="-1.408" twMaxSlack="-1.408" twRelSkew="0.000" ><twConstName>TIMEGRP &quot;tnm_slwr&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "slwr" twSlack = "10.408" twMaxDelayCrnr="f" twMinDelay = "5.260" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="114" twDestWidth="6" twMinSlack="0.551" twMaxSlack="0.551" twRelSkew="0.000" ><twConstName>TIMEGRP &quot;tnm_pktend&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL         &quot;clk_out&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "pktend" twSlack = "8.449" twMaxDelayCrnr="f" twMinDelay = "4.153" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet><twWarn anchorID="115">WARNING:Timing:3379 - The REFERENCE_PIN clk_out on constraint TIMEGRP &quot;tnm_fdata&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL        &quot;clk_out&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn><twWarn anchorID="116">WARNING:Timing:3379 - The REFERENCE_PIN clk_out on constraint TIMEGRP &quot;tnm_slwr&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL        &quot;clk_out&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn><twWarn anchorID="117">WARNING:Timing:3379 - The REFERENCE_PIN clk_out on constraint TIMEGRP &quot;tnm_pktend&quot; OFFSET = OUT 9 ns AFTER COMP &quot;clk&quot; REFERENCE_PIN BEL        &quot;clk_out&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn></twVerboseRpt></twBody><twSum anchorID="118"><twErrCnt>26</twErrCnt><twScore>10230</twScore><twSetupScore>10230</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>12338</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1996</twConnCnt></twConstCov><twStats anchorID="119"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq><twMaxFromToDel>5.170</twMaxFromToDel><twMinInBeforeClk>2.858</twMinInBeforeClk><twMinOutAfterClk>10.408</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Feb 12 16:48:47 2019 </twTimestamp></twFoot><twClientInfo anchorID="120"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 460 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
