INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/Bus_Interconnector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus_Interconnector
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/CPU_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Core
INFO: [VRFC 10-2458] undeclared symbol w_AluSrcMuxSel, assumed default net type wire [D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:24]
INFO: [VRFC 10-2458] undeclared symbol w_PCSrcMuxSel, assumed default net type wire [D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:30]
INFO: [VRFC 10-2458] undeclared symbol w_rsPCMuxSel, assumed default net type wire [D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_8x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/GPO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/fndController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fndController
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module clkDiv
INFO: [VRFC 10-311] analyzing module mux_41
INFO: [VRFC 10-311] analyzing module digitSplitter
INFO: [VRFC 10-311] analyzing module BCDtoSEG
INFO: [VRFC 10-311] analyzing module Decoder_24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240604_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sim_1/imports/new/tb_tbtb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tbtb
