[
  {
    "key": "ctrl+shift+t",
    "command": "workbench.action.tasks.runTask",
    "args": "Format Verilog with Verible",
    "when": "editorTextFocus && editorLangId == 'verilog'"
  }
]
