{"vcs1":{"timestamp_begin":1682193069.795430172, "rt":0.43, "ut":0.18, "st":0.11}}
{"vcselab":{"timestamp_begin":1682193070.298526542, "rt":0.41, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1682193070.771586746, "rt":0.22, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682193069.505584837}
{"VCS_COMP_START_TIME": 1682193069.505584837}
{"VCS_COMP_END_TIME": 1682193071.067581265}
{"VCS_USER_OPTIONS": "+lint=all -sverilog library.sv TuringMachine.sv"}
{"vcs1": {"peak_mem": 337008}}
{"stitch_vcselab": {"peak_mem": 222600}}
