# VLSI-PD-SIMULATION
A MATLAB-based simulation of key VLSI Physical Design stages, including standard cell placement, clock tree synthesis (CTS), and static timing analysis (STA) with gate and wire delay modeling. Ideal for EDA and VLSI design enthusiasts.
