
<!DOCTYPE HTML>
<html lang="zh-hans" >
    <head>
        <meta charset="UTF-8">
        <meta content="text/html; charset=utf-8" http-equiv="Content-Type">
        <title>词汇表汇总 · FPGA并行编程</title>
        <meta http-equiv="X-UA-Compatible" content="IE=edge" />
        <meta name="description" content="">
        <meta name="generator" content="GitBook 3.2.3">
        <meta name="author" content="xupsh">
        
        
    
    <link rel="stylesheet" href="gitbook/style.css">

    
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-code/plugin.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-katex-plus/katex.min.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-splitter/splitter.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-disqus/plugin.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-search-plus/search.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-expandable-chapters-small/expandable-chapters-small.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-tbfed-pagefooter/footer.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-anchors/plugin.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-image-captions/image-captions.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-anchor-navigation-ex-toc/style/plugin.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-hints/plugin-hints.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-highlight/website.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-fontsettings/website.css">
                
            
        

    

    
        
        <link rel="stylesheet" href="styles/website.css">
        
    
        
    
        
    
        
    
        
    
        
    

        
    
    
    
    <meta name="HandheldFriendly" content="true"/>
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <meta name="apple-mobile-web-app-capable" content="yes">
    <meta name="apple-mobile-web-app-status-bar-style" content="black">
    <link rel="apple-touch-icon-precomposed" sizes="152x152" href="gitbook/images/apple-touch-icon-precomposed-152.png">
    <link rel="shortcut icon" href="gitbook/images/favicon.ico" type="image/x-icon">

    
    <link rel="next" href="BIBLIOGRAPHY.html" />
    
    
    <link rel="prev" href="11-Huffman-Encoding.html" />
    

    <style>
    @media only screen and (max-width: 640px) {
        .book-header .hidden-mobile {
            display: none;
        }
    }
    </style>
    <script>
        window["gitbook-plugin-github-buttons"] = {"buttons":[{"user":"xupsh","repo":"pp4fpgas-cn","type":"star","size":"small","count":true}]};
    </script>

    </head>
    <body>
        
<div class="book">
    <div class="book-summary">
        
            
<div id="book-search-input" role="search">
    <input type="text" placeholder="输入并搜索" />
</div>

            
                <nav role="navigation">
                


<ul class="summary">
    
    

    

    
        
        
    
        <li class="chapter " data-level="1.1" data-path="./">
            
                <a href="./">
            
                    
                    README
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="1.2" data-path="00-Preface.html">
            
                <a href="00-Preface.html">
            
                    
                    前言
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">正文</li>
        
        
    
        <li class="chapter " data-level="2.1" data-path="01-Introduction.html">
            
                <a href="01-Introduction.html">
            
                    
                    第一章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.2" data-path="02-Finite-Impulse-Response-Filters.html">
            
                <a href="02-Finite-Impulse-Response-Filters.html">
            
                    
                    第二章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.3" data-path="03-CORDIC.html">
            
                <a href="03-CORDIC.html">
            
                    
                    第三章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.4" data-path="04-Discrete-Fourier-Transform.html">
            
                <a href="04-Discrete-Fourier-Transform.html">
            
                    
                    第四章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.5" data-path="05-Fast-Fourier-Transform.html">
            
                <a href="05-Fast-Fourier-Transform.html">
            
                    
                    第五章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.6" data-path="06-Sparse-Matrix-Vector-Multiplication.html">
            
                <a href="06-Sparse-Matrix-Vector-Multiplication.html">
            
                    
                    第六章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.7" data-path="07-Matrix-Multiplication.html">
            
                <a href="07-Matrix-Multiplication.html">
            
                    
                    第七章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.8" data-path="08-Prefix-Sum-and-Histogram.html">
            
                <a href="08-Prefix-Sum-and-Histogram.html">
            
                    
                    第八章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.9" data-path="09-Video-Systems.html">
            
                <a href="09-Video-Systems.html">
            
                    
                    第九章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.10" data-path="10-Sorting-Algorithms.html">
            
                <a href="10-Sorting-Algorithms.html">
            
                    
                    第十章
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.11" data-path="11-Huffman-Encoding.html">
            
                <a href="11-Huffman-Encoding.html">
            
                    
                    第十一章
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">附录</li>
        
        
    
        <li class="chapter active" data-level="3.1" data-path="GLOSSARY.html">
            
                <a href="GLOSSARY.html">
            
                    
                    词汇表汇总
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.2" data-path="BIBLIOGRAPHY.html">
            
                <a href="BIBLIOGRAPHY.html">
            
                    
                    参考文献
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">其它</li>
        
        
    
        <li class="chapter " data-level="4.1" data-path="RULES.html">
            
                <a href="RULES.html">
            
                    
                    排版约定
            
                </a>
            

            
        </li>
    

    

    <li class="divider"></li>

    <li>
        <a href="https://www.gitbook.com" target="blank" class="gitbook-link">
            本书使用 GitBook 发布
        </a>
    </li>
</ul>


                </nav>
            
        
    </div>

    <div class="book-body">
        
            <div class="body-inner">
                
                    

<div class="book-header" role="navigation">
    

    <!-- Title -->
    <h1>
        <i class="fa fa-circle-o-notch fa-spin"></i>
        <a href="." >词汇表汇总</a>
    </h1>
</div>




                    <div class="page-wrapper" tabindex="-1" role="main">
                        <div class="page-inner">
                            
<div class="search-plus" id="book-search-results">
    <div class="search-noresults">
    
                                <section class="normal markdown-section">
                                
                                <div id="anchor-navigation-ex-navbar"><i class="fa fa-anchor"></i><ul><li><span class="title-icon "></span><a href="#glossary"><b></b>Glossary</a></li><ul><li><span class="title-icon "></span><a href="#array-partitioning"><b></b>array partitioning</a></li><li><span class="title-icon "></span><a href="#bitstream"><b></b>bitstream</a></li><li><span class="title-icon "></span><a href="#bram"><b></b>BRAM</a></li><li><span class="title-icon "></span><a href="#crtl-cosimulation"><b></b>C/RTL cosimulation</a></li><li><span class="title-icon "></span><a href="#compressed-row-storage"><b></b>Compressed Row Storage</a></li><li><span class="title-icon "></span><a href="#data-rate"><b></b>data rate</a></li><li><span class="title-icon "></span><a href="#discrete-fourier-transform"><b></b>Discrete Fourier Transform</a></li><li><span class="title-icon "></span><a href="#eda"><b></b>EDA</a></li><li><span class="title-icon "></span><a href="#fast-fourier-transform"><b></b>Fast Fourier Transform</a></li><li><span class="title-icon "></span><a href="#ff"><b></b>FF</a></li><li><span class="title-icon "></span><a href="#finite-impulse-response"><b></b>finite impulse response</a></li><li><span class="title-icon "></span><a href="#fpga"><b></b>FPGA</a></li><li><span class="title-icon "></span><a href="#hls"><b></b>HLS</a></li><li><span class="title-icon "></span><a href="#io-block"><b></b>I/O block</a></li><li><span class="title-icon "></span><a href="#ip-core"><b></b>IP core</a></li><li><span class="title-icon "></span><a href="#logic-synthesis"><b></b>logic synthesis</a></li><li><span class="title-icon "></span><a href="#loop-interchange"><b></b>loop interchange</a></li><li><span class="title-icon "></span><a href="#loop-pipelining"><b></b>loop pipelining</a></li><li><span class="title-icon "></span><a href="#lut"><b></b>LUT</a></li><li><span class="title-icon "></span><a href="#netlist"><b></b>netlist</a></li><li><span class="title-icon "></span><a href="#partial-loop-unrolling"><b></b>partial loop unrolling</a></li><li><span class="title-icon "></span><a href="#place-and-route"><b></b>place and route</a></li><li><span class="title-icon "></span><a href="#process"><b></b>process</a></li><li><span class="title-icon "></span><a href="#processing-element"><b></b>processing element</a></li><li><span class="title-icon "></span><a href="#recurrence"><b></b>recurrence</a></li><li><span class="title-icon "></span><a href="#rom"><b></b>ROM</a></li><li><span class="title-icon "></span><a href="#routing-channel"><b></b>routing channel</a></li><li><span class="title-icon "></span><a href="#rtl"><b></b>RTL</a></li><li><span class="title-icon "></span><a href="#slice"><b></b>slice</a></li><li><span class="title-icon "></span><a href="#sorting-cell"><b></b>sorting cell</a></li><li><span class="title-icon "></span><a href="#stable-sort"><b></b>stable sort</a></li><li><span class="title-icon "></span><a href="#static-single-assignment"><b></b>Static Single Assignment</a></li><li><span class="title-icon "></span><a href="#switchbox"><b></b>switchbox</a></li><li><span class="title-icon "></span><a href="#systolic-array"><b></b>systolic array</a></li><li><span class="title-icon "></span><a href="#task"><b></b>task</a></li><li><span class="title-icon "></span><a href="#task-pipelining"><b></b>task pipelining</a></li><li><span class="title-icon "></span><a href="#task-interval"><b></b>task interval</a></li><li><span class="title-icon "></span><a href="#task-latency"><b></b>task latency</a></li></ul></ul></div><a href="#glossary" id="anchorNavigationExGoTop"><i class="fa fa-arrow-up"></i></a><h1 id="glossary"><a name="glossary" class="anchor-navigation-ex-anchor" href="#glossary"><i class="fa fa-link" aria-hidden="true"></i></a><a name="glossary" class="plugin-anchor" href="#glossary"><i class="fa fa-link" aria-hidden="true"></i></a>Glossary</h1>
<h2 id="array-partitioning"><a name="array-partitioning" class="anchor-navigation-ex-anchor" href="#array-partitioning"><i class="fa fa-link" aria-hidden="true"></i></a><a name="array-partitioning" class="plugin-anchor" href="#array-partitioning"><i class="fa fa-link" aria-hidden="true"></i></a>array partitioning</h2>
<p>Dividing a single logical array into multiple physical memories.</p>
<h2 id="bitstream"><a name="bitstream" class="anchor-navigation-ex-anchor" href="#bitstream"><i class="fa fa-link" aria-hidden="true"></i></a><a name="bitstream" class="plugin-anchor" href="#bitstream"><i class="fa fa-link" aria-hidden="true"></i></a>bitstream</h2>
<p>The configuration data used to program the functionality of an <a href="GLOSSARY.html#fpga" class="glossary-term" title="A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured (&quot;in the field&quot;).">FPGA</a>.</p>
<h2 id="bram"><a name="bram" class="anchor-navigation-ex-anchor" href="#bram"><i class="fa fa-link" aria-hidden="true"></i></a><a name="bram" class="plugin-anchor" href="#bram"><i class="fa fa-link" aria-hidden="true"></i></a>BRAM</h2>
<p>A block RAM is a configurable random access memory that is embedded throughout an
<a href="GLOSSARY.html#fpga" class="glossary-term" title="A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured (&quot;in the field&quot;).">FPGA</a> for data storage and communication.</p>
<h2 id="crtl-cosimulation"><a name="crtl-cosimulation" class="anchor-navigation-ex-anchor" href="#crtl-cosimulation"><i class="fa fa-link" aria-hidden="true"></i></a><a name="crtl-cosimulation" class="plugin-anchor" href="#crtl-cosimulation"><i class="fa fa-link" aria-hidden="true"></i></a>C/RTL cosimulation</h2>
<p>The <a href="GLOSSARY.html#process" class="glossary-term" title="An individual component in a dataflow architecture">process</a> of verifying an <a href="GLOSSARY.html#rtl" class="glossary-term" title="Register-transfer level (RTL) is a hardware design abstraction which models a synchronous digital circuit using logical operations that occur between between hardware registers. It is common design entry for modern digital design">RTL</a> design generated by <a href="GLOSSARY.html#hls" class="glossary-term" title="High-level synthesis is a hardware design process that translates an algorithmic description (which is decoupled from the cycle to cycle behavior) into a register transfer level (RTL) hardware description language which specfies the exact behavior of the circuit on a cycle-by- cycle basis">HLS</a> using testvectors captured from the C testbench.</p>
<h2 id="compressed-row-storage"><a name="compressed-row-storage" class="anchor-navigation-ex-anchor" href="#compressed-row-storage"><i class="fa fa-link" aria-hidden="true"></i></a><a name="compressed-row-storage" class="plugin-anchor" href="#compressed-row-storage"><i class="fa fa-link" aria-hidden="true"></i></a>Compressed Row Storage</h2>
<p><a href="GLOSSARY.html#compressed-row-storage" class="glossary-term" title="Compressed Row Storage is a technique for representing a sparse
matrix. It allows large matrices with a small number of elements to be stored and operated on eficiently.">Compressed Row Storage</a> is a technique for representing a sparse
matrix. It allows large matrices with a small number of elements to be stored and operated on eficiently.</p>
<h2 id="data-rate"><a name="data-rate" class="anchor-navigation-ex-anchor" href="#data-rate"><i class="fa fa-link" aria-hidden="true"></i></a><a name="data-rate" class="plugin-anchor" href="#data-rate"><i class="fa fa-link" aria-hidden="true"></i></a>data rate</h2>
<p>The frequency at which a <a href="GLOSSARY.html#task" class="glossary-term" title="A fundamental atomic unit of behavior or high-level synthesis computation; this corresponds to a function invocation in high-level synthesis">task</a> can <a href="GLOSSARY.html#process" class="glossary-term" title="An individual component in a dataflow architecture">process</a> the input data. This is often expressed in bits/second and thus also depends on the size of the input data</p>
<h2 id="discrete-fourier-transform"><a name="discrete-fourier-transform" class="anchor-navigation-ex-anchor" href="#discrete-fourier-transform"><i class="fa fa-link" aria-hidden="true"></i></a><a name="discrete-fourier-transform" class="plugin-anchor" href="#discrete-fourier-transform"><i class="fa fa-link" aria-hidden="true"></i></a>Discrete Fourier Transform</h2>
<p>An transformation that takes a discrete signal and converts it to a freqeuncy-domain representation.</p>
<h2 id="eda"><a name="eda" class="anchor-navigation-ex-anchor" href="#eda"><i class="fa fa-link" aria-hidden="true"></i></a><a name="eda" class="plugin-anchor" href="#eda"><i class="fa fa-link" aria-hidden="true"></i></a>EDA</h2>
<p>Electronic design automation (<a href="GLOSSARY.html#eda" class="glossary-term" title="Electronic design automation (EDA) are a set of software tools used to aid the hardware design process.">EDA</a>) are a set of software tools used to aid the hardware design <a href="GLOSSARY.html#process" class="glossary-term" title="An individual component in a dataflow architecture">process</a>.</p>
<h2 id="fast-fourier-transform"><a name="fast-fourier-transform" class="anchor-navigation-ex-anchor" href="#fast-fourier-transform"><i class="fa fa-link" aria-hidden="true"></i></a><a name="fast-fourier-transform" class="plugin-anchor" href="#fast-fourier-transform"><i class="fa fa-link" aria-hidden="true"></i></a>Fast Fourier Transform</h2>
<p>An optimized version of the <a href="GLOSSARY.html#discrete-fourier-transform" class="glossary-term" title="An transformation that takes a discrete signal and converts it to a freqeuncy-domain representation.">Discrete Fourier Transform</a> (DFT) which requires fewer operations.</p>
<h2 id="ff"><a name="ff" class="anchor-navigation-ex-anchor" href="#ff"><i class="fa fa-link" aria-hidden="true"></i></a><a name="ff" class="plugin-anchor" href="#ff"><i class="fa fa-link" aria-hidden="true"></i></a>FF</h2>
<p>A flip-flop (<a href="GLOSSARY.html#ff" class="glossary-term" title="A flip-flop (FF) is a circuit that can store information. We typically think of it as storing one bit of data and are a fundamental building block for creating memories in digital circuits.">FF</a>) is a circuit that can store information. We typically think of it as storing one bit of data and are a fundamental building block for creating memories in digital circuits.</p>
<h2 id="finite-impulse-response"><a name="finite-impulse-response" class="anchor-navigation-ex-anchor" href="#finite-impulse-response"><i class="fa fa-link" aria-hidden="true"></i></a><a name="finite-impulse-response" class="plugin-anchor" href="#finite-impulse-response"><i class="fa fa-link" aria-hidden="true"></i></a>finite impulse response</h2>
<p>A common digital signal processing <a href="GLOSSARY.html#task" class="glossary-term" title="A fundamental atomic unit of behavior or high-level synthesis computation; this corresponds to a function invocation in high-level synthesis">task</a> that performs a convolution on the input signal with a fixed signal that is defined by its coeffcients. The FIR is often performed in hardware and can be efficiently implemented.</p>
<h2 id="fpga"><a name="fpga" class="anchor-navigation-ex-anchor" href="#fpga"><i class="fa fa-link" aria-hidden="true"></i></a><a name="fpga" class="plugin-anchor" href="#fpga"><i class="fa fa-link" aria-hidden="true"></i></a>FPGA</h2>
<p>A field-programmable gate array (<a href="GLOSSARY.html#fpga" class="glossary-term" title="A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured (&quot;in the field&quot;).">FPGA</a>) is an integrated circuit that can be customized or programmed after it is manufactured (&quot;in the field&quot;).</p>
<h2 id="hls"><a name="hls" class="anchor-navigation-ex-anchor" href="#hls"><i class="fa fa-link" aria-hidden="true"></i></a><a name="hls" class="plugin-anchor" href="#hls"><i class="fa fa-link" aria-hidden="true"></i></a>HLS</h2>
<p>High-level synthesis is a hardware design <a href="GLOSSARY.html#process" class="glossary-term" title="An individual component in a dataflow architecture">process</a> that translates an algorithmic description (which is decoupled from the cycle to cycle behavior) into a register transfer level (<a href="GLOSSARY.html#rtl" class="glossary-term" title="Register-transfer level (RTL) is a hardware design abstraction which models a synchronous digital circuit using logical operations that occur between between hardware registers. It is common design entry for modern digital design">RTL</a>) hardware description language which specfies the exact behavior of the circuit on a cycle-by- cycle basis</p>
<h2 id="io-block"><a name="io-block" class="anchor-navigation-ex-anchor" href="#io-block"><i class="fa fa-link" aria-hidden="true"></i></a><a name="io-block" class="plugin-anchor" href="#io-block"><i class="fa fa-link" aria-hidden="true"></i></a>I/O block</h2>
<p>An <a href="GLOSSARY.html#io-block" class="glossary-term" title="An I/O block provides the interface between the FPGA fabric and the remainder of the system. I/O blocks can talk to memories (e.g., on-chip caches and off-chip DRAM, microprocessors (using AXI or other protocols), sensors, actuators, etc.">I/O block</a> provides the interface between the <a href="GLOSSARY.html#fpga" class="glossary-term" title="A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured (&quot;in the field&quot;).">FPGA</a> fabric and the remainder of the system. I/O blocks can talk to memories (e.g., on-chip caches and off-chip DRAM, microprocessors (using AXI or other protocols), sensors, actuators, etc.</p>
<h2 id="ip-core"><a name="ip-core" class="anchor-navigation-ex-anchor" href="#ip-core"><i class="fa fa-link" aria-hidden="true"></i></a><a name="ip-core" class="plugin-anchor" href="#ip-core"><i class="fa fa-link" aria-hidden="true"></i></a>IP core</h2>
<p>An <a href="GLOSSARY.html#rtl" class="glossary-term" title="Register-transfer level (RTL) is a hardware design abstraction which models a synchronous digital circuit using logical operations that occur between between hardware registers. It is common design entry for modern digital design">RTL</a>-level component with well-dened interfaces enabling it to be incorporated into a larger design. Often used as a way of hiding the `intellectual property&apos; from another company, hence the name.</p>
<h2 id="logic-synthesis"><a name="logic-synthesis" class="anchor-navigation-ex-anchor" href="#logic-synthesis"><i class="fa fa-link" aria-hidden="true"></i></a><a name="logic-synthesis" class="plugin-anchor" href="#logic-synthesis"><i class="fa fa-link" aria-hidden="true"></i></a>logic synthesis</h2>
<p>The <a href="GLOSSARY.html#process" class="glossary-term" title="An individual component in a dataflow architecture">process</a> of converting an glsrtl design into a <a href="GLOSSARY.html#netlist" class="glossary-term" title="An intermediate design artifact consisting of device-level primitive elements and the connections between them. In FPGA designs, the primitive elements include lookup table (LUT)s, flip-flip (FF)s, and block RAM (BRAM)s.">netlist</a> of device-level primitives.</p>
<h2 id="loop-interchange"><a name="loop-interchange" class="anchor-navigation-ex-anchor" href="#loop-interchange"><i class="fa fa-link" aria-hidden="true"></i></a><a name="loop-interchange" class="plugin-anchor" href="#loop-interchange"><i class="fa fa-link" aria-hidden="true"></i></a>loop interchange</h2>
<p>A code transformation that changes the order of loop operations. This transformation is often a useful approach to addressing recurrences in code.</p>
<h2 id="loop-pipelining"><a name="loop-pipelining" class="anchor-navigation-ex-anchor" href="#loop-pipelining"><i class="fa fa-link" aria-hidden="true"></i></a><a name="loop-pipelining" class="plugin-anchor" href="#loop-pipelining"><i class="fa fa-link" aria-hidden="true"></i></a>loop pipelining</h2>
<p>Enabling multiple iterations of a loop to run concurrently sharing the same func-tional units.</p>
<h2 id="lut"><a name="lut" class="anchor-navigation-ex-anchor" href="#lut"><i class="fa fa-link" aria-hidden="true"></i></a><a name="lut" class="plugin-anchor" href="#lut"><i class="fa fa-link" aria-hidden="true"></i></a>LUT</h2>
<p>A lookup table (<a href="GLOSSARY.html#lut" class="glossary-term" title="A lookup table (LUT) is a memory where the address signal are the inputs and the corresponding outputs are contained in the memory entries. It is a key computational component of moderneld-programmable gate array (FPGA)s.">LUT</a>) is a memory where the address signal are the inputs and the corresponding outputs are contained in the memory entries. It is a key computational component of moderneld-programmable gate array (<a href="GLOSSARY.html#fpga" class="glossary-term" title="A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured (&quot;in the field&quot;).">FPGA</a>)s.</p>
<h2 id="netlist"><a name="netlist" class="anchor-navigation-ex-anchor" href="#netlist"><i class="fa fa-link" aria-hidden="true"></i></a><a name="netlist" class="plugin-anchor" href="#netlist"><i class="fa fa-link" aria-hidden="true"></i></a>netlist</h2>
<p>An intermediate design artifact consisting of device-level primitive elements and the connections between them. In <a href="GLOSSARY.html#fpga" class="glossary-term" title="A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured (&quot;in the field&quot;).">FPGA</a> designs, the primitive elements include lookup table (<a href="GLOSSARY.html#lut" class="glossary-term" title="A lookup table (LUT) is a memory where the address signal are the inputs and the corresponding outputs are contained in the memory entries. It is a key computational component of moderneld-programmable gate array (FPGA)s.">LUT</a>)s, flip-flip (<a href="GLOSSARY.html#ff" class="glossary-term" title="A flip-flop (FF) is a circuit that can store information. We typically think of it as storing one bit of data and are a fundamental building block for creating memories in digital circuits.">FF</a>)s, and block RAM (<a href="GLOSSARY.html#bram" class="glossary-term" title="A block RAM is a configurable random access memory that is embedded throughout an
FPGA for data storage and communication.">BRAM</a>)s.</p>
<h2 id="partial-loop-unrolling"><a name="partial-loop-unrolling" class="anchor-navigation-ex-anchor" href="#partial-loop-unrolling"><i class="fa fa-link" aria-hidden="true"></i></a><a name="partial-loop-unrolling" class="plugin-anchor" href="#partial-loop-unrolling"><i class="fa fa-link" aria-hidden="true"></i></a>partial loop unrolling</h2>
<p>A transformation where the body of a loop is replicated multiple times. This is often used in processor systems to reduce loop condition overhead or to provide opportunities for vectorization. In <a href="GLOSSARY.html#hls" class="glossary-term" title="High-level synthesis is a hardware design process that translates an algorithmic description (which is decoupled from the cycle to cycle behavior) into a register transfer level (RTL) hardware description language which specfies the exact behavior of the circuit on a cycle-by- cycle basis">HLS</a>, it can have a similar effect, enabling more operations from the same loop nest to be considered in scheduling. This can improve the performance of a design.</p>
<h2 id="place-and-route"><a name="place-and-route" class="anchor-navigation-ex-anchor" href="#place-and-route"><i class="fa fa-link" aria-hidden="true"></i></a><a name="place-and-route" class="plugin-anchor" href="#place-and-route"><i class="fa fa-link" aria-hidden="true"></i></a>place and route</h2>
<p>The <a href="GLOSSARY.html#process" class="glossary-term" title="An individual component in a dataflow architecture">process</a> of converting a <a href="GLOSSARY.html#netlist" class="glossary-term" title="An intermediate design artifact consisting of device-level primitive elements and the connections between them. In FPGA designs, the primitive elements include lookup table (LUT)s, flip-flip (FF)s, and block RAM (BRAM)s.">netlist</a> of device-level primitives into the conguration of a particular device.</p>
<h2 id="process"><a name="process" class="anchor-navigation-ex-anchor" href="#process"><i class="fa fa-link" aria-hidden="true"></i></a><a name="process" class="plugin-anchor" href="#process"><i class="fa fa-link" aria-hidden="true"></i></a>process</h2>
<p>An individual component in a dataflow architecture</p>
<h2 id="processing-element"><a name="processing-element" class="anchor-navigation-ex-anchor" href="#processing-element"><i class="fa fa-link" aria-hidden="true"></i></a><a name="processing-element" class="plugin-anchor" href="#processing-element"><i class="fa fa-link" aria-hidden="true"></i></a>processing element</h2>
<p>A coarse-grained concurrently executing component in a design. In <a href="GLOSSARY.html#hls" class="glossary-term" title="High-level synthesis is a hardware design process that translates an algorithmic description (which is decoupled from the cycle to cycle behavior) into a register transfer level (RTL) hardware description language which specfies the exact behavior of the circuit on a cycle-by- cycle basis">HLS</a>, this is often used in the context of a data flow design.</p>
<h2 id="recurrence"><a name="recurrence" class="anchor-navigation-ex-anchor" href="#recurrence"><i class="fa fa-link" aria-hidden="true"></i></a><a name="recurrence" class="plugin-anchor" href="#recurrence"><i class="fa fa-link" aria-hidden="true"></i></a>recurrence</h2>
<p>A code structure that results in a feedback loop when implemented in a circuit. Recurrences limit the throughput of the circuit.</p>
<h2 id="rom"><a name="rom" class="anchor-navigation-ex-anchor" href="#rom"><i class="fa fa-link" aria-hidden="true"></i></a><a name="rom" class="plugin-anchor" href="#rom"><i class="fa fa-link" aria-hidden="true"></i></a>ROM</h2>
<p>A Read-only Memory is a memory which is initialized to a particular value and then read but never written. In many cases the storage for ROMs can be highly optimized because their value never changes.</p>
<h2 id="routing-channel"><a name="routing-channel" class="anchor-navigation-ex-anchor" href="#routing-channel"><i class="fa fa-link" aria-hidden="true"></i></a><a name="routing-channel" class="plugin-anchor" href="#routing-channel"><i class="fa fa-link" aria-hidden="true"></i></a>routing channel</h2>
<p>A <a href="GLOSSARY.html#routing-channel" class="glossary-term" title="A routing channel provides a exible set of connections between the FPGA programmable logic elements.">routing channel</a> provides a exible set of connections between the <a href="GLOSSARY.html#fpga" class="glossary-term" title="A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured (&quot;in the field&quot;).">FPGA</a> programmable logic elements.</p>
<h2 id="rtl"><a name="rtl" class="anchor-navigation-ex-anchor" href="#rtl"><i class="fa fa-link" aria-hidden="true"></i></a><a name="rtl" class="plugin-anchor" href="#rtl"><i class="fa fa-link" aria-hidden="true"></i></a>RTL</h2>
<p>Register-transfer level (<a href="GLOSSARY.html#rtl" class="glossary-term" title="Register-transfer level (RTL) is a hardware design abstraction which models a synchronous digital circuit using logical operations that occur between between hardware registers. It is common design entry for modern digital design">RTL</a>) is a hardware design abstraction which models a synchronous digital circuit using logical operations that occur between between hardware registers. It is common design entry for modern digital design</p>
<h2 id="slice"><a name="slice" class="anchor-navigation-ex-anchor" href="#slice"><i class="fa fa-link" aria-hidden="true"></i></a><a name="slice" class="plugin-anchor" href="#slice"><i class="fa fa-link" aria-hidden="true"></i></a>slice</h2>
<p>A (typically small) set of LUTs, FFs and multiplexors. These are often reported in <a href="GLOSSARY.html#fpga" class="glossary-term" title="A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured (&quot;in the field&quot;).">FPGA</a> resource utilization reports.</p>
<h2 id="sorting-cell"><a name="sorting-cell" class="anchor-navigation-ex-anchor" href="#sorting-cell"><i class="fa fa-link" aria-hidden="true"></i></a><a name="sorting-cell" class="plugin-anchor" href="#sorting-cell"><i class="fa fa-link" aria-hidden="true"></i></a>sorting cell</h2>
<p>An simple stateful component that forms part of a larger sorting network or algorithm. Commonly a cell performs a compare-and-swap operation between two elements.</p>
<h2 id="stable-sort"><a name="stable-sort" class="anchor-navigation-ex-anchor" href="#stable-sort"><i class="fa fa-link" aria-hidden="true"></i></a><a name="stable-sort" class="plugin-anchor" href="#stable-sort"><i class="fa fa-link" aria-hidden="true"></i></a>stable sort</h2>
<p>A sorting algorithm that keeps different elements with the same sorting key in their original sequence after sorting.</p>
<h2 id="static-single-assignment"><a name="static-single-assignment" class="anchor-navigation-ex-anchor" href="#static-single-assignment"><i class="fa fa-link" aria-hidden="true"></i></a><a name="static-single-assignment" class="plugin-anchor" href="#static-single-assignment"><i class="fa fa-link" aria-hidden="true"></i></a>Static Single Assignment</h2>
<p><a href="GLOSSARY.html#static-single-assignment" class="glossary-term" title="Static Single Assignment is an intermediate representation in compilers where each variable is assigned only once. This form makes many common optimizations simpler to write.">Static Single Assignment</a> is an intermediate representation in compilers where each variable is assigned only once. This form makes many common optimizations simpler to write.</p>
<h2 id="switchbox"><a name="switchbox" class="anchor-navigation-ex-anchor" href="#switchbox"><i class="fa fa-link" aria-hidden="true"></i></a><a name="switchbox" class="plugin-anchor" href="#switchbox"><i class="fa fa-link" aria-hidden="true"></i></a>switchbox</h2>
<p>A <a href="GLOSSARY.html#switchbox" class="glossary-term" title="A switchbox connects routing channels to provide a flesible routing structure for data routed between the programmable logic and I/O block.">switchbox</a> connects routing channels to provide a flesible routing structure for data routed between the programmable logic and <a href="GLOSSARY.html#io-block" class="glossary-term" title="An I/O block provides the interface between the FPGA fabric and the remainder of the system. I/O blocks can talk to memories (e.g., on-chip caches and off-chip DRAM, microprocessors (using AXI or other protocols), sensors, actuators, etc.">I/O block</a>.</p>
<h2 id="systolic-array"><a name="systolic-array" class="anchor-navigation-ex-anchor" href="#systolic-array"><i class="fa fa-link" aria-hidden="true"></i></a><a name="systolic-array" class="plugin-anchor" href="#systolic-array"><i class="fa fa-link" aria-hidden="true"></i></a>systolic array</h2>
<p>An array of processing elements that coordinate to perform a more complex algorithm. Systolic arrays are usually designed so that each <a href="GLOSSARY.html#processing-element" class="glossary-term" title="A coarse-grained concurrently executing component in a design. In HLS, this is often used in the context of a data flow design.">processing element</a> encapsulates some local information and only communicates with its local neighbors. This often enables systolic arrays to easily scale to large problem sizes by increasing the size of the array.</p>
<h2 id="task"><a name="task" class="anchor-navigation-ex-anchor" href="#task"><i class="fa fa-link" aria-hidden="true"></i></a><a name="task" class="plugin-anchor" href="#task"><i class="fa fa-link" aria-hidden="true"></i></a>task</h2>
<p>A fundamental atomic unit of behavior or high-level synthesis computation; this corresponds to a function invocation in high-level synthesis</p>
<h2 id="task-pipelining"><a name="task-pipelining" class="anchor-navigation-ex-anchor" href="#task-pipelining"><i class="fa fa-link" aria-hidden="true"></i></a><a name="task-pipelining" class="plugin-anchor" href="#task-pipelining"><i class="fa fa-link" aria-hidden="true"></i></a>task pipelining</h2>
<p>Being able to execute more than one <a href="GLOSSARY.html#task" class="glossary-term" title="A fundamental atomic unit of behavior or high-level synthesis computation; this corresponds to a function invocation in high-level synthesis">task</a> concurrently on the same accelerator in a pipelined fashion.</p>
<h2 id="task-interval"><a name="task-interval" class="anchor-navigation-ex-anchor" href="#task-interval"><i class="fa fa-link" aria-hidden="true"></i></a><a name="task-interval" class="plugin-anchor" href="#task-interval"><i class="fa fa-link" aria-hidden="true"></i></a>task interval</h2>
<p>The time between when one <a href="GLOSSARY.html#task" class="glossary-term" title="A fundamental atomic unit of behavior or high-level synthesis computation; this corresponds to a function invocation in high-level synthesis">task</a> starts and the next starts or the difference between the start times of two consecutive tasks</p>
<h2 id="task-latency"><a name="task-latency" class="anchor-navigation-ex-anchor" href="#task-latency"><i class="fa fa-link" aria-hidden="true"></i></a><a name="task-latency" class="plugin-anchor" href="#task-latency"><i class="fa fa-link" aria-hidden="true"></i></a>task latency</h2>
<p>The time between when a <a href="GLOSSARY.html#task" class="glossary-term" title="A fundamental atomic unit of behavior or high-level synthesis computation; this corresponds to a function invocation in high-level synthesis">task</a> starts and when it finishes</p>
<footer class="page-footer"><span class="copyright">Copyright &#xA9; xupsh.github.io 2018 all right reserved&#xFF0C;powered by Gitbook</span><span class="footer-modification"> &#x8BE5;&#x6587;&#x4EF6;&#x4FEE;&#x8BA2;&#x65F6;&#x95F4;&#xFF1A;
2018-06-20 15:46:04
</span></footer>
                                
                                </section>
                            
    </div>
    <div class="search-results">
        <div class="has-results">
            
            <h1 class="search-results-title"><span class='search-results-count'></span> results matching "<span class='search-query'></span>"</h1>
            <ul class="search-results-list"></ul>
            
        </div>
        <div class="no-results">
            
            <h1 class="search-results-title">No results matching "<span class='search-query'></span>"</h1>
            
        </div>
    </div>
</div>

                        </div>
                    </div>
                
            </div>

            
                
                <a href="11-Huffman-Encoding.html" class="navigation navigation-prev " aria-label="Previous page: 第十一章">
                    <i class="fa fa-angle-left"></i>
                </a>
                
                
                <a href="BIBLIOGRAPHY.html" class="navigation navigation-next " aria-label="Next page: 参考文献">
                    <i class="fa fa-angle-right"></i>
                </a>
                
            
        
    </div>

    <script>
        var gitbook = gitbook || [];
        gitbook.push(function() {
            gitbook.page.hasChanged({"page":{"title":"词汇表汇总","level":"3.1","depth":1,"next":{"title":"参考文献","level":"3.2","depth":1,"path":"BIBLIOGRAPHY.md","ref":"BIBLIOGRAPHY.md","articles":[]},"previous":{"title":"第十一章","level":"2.11","depth":1,"path":"11-Huffman-Encoding.md","ref":"11-Huffman-Encoding.md","articles":[]},"dir":"ltr"},"config":{"plugins":["code","katex-plus","splitter","github-buttons","disqus","-lunr","-search","search-plus","-sharing","sharing-plus","expandable-chapters-small","tbfed-pagefooter","anchors","image-captions","anchor-navigation-ex-toc","hints","custom-favicon"],"root":".","styles":{"website":"styles/website.css","pdf":"styles/pdf.css","epub":"styles/epub.css","mobi":"styles/mobi.css","ebook":"styles/ebook.css","print":"styles/print.css"},"pluginsConfig":{"tbfed-pagefooter":{"copyright":"Copyright &copy xupsh.github.io 2018","modify_label":" 该文件修订时间：","modify_format":"YYYY-MM-DD HH:mm:ss"},"disqus":{"useIdentifier":false,"shortName":"pp4fpga-cn"},"splitter":{},"sharing-plus":{"qq":false,"all":["facebook","google","twitter","instapaper","linkedin","pocket","stumbleupon"],"douban":false,"facebook":true,"weibo":false,"instapaper":false,"whatsapp":false,"hatenaBookmark":false,"twitter":true,"messenger":false,"line":false,"vk":false,"pocket":true,"google":false,"viber":false,"stumbleupon":false,"qzone":false,"linkedin":false},"hints":{"danger":"fa fa-exclamation-triangle","info":"fa fa-info-circle","tip":"fa fa-mortar-board","working":"fa fa-wrench"},"code":{"copyButtons":true},"anchor-navigation-ex-toc":{"associatedWithSummary":false,"float":{"level1Icon":"fa fa-hand-o-right","level2Icon":"fa fa-hand-o-right","level3Icon":"fa fa-hand-o-right","showLevelIcon":false},"mode":"float","multipleH1":false,"pageTop":{"level1Icon":"fa fa-hand-o-right","level2Icon":"fa fa-hand-o-right","level3Icon":"fa fa-hand-o-right","showLevelIcon":false},"printLog":false,"showLevel":false},"fontsettings":{"theme":"white","family":"sans","size":2},"highlight":{},"favicon":"favicon.ico","katex-plus":{},"github-buttons":{"buttons":[{"user":"xupsh","repo":"pp4fpgas-cn","type":"star","size":"small","count":true}]},"custom-favicon":{},"expandable-chapters-small":{},"sharing":{"qq":true,"all":["facebook","google","twitter","weibo","instapaper","linkedin","pocket","stumbleupon"],"douban":false,"facebook":false,"weibo":true,"instapaper":false,"whatsapp":false,"hatenaBookmark":false,"twitter":false,"messenger":false,"line":false,"vk":false,"pocket":false,"google":true,"viber":false,"stumbleupon":false,"qzone":true,"linkedin":true},"theme-default":{"styles":{"website":"styles/website.css","pdf":"styles/pdf.css","epub":"styles/epub.css","mobi":"styles/mobi.css","ebook":"styles/ebook.css","print":"styles/print.css"},"showLevel":false},"anchors":{},"search-plus":{},"image-captions":{"caption":"_CAPTION_","variable_name":"_pictures"}},"theme":"default","author":"xupsh","pdf":{"pageNumbers":true,"fontSize":12,"fontFamily":"Arial","paperSize":"a4","chapterMark":"pagebreak","pageBreaksBefore":"/","margin":{"right":62,"left":62,"top":56,"bottom":56}},"structure":{"langs":"LANGS.md","readme":"README.md","glossary":"GLOSSARY.md","summary":"SUMMARY.md"},"variables":{"_pictures":[{"backlink":"index.html#fig1.1.1","level":"1.1","list_caption":"Figure: new pr","alt":"new pr","nro":1,"url":"http://www.ruanyifeng.com/blogimg/asset/2017/bg2017071802.png","index":1,"caption_template":"_CAPTION_","label":"new pr","attributes":{},"skip":false,"key":"1.1.1"},{"backlink":"index.html#fig1.1.2","level":"1.1","list_caption":"Figure: compare changes","alt":"compare changes","nro":2,"url":"http://www.ruanyifeng.com/blogimg/asset/2017/bg2017071806.png","index":2,"caption_template":"_CAPTION_","label":"compare changes","attributes":{},"skip":false,"key":"1.1.2"},{"backlink":"01-Introduction.html#fig2.1.1","level":"2.1","list_caption":"Figure: 图片1.1：a部分是一个两位输入查找表，写作2-LUT。每一个configuration bit，即备置比特，可以根据查找表的功能变化而变化，这样的特性让它具有了可编写的特性。b部分是AND门的编写方式，out一列的数值从上到下依次对应了配置比特0-3的数值。c部分是一个由查找表和触发器组成的简单的slice。这个查找表拥有九个配置比特，其中八个决定查找表的功能，剩下一个决定直接使用查找表的输出或使用触发器中储存的输出。slice的性质见下文。","alt":"图片1.1：a部分是一个两位输入查找表，写作2-LUT。每一个configuration bit，即备置比特，可以根据查找表的功能变化而变化，这样的特性让它具有了可编写的特性。b部分是AND门的编写方式，out一列的数值从上到下依次对应了配置比特0-3的数值。c部分是一个由查找表和触发器组成的简单的slice。这个查找表拥有九个配置比特，其中八个决定查找表的功能，剩下一个决定直接使用查找表的输出或使用触发器中储存的输出。slice的性质见下文。","nro":3,"url":"/images/lut.jpg","index":1,"caption_template":"_CAPTION_","label":"图片1.1：a部分是一个两位输入查找表，写作2-LUT。每一个configuration bit，即备置比特，可以根据查找表的功能变化而变化，这样的特性让它具有了可编写的特性。b部分是AND门的编写方式，out一列的数值从上到下依次对应了配置比特0-3的数值。c部分是一个由查找表和触发器组成的简单的slice。这个查找表拥有九个配置比特，其中八个决定查找表的功能，剩下一个决定直接使用查找表的输出或使用触发器中储存的输出。slice的性质见下文。","attributes":{},"skip":false,"key":"2.1.1"},{"backlink":"01-Introduction.html#fig2.1.2","level":"2.1","list_caption":"Figure: 图片1.2:由查找表和触发器组成的slice，通常slice比图上结构更加复杂一点，slice之间通过连线通道（routing channel）和开关盒（switchbox）相连，这两个用于连接的设备提供了一个同样可编写的互联和自定义的数据传输方向。开关盒是一个包含很多开关（传输晶体管制成）的部分，提供了编写传输路径的能力","alt":"图片1.2:由查找表和触发器组成的slice，通常slice比图上结构更加复杂一点，slice之间通过连线通道（routing channel）和开关盒（switchbox）相连，这两个用于连接的设备提供了一个同样可编写的互联和自定义的数据传输方向。开关盒是一个包含很多开关（传输晶体管制成）的部分，提供了编写传输路径的能力","nro":4,"url":"images/slice_channel.jpg","index":2,"caption_template":"_CAPTION_","label":"图片1.2:由查找表和触发器组成的slice，通常slice比图上结构更加复杂一点，slice之间通过连线通道（routing channel）和开关盒（switchbox）相连，这两个用于连接的设备提供了一个同样可编写的互联和自定义的数据传输方向。开关盒是一个包含很多开关（传输晶体管制成）的部分，提供了编写传输路径的能力","attributes":{},"skip":false,"key":"2.1.2"},{"backlink":"01-Introduction.html#fig2.1.3","level":"2.1","list_caption":"Figure: 图片1.3:2D的FPGA岛状结构。每个slice内的逻辑与内存通过连接通道和开关盒相连。IO模块有一个对外接口，可以通往内存，处理器，传感器等等。一些FPGA上IO直接与芯片引脚相连，一些FPGA则用起连接逻辑架构和片上的一些资源。","alt":"图片1.3:2D的FPGA岛状结构。每个slice内的逻辑与内存通过连接通道和开关盒相连。IO模块有一个对外接口，可以通往内存，处理器，传感器等等。一些FPGA上IO直接与芯片引脚相连，一些FPGA则用起连接逻辑架构和片上的一些资源。","nro":5,"url":"images/fpga.jpg","index":3,"caption_template":"_CAPTION_","label":"图片1.3:2D的FPGA岛状结构。每个slice内的逻辑与内存通过连接通道和开关盒相连。IO模块有一个对外接口，可以通往内存，处理器，传感器等等。一些FPGA上IO直接与芯片引脚相连，一些FPGA则用起连接逻辑架构和片上的一些资源。","attributes":{},"skip":false,"key":"2.1.3"},{"backlink":"01-Introduction.html#fig2.1.4","level":"2.1","list_caption":"Figure: 图片1.4:现代FPGA变得更加异构化，一些FPGA除了可编程部分之外，加入了很多预配好的结构比如寄存器堆，自定义数据路径，高速互联等等。现如今FPGA通常配有一个或多个处理器，比如ARM或x86核，两者协同控制系统。","alt":"图片1.4:现代FPGA变得更加异构化，一些FPGA除了可编程部分之外，加入了很多预配好的结构比如寄存器堆，自定义数据路径，高速互联等等。现如今FPGA通常配有一个或多个处理器，比如ARM或x86核，两者协同控制系统。","nro":6,"url":"images/heterogenous_fpga.jpg","index":4,"caption_template":"_CAPTION_","label":"图片1.4:现代FPGA变得更加异构化，一些FPGA除了可编程部分之外，加入了很多预配好的结构比如寄存器堆，自定义数据路径，高速互联等等。现如今FPGA通常配有一个或多个处理器，比如ARM或x86核，两者协同控制系统。","attributes":{},"skip":false,"key":"2.1.4"},{"backlink":"01-Introduction.html#fig2.1.5","level":"2.1","list_caption":"Figure: 图片1.6:设想中的嵌入式FPGA设计结构图，包括接口核心（蓝色框），标准核（绿色框），和应用加速核（紫色框）。注意应用加速核也可能自带流接口，内存对应接口。","alt":"图片1.6:设想中的嵌入式FPGA设计结构图，包括接口核心（蓝色框），标准核（绿色框），和应用加速核（紫色框）。注意应用加速核也可能自带流接口，内存对应接口。","nro":7,"url":"images/embedded_design_template.jpg","index":5,"caption_template":"_CAPTION_","label":"图片1.6:设想中的嵌入式FPGA设计结构图，包括接口核心（蓝色框），标准核（绿色框），和应用加速核（紫色框）。注意应用加速核也可能自带流接口，内存对应接口。","attributes":{},"skip":false,"key":"2.1.5"},{"backlink":"01-Introduction.html#fig2.1.6","level":"2.1","list_caption":"Figure: 图片1.7:两种不同设计的任务间隔和任务延迟，上方的弧线指示的是任务间隔，下方的弧线指示的是任务延迟。左右两个设计的区别在于，左边是流水线（pipeline），右边使用了更顺序化的设计。","alt":"图片1.7:两种不同设计的任务间隔和任务延迟，上方的弧线指示的是任务间隔，下方的弧线指示的是任务延迟。左右两个设计的区别在于，左边是流水线（pipeline），右边使用了更顺序化的设计。","nro":8,"url":"images/intervalduration.jpg","index":6,"caption_template":"_CAPTION_","label":"图片1.7:两种不同设计的任务间隔和任务延迟，上方的弧线指示的是任务间隔，下方的弧线指示的是任务延迟。左右两个设计的区别在于，左边是流水线（pipeline），右边使用了更顺序化的设计。","attributes":{},"skip":false,"key":"2.1.6"},{"backlink":"01-Introduction.html#fig2.1.7","level":"2.1","list_caption":"Figure: （代码样例）图片1.9:RISC风格下图片1.8中的代码的汇编版。在赛灵思Microblaze处理器下施行。这段代码由microblazeel-xilinx-linux-gnu-gcc -01 -mno -xl -soft -mul S fir.c 指令产生","alt":"（代码样例）图片1.9:RISC风格下图片1.8中的代码的汇编版。在赛灵思Microblaze处理器下施行。这段代码由microblazeel-xilinx-linux-gnu-gcc -01 -mno -xl -soft -mul S fir.c 指令产生","nro":9,"url":"images/filter_asm_behavior.jpg","index":7,"caption_template":"_CAPTION_","label":"（代码样例）图片1.9:RISC风格下图片1.8中的代码的汇编版。在赛灵思Microblaze处理器下施行。这段代码由microblazeel-xilinx-linux-gnu-gcc -01 -mno -xl -soft -mul S fir.c 指令产生","attributes":{},"skip":false,"key":"2.1.7"},{"backlink":"01-Introduction.html#fig2.1.8","level":"2.1","list_caption":"Figure: 图片1.10:每周期一抽头设计。可以由图片1.8中的代码产出","alt":"图片1.10:每周期一抽头设计。可以由图片1.8中的代码产出","nro":10,"url":"images/filter_one_sample_behavior.jpg","index":8,"caption_template":"_CAPTION_","label":"图片1.10:每周期一抽头设计。可以由图片1.8中的代码产出","attributes":{},"skip":false,"key":"2.1.8"},{"backlink":"01-Introduction.html#fig2.1.9","level":"2.1","list_caption":"Figure: 图片1.11:每周期一样本设计。可以由图片1.8中的代码加入函数流水指令产出","alt":"图片1.11:每周期一样本设计。可以由图片1.8中的代码加入函数流水指令产出","nro":11,"url":"images/filter_one_tap_behavior.jpg","index":9,"caption_template":"_CAPTION_","label":"图片1.11:每周期一样本设计。可以由图片1.8中的代码加入函数流水指令产出","attributes":{},"skip":false,"key":"2.1.9"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.1","level":"2.4","list_caption":"Figure: 图4.1：显示余弦，正弦和复指数之间的关系。a）部分显示了两个复矢量$e^{jx}$ and $e^{-jx}$ 的和。 这个求和的结果恰好落在实值轴上，其值为2cos(x)。b）部分显示了一个类似的总和，只是这次对矢量$e^{jx}$ and $-e^{-jx}$ 求和。 这个总和落在虚轴上，其值为2sin(x).","alt":"图4.1：显示余弦，正弦和复指数之间的关系。a）部分显示了两个复矢量$e^{jx}$ and $e^{-jx}$ 的和。 这个求和的结果恰好落在实值轴上，其值为2cos(x)。b）部分显示了一个类似的总和，只是这次对矢量$e^{jx}$ and $-e^{-jx}$ 求和。 这个总和落在虚轴上，其值为2sin(x).","nro":12,"url":"images/sin_cos_exp.jpg","index":1,"caption_template":"_CAPTION_","label":"图4.1：显示余弦，正弦和复指数之间的关系。a）部分显示了两个复矢量$e^{jx}$ and $e^{-jx}$ 的和。 这个求和的结果恰好落在实值轴上，其值为2cos(x)。b）部分显示了一个类似的总和，只是这次对矢量$e^{jx}$ and $-e^{-jx}$ 求和。 这个总和落在虚轴上，其值为2sin(x).","attributes":{},"skip":false,"key":"2.4.1"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.2","level":"2.4","list_caption":"Figure: 图4.2：一个有N个样本点的离散实值时域函数g可以用一个具有N/2+1个样本点的频域函数表示。每个频域采样都有一个余弦值和一个正弦幅值。这两个幅度值可以共同表示为一个复数，余弦幅度表示实部，正弦幅度表示虚部。","alt":"图4.2：一个有N个样本点的离散实值时域函数g可以用一个具有N/2+1个样本点的频域函数表示。每个频域采样都有一个余弦值和一个正弦幅值。这两个幅度值可以共同表示为一个复数，余弦幅度表示实部，正弦幅度表示虚部。","nro":13,"url":"images/basic-DFT.jpg","index":2,"caption_template":"_CAPTION_","label":"图4.2：一个有N个样本点的离散实值时域函数g可以用一个具有N/2+1个样本点的频域函数表示。每个频域采样都有一个余弦值和一个正弦幅值。这两个幅度值可以共同表示为一个复数，余弦幅度表示实部，正弦幅度表示虚部。","attributes":{},"skip":false,"key":"2.4.2"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.3","level":"2.4","list_caption":"Figure: 图4.3 矩阵S中元素的复数向量图.","alt":"图4.3 矩阵S中元素的复数向量图.","nro":14,"url":"images/dft-visualization.jpg","index":3,"caption_template":"_CAPTION_","label":"图4.3 矩阵S中元素的复数向量图.","attributes":{},"skip":false,"key":"2.4.3"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.4","level":"2.4","list_caption":"Figure: 图4.5 一种图4.4矩阵向量乘法代码可能的实现方式。","alt":"图4.5 一种图4.4矩阵向量乘法代码可能的实现方式。","nro":15,"url":"images/dft_behavior_loop_sequential.jpg","index":4,"caption_template":"_CAPTION_","label":"图4.5 一种图4.4矩阵向量乘法代码可能的实现方式。","attributes":{},"skip":false,"key":"2.4.4"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.5","level":"2.4","list_caption":"Figure: 图4.7：图4.6的内循环代码对应的数据流图。","alt":"图4.7：图4.6的内循环代码对应的数据流图。","nro":16,"url":"images/matrix_vector_unroll_inner.jpg","index":5,"caption_template":"_CAPTION_","label":"图4.7：图4.6的内循环代码对应的数据流图。","attributes":{},"skip":false,"key":"2.4.5"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.6","level":"2.4","list_caption":"Figure: 图4.8：由图4.6的内部循环实现的两种不同的顺序模式操作图。","alt":"图4.8：由图4.6的内部循环实现的两种不同的顺序模式操作图。","nro":17,"url":"images/dft_behavior1.jpg","index":6,"caption_template":"_CAPTION_","label":"图4.8：由图4.6的内部循环实现的两种不同的顺序模式操作图。","attributes":{},"skip":false,"key":"2.4.6"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.7","level":"2.4","list_caption":"Figure: 图4.9：由图4.6的内部循环实现的两种不同的流水线模式操作图。","alt":"图4.9：由图4.6的内部循环实现的两种不同的流水线模式操作图。","nro":18,"url":"images/dft_behavior2.jpg","index":7,"caption_template":"_CAPTION_","label":"图4.9：由图4.6的内部循环实现的两种不同的流水线模式操作图。","attributes":{},"skip":false,"key":"2.4.7"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.8","level":"2.4","list_caption":"Figure: 图4.10：由图4.6的内部循环实现的两种不同的流水线乘法器操作。","alt":"图4.10：由图4.6的内部循环实现的两种不同的流水线乘法器操作。","nro":19,"url":"images/dft_behavior3.jpg","index":8,"caption_template":"_CAPTION_","label":"图4.10：由图4.6的内部循环实现的两种不同的流水线乘法器操作。","attributes":{},"skip":false,"key":"2.4.8"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.9","level":"2.4","list_caption":"Figure: 图4.12 具有特定的阵列分区和流水线选择的矩阵-矢量乘法体系结构。右图的流水线寄存器已经被删除.","alt":"图4.12 具有特定的阵列分区和流水线选择的矩阵-矢量乘法体系结构。右图的流水线寄存器已经被删除.","nro":20,"url":"images/matrix_vector_optimized.jpg","index":9,"caption_template":"_CAPTION_","label":"图4.12 具有特定的阵列分区和流水线选择的矩阵-矢量乘法体系结构。右图的流水线寄存器已经被删除.","attributes":{},"skip":false,"key":"2.4.9"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.10","level":"2.4","list_caption":"Figure: 图4.13 II = 3时具有特定的阵列分区选择的矩阵向量乘法体系结构。如左图所示，阵列已被分割得超过需要以至于使用了多路复用器。如右图所示，数组用factor=3分区，这样减少了多路复用器的使用，但j循环索引成为地址计算的一部分。","alt":"图4.13 II = 3时具有特定的阵列分区选择的矩阵向量乘法体系结构。如左图所示，阵列已被分割得超过需要以至于使用了多路复用器。如右图所示，数组用factor=3分区，这样减少了多路复用器的使用，但j循环索引成为地址计算的一部分。","nro":21,"url":"images/matrix_vector_poor_scaling.jpg","index":10,"caption_template":"_CAPTION_","label":"图4.13 II = 3时具有特定的阵列分区选择的矩阵向量乘法体系结构。如左图所示，阵列已被分割得超过需要以至于使用了多路复用器。如右图所示，数组用factor=3分区，这样减少了多路复用器的使用，但j循环索引成为地址计算的一部分。","attributes":{},"skip":false,"key":"2.4.10"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.11","level":"2.4","list_caption":"Figure: 图4.16：DFT的高层体系结构图，如图4.15所示。 这不是该体系结构的综合视图，例如，它缺少与更新循环计数器i和j的相关内容。该图想向读者提供关于如何合成这种体系结构的近似概念。这里我们假定浮点运算符需要4个时钟周期。.","alt":"图4.16：DFT的高层体系结构图，如图4.15所示。 这不是该体系结构的综合视图，例如，它缺少与更新循环计数器i和j的相关内容。该图想向读者提供关于如何合成这种体系结构的近似概念。这里我们假定浮点运算符需要4个时钟周期。.","nro":22,"url":"images/dft_sequential_arch.jpg","index":11,"caption_template":"_CAPTION_","label":"图4.16：DFT的高层体系结构图，如图4.15所示。 这不是该体系结构的综合视图，例如，它缺少与更新循环计数器i和j的相关内容。该图想向读者提供关于如何合成这种体系结构的近似概念。这里我们假定浮点运算符需要4个时钟周期。.","attributes":{},"skip":false,"key":"2.4.11"},{"backlink":"04-Discrete-Fourier-Transform.html#fig2.4.12","level":"2.4","list_caption":"Figure: 图4.17：图4.16中的行为的流水线版本。在这个设计案例下，由于每个浮点的添加需要4个时钟周期才能完成，并且在下一个循环开始之前需要上一个循环的结果加入计算（以红色显示相关性），所以设置循环的启动间隔为4个间隔。所有迭代的依赖关系汇总在右图中。.","alt":"图4.17：图4.16中的行为的流水线版本。在这个设计案例下，由于每个浮点的添加需要4个时钟周期才能完成，并且在下一个循环开始之前需要上一个循环的结果加入计算（以红色显示相关性），所以设置循环的启动间隔为4个间隔。所有迭代的依赖关系汇总在右图中。.","nro":23,"url":"images/dft_pipelined_behavior.jpg","index":12,"caption_template":"_CAPTION_","label":"图4.17：图4.16中的行为的流水线版本。在这个设计案例下，由于每个浮点的添加需要4个时钟周期才能完成，并且在下一个循环开始之前需要上一个循环的结果加入计算（以红色显示相关性），所以设置循环的启动间隔为4个间隔。所有迭代的依赖关系汇总在右图中。.","attributes":{},"skip":false,"key":"2.4.12"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig2.6.1","level":"2.6","list_caption":"Figure: 图 6.1: M 是一个4 x 4 矩阵，用两种方式表示：同\"密集\"矩阵一样存在二维数组之中；作为稀疏矩阵，以行压缩存储的形式保存，行压缩存储是一种由3个数组组成的数据结构。","alt":"图 6.1: M 是一个4 x 4 矩阵，用两种方式表示：同\"密集\"矩阵一样存在二维数组之中；作为稀疏矩阵，以行压缩存储的形式保存，行压缩存储是一种由3个数组组成的数据结构。","nro":24,"url":"images/crs.jpg","index":1,"caption_template":"_CAPTION_","label":"图 6.1: M 是一个4 x 4 矩阵，用两种方式表示：同\"密集\"矩阵一样存在二维数组之中；作为稀疏矩阵，以行压缩存储的形式保存，行压缩存储是一种由3个数组组成的数据结构。","attributes":{},"skip":false,"key":"2.6.1"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig2.6.2","level":"2.6","list_caption":"Figure: 图6.5  spmv函数内部循环流水执行过程和结构","alt":"图6.5  spmv函数内部循环流水执行过程和结构","nro":25,"url":"images/spmv_behavior.jpg","index":2,"caption_template":"_CAPTION_","label":"图6.5  spmv函数内部循环流水执行过程和结构","attributes":{},"skip":false,"key":"2.6.2"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig2.6.3","level":"2.6","list_caption":"Figure: 图6.7 针对累加的两种不同方式的局部展开。左边的版本有3个加法器进行递归操作，相反右边的版本只有1个加法器进行递归累加","alt":"图6.7 针对累加的两种不同方式的局部展开。左边的版本有3个加法器进行递归操作，相反右边的版本只有1个加法器进行递归累加","nro":26,"url":"images/spmv_partial_unroll.jpg","index":3,"caption_template":"_CAPTION_","label":"图6.7 针对累加的两种不同方式的局部展开。左边的版本有3个加法器进行递归操作，相反右边的版本只有1个加法器进行递归累加","attributes":{},"skip":false,"key":"2.6.3"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig2.6.4","level":"2.6","list_caption":"Figure:  图6.8 图6.6中 spmv函数基于部分展开和内部流水线处理后执行过程","alt":" 图6.8 图6.6中 spmv函数基于部分展开和内部流水线处理后执行过程","nro":27,"url":"images/spmv_unrolled_behavior.jpg","index":4,"caption_template":"_CAPTION_","label":" 图6.8 图6.6中 spmv函数基于部分展开和内部流水线处理后执行过程","attributes":{},"skip":false,"key":"2.6.4"},{"backlink":"09-Video-Systems.html#fig2.9.1","level":"2.9","list_caption":"Figure: 图 9.1: 视频帧的扫描处理顺序","alt":"图 9.1: 视频帧的扫描处理顺序","nro":28,"url":"images/videoScanlineOrder.jpg","index":1,"caption_template":"_CAPTION_","label":"图 9.1: 视频帧的扫描处理顺序","attributes":{},"skip":false,"key":"2.9.1"},{"backlink":"09-Video-Systems.html#fig2.9.2","level":"2.9","list_caption":"Figure: 图9.2：1080P@60Hz高清视频信号中的典型的同步信号","alt":"图9.2：1080P@60Hz高清视频信号中的典型的同步信号","nro":29,"url":"images/video_syncs.jpg","index":2,"caption_template":"_CAPTION_","label":"图9.2：1080P@60Hz高清视频信号中的典型的同步信号","attributes":{},"skip":false,"key":"2.9.2"},{"backlink":"09-Video-Systems.html#fig2.9.3","level":"2.9","list_caption":"Figure: 图9.4  将视频处理设计与BRAM接口集成","alt":"图9.4  将视频处理设计与BRAM接口集成","nro":30,"url":"images/video_BRAM_interface.jpg","index":3,"caption_template":"_CAPTION_","label":"图9.4  将视频处理设计与BRAM接口集成","attributes":{},"skip":false,"key":"2.9.3"},{"backlink":"09-Video-Systems.html#fig2.9.4","level":"2.9","list_caption":"Figure: 图9.5 将视频处理设计与外部存储接口集成","alt":"图9.5 将视频处理设计与外部存储接口集成","nro":31,"url":"images/video_DDR_interface.jpg","index":4,"caption_template":"_CAPTION_","label":"图9.5 将视频处理设计与外部存储接口集成","attributes":{},"skip":false,"key":"2.9.4"},{"backlink":"09-Video-Systems.html#fig2.9.5","level":"2.9","list_caption":"Figure: 图9.6:通过DMA将视频处理设计模块与外部存储器接口集成","alt":"图9.6:通过DMA将视频处理设计模块与外部存储器接口集成","nro":32,"url":"images/video_DDR_DMA_interface.jpg","index":5,"caption_template":"_CAPTION_","label":"图9.6:通过DMA将视频处理设计模块与外部存储器接口集成","attributes":{},"skip":false,"key":"2.9.5"},{"backlink":"09-Video-Systems.html#fig2.9.6","level":"2.9","list_caption":"Figure: 图9.8：将视频处理设计与流接口集成","alt":"图9.8：将视频处理设计与流接口集成","nro":33,"url":"images/video_streaming_interface.jpg","index":6,"caption_template":"_CAPTION_","label":"图9.8：将视频处理设计与流接口集成","attributes":{},"skip":false,"key":"2.9.6"},{"backlink":"09-Video-Systems.html#fig2.9.7","level":"2.9","list_caption":"Figure: 图9.11:图中所示为图9.10中的代码实现的存储器。 存储器在特定的循环周期时将从线性缓冲区中读取出数据存储在窗口缓冲区的最右端区域。黑色的像素存储在行缓冲区中，红色的像素存储在窗口缓冲区中。","alt":"图9.11:图中所示为图9.10中的代码实现的存储器。 存储器在特定的循环周期时将从线性缓冲区中读取出数据存储在窗口缓冲区的最右端区域。黑色的像素存储在行缓冲区中，红色的像素存储在窗口缓冲区中。","nro":34,"url":"images/video_buffers.jpg","index":7,"caption_template":"_CAPTION_","label":"图9.11:图中所示为图9.10中的代码实现的存储器。 存储器在特定的循环周期时将从线性缓冲区中读取出数据存储在窗口缓冲区的最右端区域。黑色的像素存储在行缓冲区中，红色的像素存储在窗口缓冲区中。","attributes":{},"skip":false,"key":"2.9.7"},{"backlink":"09-Video-Systems.html#fig2.9.8","level":"2.9","list_caption":"Figure: 图9.13:不同滤波器滤波后的效果图。图b时图9.9中代码生成效果图，图c是由图9.10中代码生成效果图，图d是由图9.12中代码生成效果图与图像b相同","alt":"图9.13:不同滤波器滤波后的效果图。图b时图9.9中代码生成效果图，图c是由图9.10中代码生成效果图，图d是由图9.12中代码生成效果图与图像b相同","nro":35,"url":"images/filter2d_results_withshifting.jpg","index":8,"caption_template":"_CAPTION_","label":"图9.13:不同滤波器滤波后的效果图。图b时图9.9中代码生成效果图，图c是由图9.10中代码生成效果图，图d是由图9.12中代码生成效果图与图像b相同","attributes":{},"skip":false,"key":"2.9.8"},{"backlink":"09-Video-Systems.html#fig2.9.9","level":"2.9","list_caption":"Figure: 图9.14：使用线性缓冲区方法代码执行时序。上方执行顺序为图9.10中代码执行时序。下方执行时序为图9.12中代码执行时序。红色框标记的像素在两种实现中以相同的周期输出，在上方执行时序中表示第二行第二个像素，在下方时序中表示第一行第一个像素","alt":"图9.14：使用线性缓冲区方法代码执行时序。上方执行顺序为图9.10中代码执行时序。下方执行时序为图9.12中代码执行时序。红色框标记的像素在两种实现中以相同的周期输出，在上方执行时序中表示第二行第二个像素，在下方时序中表示第一行第一个像素","nro":36,"url":"images/video_timelines.jpg","index":9,"caption_template":"_CAPTION_","label":"图9.14：使用线性缓冲区方法代码执行时序。上方执行顺序为图9.10中代码执行时序。下方执行时序为图9.12中代码执行时序。红色框标记的像素在两种实现中以相同的周期输出，在上方执行时序中表示第二行第二个像素，在下方时序中表示第一行第一个像素","attributes":{},"skip":false,"key":"2.9.9"},{"backlink":"09-Video-Systems.html#fig2.9.10","level":"2.9","list_caption":"Figure: 图9.15：不同边界条件处理方法效果图","alt":"图9.15：不同边界条件处理方法效果图","nro":37,"url":"images/filter2d_results_boundary_conditions.jpg","index":10,"caption_template":"_CAPTION_","label":"图9.15：不同边界条件处理方法效果图","attributes":{},"skip":false,"key":"2.9.10"},{"backlink":"RULES.html#fig4.1.1","level":"4.1","list_caption":"Figure: Figure 5.1: Part a) is a data flow graph for a 2 point DFT/FFT. Part b) shows the same compu-tation, but viewed as a butterfly structure. This is a common representation for the computation of an FFT in the digital signal processing domain.","alt":"Figure 5.1: Part a) is a data flow graph for a 2 point DFT/FFT. Part b) shows the same compu-tation, but viewed as a butterfly structure. This is a common representation for the computation of an FFT in the digital signal processing domain.","nro":38,"url":"images/2pointFFT.jpg","index":1,"caption_template":"_CAPTION_","label":"Figure 5.1: Part a) is a data flow graph for a 2 point DFT/FFT. Part b) shows the same compu-tation, but viewed as a butterfly structure. This is a common representation for the computation of an FFT in the digital signal processing domain.","attributes":{},"skip":false,"key":"4.1.1"}]},"title":"FPGA并行编程","language":"zh-hans","gitbook":"3.2.3","description":"pp4fpga"},"file":{"path":"GLOSSARY.md","mtime":"2018-06-20T07:46:04.546Z","type":"markdown"},"gitbook":{"version":"3.2.3","time":"2018-06-20T07:47:54.678Z"},"basePath":".","book":{"language":""}});
        });
    </script>
</div>

        
    <script src="gitbook/gitbook.js"></script>
    <script src="gitbook/theme.js"></script>
    
        
        <script src="gitbook/gitbook-plugin-code/plugin.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-splitter/splitter.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-github-buttons/plugin.js"></script>
        
    
        
        <script src="https://cdnjs.cloudflare.com/ajax/libs/URI.js/1.16.1/URI.min.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-disqus/plugin.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-search-plus/jquery.mark.min.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-search-plus/search.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-sharing-plus/buttons.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-expandable-chapters-small/expandable-chapters-small.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-fontsettings/fontsettings.js"></script>
        
    

    </body>
</html>

