Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: bram_dm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bram_dm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bram_dm"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : bram_dm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\tariqmuh\Documents\GitHub\Disp_Map_in_HW\BRAM_Disp_Map\bram_dm.v" into library work
Parsing module <bram_dm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <bram_dm>.
WARNING:HDLCompiler:413 - "C:\Users\tariqmuh\Documents\GitHub\Disp_Map_in_HW\BRAM_Disp_Map\bram_dm.v" Line 319: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\tariqmuh\Documents\GitHub\Disp_Map_in_HW\BRAM_Disp_Map\bram_dm.v" Line 383: Assignment to rst_fifo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\tariqmuh\Documents\GitHub\Disp_Map_in_HW\BRAM_Disp_Map\bram_dm.v" Line 387: Assignment to wr_clk_fifo ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bram_dm>.
    Related source file is "C:\Users\tariqmuh\Documents\GitHub\Disp_Map_in_HW\BRAM_Disp_Map\bram_dm.v".
        IDLE = 3'b000
        START = 3'b001
        COMP = 3'b010
        DONE = 3'b011
        BUSY = 3'b100
        NUM_OF_WIN = 64
        VRES = 480
        HRES = 640
        TOTAL_NUM_PIXELS = 300516
        TOTAL_NUM_ROWS = 474
        TOTAL_NUM_COLS = 634
WARNING:Xst:647 - Input <dout_ref<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <doutb<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <en_ref> equivalent to <enb> has been removed
    Found 32-bit register for signal <addrb>.
    Found 3-bit register for signal <curr_state>.
    Found 6-bit register for signal <counter>.
    Found 12-bit register for signal <comp_p_row>.
    Found 12-bit register for signal <comp_p_col>.
    Found 6-bit register for signal <win_row_index>.
    Found 6-bit register for signal <win_col_index>.
    Found 7-bit register for signal <win_count>.
    Found 12-bit register for signal <window_sum>.
    Found 12-bit register for signal <lowest_disp>.
    Found 6-bit register for signal <lowest_disp_index>.
    Found 4-bit register for signal <web>.
    Found 1-bit register for signal <enb>.
    Found 1-bit register for signal <grayscale_fifo_wr_sel>.
    Found 6-bit register for signal <address_counter>.
    Found 7-bit register for signal <address_win_count>.
    Found 32-bit register for signal <din_fifo>.
    Found 32-bit register for signal <addr_ref>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <wr_en_fifo>.
    Found 13-bit subtractor for signal <GND_1_o_GND_1_o_sub_31_OUT> created at line 229.
    Found 32-bit subtractor for signal <n0278> created at line 229.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_35_OUT> created at line 230.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_36_OUT> created at line 230.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_39_OUT> created at line 230.
    Found 32-bit subtractor for signal <n0281> created at line 230.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_81_OUT> created at line 275.
    Found 12-bit subtractor for signal <n0292> created at line 300.
    Found 12-bit subtractor for signal <n0295> created at line 303.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_33_OUT> created at line 229.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_40_OUT> created at line 230.
    Found 6-bit adder for signal <win_col_index[5]_GND_1_o_add_41_OUT> created at line 234.
    Found 6-bit adder for signal <address_counter[5]_GND_1_o_add_42_OUT> created at line 235.
    Found 7-bit adder for signal <address_win_count[6]_GND_1_o_add_79_OUT> created at line 271.
    Found 6-bit adder for signal <win_row_index[5]_GND_1_o_add_83_OUT> created at line 279.
    Found 12-bit adder for signal <window_sum[11]_doutb[11]_add_98_OUT> created at line 300.
    Found 12-bit adder for signal <window_sum[11]_dout_ref[11]_add_100_OUT> created at line 303.
    Found 6-bit adder for signal <counter[5]_GND_1_o_add_104_OUT> created at line 311.
    Found 7-bit adder for signal <win_count[6]_GND_1_o_add_107_OUT> created at line 316.
    Found 12-bit adder for signal <comp_p_col[11]_GND_1_o_add_117_OUT> created at line 356.
    Found 12-bit adder for signal <comp_p_row[11]_GND_1_o_add_118_OUT> created at line 359.
    Found 3x3-bit multiplier for signal <pixels_in_window> created at line 99.
    Found 3x10-bit multiplier for signal <GND_1_o_PWR_1_o_MuLt_37_OUT> created at line 230.
    Found 3-bit 7-to-1 multiplexer for signal <next_state> created at line 117.
    Found 6-bit 4-to-1 multiplexer for signal <_n0373> created at line 227.
    Found 1-bit 4-to-1 multiplexer for signal <curr_state[2]_saved_state[0]_Mux_23_o> created at line 117.
    Found 1-bit 4-to-1 multiplexer for signal <curr_state[2]_saved_state[1]_Mux_21_o> created at line 117.
    Found 1-bit 4-to-1 multiplexer for signal <curr_state[2]_saved_state[2]_Mux_19_o> created at line 117.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit comparator equal for signal <address_counter[5]_pixels_in_window[5]_equal_79_o> created at line 268
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_82_o> created at line 275
    Found 12-bit comparator greater for signal <dout_ref[11]_doutb[11]_LessThan_97_o> created at line 298
    Found 6-bit comparator equal for signal <counter[5]_pixels_in_window[5]_equal_107_o> created at line 308
    Found 12-bit comparator lessequal for signal <window_sum[11]_lowest_disp[11]_LessThan_109_o> created at line 317
    Found 12-bit comparator greater for signal <comp_p_col[11]_GND_1_o_LessThan_117_o> created at line 355
    WARNING:Xst:2404 -  FFs/Latches <we_ref<1:4>> (without init value) have a constant value of 0 in block <bram_dm>.
    Summary:
	inferred   2 Multiplier(s).
	inferred  21 Adder/Subtractor(s).
	inferred 199 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   6 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <bram_dm> synthesized.

Synthesizing Unit <mod_32u_3u>.
    Related source file is "".
    Found 35-bit adder for signal <GND_6_o_b[2]_add_1_OUT> created at line 0.
    Found 34-bit adder for signal <GND_6_o_b[2]_add_3_OUT> created at line 0.
    Found 33-bit adder for signal <GND_6_o_b[2]_add_5_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[2]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_65_OUT> created at line 0.
    Found 35-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_3u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 10x3-bit multiplier                                   : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 54
 12-bit adder                                          : 4
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 1
 32-bit adder                                          : 32
 32-bit subtractor                                     : 3
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 4-bit subtractor                                      : 1
 6-bit adder                                           : 4
 7-bit adder                                           : 2
 7-bit subtractor                                      : 2
# Registers                                            : 20
 1-bit register                                        : 4
 12-bit register                                       : 4
 3-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 1
 6-bit register                                        : 5
 7-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 39
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 30
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 6-bit comparator equal                                : 2
# Multiplexers                                         : 1056
 1-bit 2-to-1 multiplexer                              : 1027
 1-bit 4-to-1 multiplexer                              : 3
 12-bit 2-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 4
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 8
 6-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <web_0> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <web_1> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <web_2> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <web_3> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <bram_dm>.
The following registers are absorbed into counter <win_count>: 1 register on signal <win_count>.
The following registers are absorbed into counter <address_win_count>: 1 register on signal <address_win_count>.
The following registers are absorbed into counter <comp_p_row>: 1 register on signal <comp_p_row>.
The following registers are absorbed into counter <win_row_index>: 1 register on signal <win_row_index>.
Unit <bram_dm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 10x3-bit multiplier                                   : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 50
 12-bit adder                                          : 3
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 34
 32-bit subtractor                                     : 3
 4-bit subtractor                                      : 1
 6-bit adder                                           : 3
 7-bit subtractor                                      : 2
# Counters                                             : 4
 12-bit up counter                                     : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
# Registers                                            : 167
 Flip-Flops                                            : 167
# Comparators                                          : 39
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 30
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 6-bit comparator equal                                : 2
# Multiplexers                                         : 1053
 1-bit 2-to-1 multiplexer                              : 1027
 1-bit 4-to-1 multiplexer                              : 3
 12-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 4
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 8
 6-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <web_0> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <web_1> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <web_2> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <web_3> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <bram_dm> ...
WARNING:Xst:1710 - FF/Latch <comp_p_col_10> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comp_p_col_11> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comp_p_row_9> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comp_p_row_10> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <comp_p_row_11> (without init value) has a constant value of 0 in block <bram_dm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <addr_ref_13> in Unit <bram_dm> is equivalent to the following 18 FFs/Latches, which will be removed : <addr_ref_14> <addr_ref_15> <addr_ref_16> <addr_ref_17> <addr_ref_18> <addr_ref_19> <addr_ref_20> <addr_ref_21> <addr_ref_22> <addr_ref_23> <addr_ref_24> <addr_ref_25> <addr_ref_26> <addr_ref_27> <addr_ref_28> <addr_ref_29> <addr_ref_30> <addr_ref_31> 
INFO:Xst:2261 - The FF/Latch <start_addr_13> in Unit <bram_dm> is equivalent to the following 18 FFs/Latches, which will be removed : <start_addr_14> <start_addr_15> <start_addr_16> <start_addr_17> <start_addr_18> <start_addr_19> <start_addr_20> <start_addr_21> <start_addr_22> <start_addr_23> <start_addr_24> <start_addr_25> <start_addr_26> <start_addr_27> <start_addr_28> <start_addr_29> <start_addr_30> <start_addr_31> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_20> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_26> <grayscale_pixels_31> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_16> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_22> <grayscale_pixels_27> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_17> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_23> <grayscale_pixels_28> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_18> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_24> <grayscale_pixels_29> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_19> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_25> <grayscale_pixels_30> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_0> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_6> <grayscale_pixels_11> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_1> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_7> <grayscale_pixels_12> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_2> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_8> <grayscale_pixels_13> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_3> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_9> <grayscale_pixels_14> 
INFO:Xst:2261 - The FF/Latch <grayscale_pixels_4> in Unit <bram_dm> is equivalent to the following 2 FFs/Latches, which will be removed : <grayscale_pixels_10> <grayscale_pixels_15> 
INFO:Xst:3203 - The FF/Latch <grayscale_fifo_wr_sel> in Unit <bram_dm> is the opposite to the following FF/Latch, which will be removed : <comp_p_col_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bram_dm, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 133
 Flip-Flops                                            : 133

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bram_dm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3187
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 20
#      LUT2                        : 173
#      LUT3                        : 311
#      LUT4                        : 115
#      LUT5                        : 600
#      LUT6                        : 736
#      MUXCY                       : 601
#      MUXF7                       : 49
#      VCC                         : 1
#      XORCY                       : 551
# FlipFlops/Latches                : 136
#      FDE                         : 1
#      FDR                         : 18
#      FDRE                        : 88
#      FDSE                        : 26
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 138
#      IBUF                        : 30
#      OBUF                        : 108

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             136  out of  54576     0%  
 Number of Slice LUTs:                 1984  out of  27288     7%  
    Number used as Logic:              1984  out of  27288     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1993
   Number with an unused Flip Flop:    1857  out of   1993    93%  
   Number with an unused LUT:             9  out of   1993     0%  
   Number of fully used LUT-FF pairs:   127  out of   1993     6%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                         179
 Number of bonded IOBs:                 139  out of    218    63%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------------+------------------------+-------+
clkb                                                                   | BUFGP                  | 133   |
curr_state[2]_GND_4_o_Mux_22_o(Mmux_curr_state[2]_GND_4_o_Mux_22_o11:O)| NONE(*)(saved_state_1) | 3     |
-----------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 70.443ns (Maximum Frequency: 14.196MHz)
   Minimum input arrival time before clock: 71.592ns
   Maximum output required time after clock: 4.089ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkb'
  Clock period: 70.443ns (frequency: 14.196MHz)
  Total number of paths / destination ports: 1608295242717330200000000000000000000 / 263
-------------------------------------------------------------------------
Delay:               70.443ns (Levels of Logic = 135)
  Source:            win_row_index_1 (FF)
  Destination:       addr_ref_13 (FF)
  Source Clock:      clkb rising
  Destination Clock: clkb rising

  Data Path: win_row_index_1 to addr_ref_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   0.907  win_row_index_1 (win_row_index_1)
     LUT4:I2->O           11   0.203   0.883  GND_1_o_GND_1_o_sub_35_OUT<2>11 (GND_1_o_GND_1_o_sub_35_OUT<2>_bdd0)
     LUT4:I3->O            1   0.205   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_lut<3> (Msub_GND_1_o_GND_1_o_sub_36_OUT_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<3> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<4> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<5> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<6> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<7> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<8> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<9> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<10> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<11> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<11>)
     MUXCY:CI->O           0   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<12> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<12>)
     XORCY:CI->O         218   0.180   2.057  Msub_GND_1_o_GND_1_o_sub_36_OUT_xor<13> (GND_1_o_PWR_1_o_mod_36/BUS_0010_INV_358_o1)
     INV:I->O              1   0.206   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_lut<20>_INV_0 (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_lut<20>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_cy<20> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_cy<21> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_cy<21>)
     XORCY:CI->O          23   0.180   1.154  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_xor<22> (GND_1_o_PWR_1_o_mod_36/a[31]_GND_6_o_add_25_OUT<22>)
     LUT2:I1->O            1   0.205   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_lut<22> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_lut<22>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_cy<22> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_cy<23> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_cy<23>)
     XORCY:CI->O          18   0.180   1.154  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_xor<24> (GND_1_o_PWR_1_o_mod_36/a[31]_GND_6_o_add_27_OUT<24>)
     LUT6:I4->O           12   0.203   1.137  GND_1_o_PWR_1_o_mod_36/Mmux_a[24]_a[31]_MUX_586_o11 (GND_1_o_PWR_1_o_mod_36/a[24]_a[31]_MUX_586_o)
     LUT5:I2->O           18   0.205   1.050  GND_1_o_PWR_1_o_mod_36/BUS_0015_INV_523_o21_SW0 (N1388)
     LUT6:I5->O            1   0.205   0.580  GND_1_o_PWR_1_o_mod_36/BUS_0015_INV_523_o24_2 (GND_1_o_PWR_1_o_mod_36/BUS_0015_INV_523_o241)
     LUT6:I5->O            4   0.205   0.684  GND_1_o_PWR_1_o_mod_36/BUS_0016_INV_556_o21_1 (GND_1_o_PWR_1_o_mod_36/BUS_0016_INV_556_o211)
     LUT6:I5->O            2   0.205   0.617  GND_1_o_PWR_1_o_mod_36/BUS_0016_INV_556_o23_1 (GND_1_o_PWR_1_o_mod_36/BUS_0016_INV_556_o23)
     LUT6:I5->O           22   0.205   1.238  GND_1_o_PWR_1_o_mod_36/BUS_0017_INV_589_o22 (GND_1_o_PWR_1_o_mod_36/BUS_0017_INV_589_o21)
     LUT6:I4->O           13   0.203   1.180  GND_1_o_PWR_1_o_mod_36/Mmux_a[23]_a[31]_MUX_683_o11 (GND_1_o_PWR_1_o_mod_36/a[23]_a[31]_MUX_683_o)
     LUT6:I2->O            4   0.203   0.684  GND_1_o_PWR_1_o_mod_36/BUS_0018_INV_622_o21_SW0_1 (GND_1_o_PWR_1_o_mod_36/BUS_0018_INV_622_o21_SW0)
     LUT6:I5->O           10   0.205   1.221  GND_1_o_PWR_1_o_mod_36/Mmux_a[20]_a[31]_MUX_718_o11 (GND_1_o_PWR_1_o_mod_36/a[20]_a[31]_MUX_718_o)
     LUT6:I0->O           15   0.203   0.982  GND_1_o_PWR_1_o_mod_36/BUS_0019_INV_655_o22_2 (GND_1_o_PWR_1_o_mod_36/BUS_0019_INV_655_o222)
     LUT6:I5->O            1   0.205   0.000  GND_1_o_PWR_1_o_mod_36/Mmux_a[14]_a[31]_MUX_756_o111 (GND_1_o_PWR_1_o_mod_36/Mmux_a[14]_a[31]_MUX_756_o11)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<14> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<15> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<16> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<16>)
     XORCY:CI->O          42   0.180   1.681  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_xor<17> (GND_1_o_PWR_1_o_mod_36/a[31]_GND_6_o_add_39_OUT<17>)
     LUT6:I2->O           11   0.203   0.987  GND_1_o_PWR_1_o_mod_36/Mmux_a[17]_a[31]_MUX_785_o11 (GND_1_o_PWR_1_o_mod_36/a[17]_a[31]_MUX_785_o)
     LUT6:I4->O            2   0.203   0.721  GND_1_o_PWR_1_o_mod_36/Mmux_a[13]_a[31]_MUX_821_o11_SW0_SW0 (N1287)
     LUT6:I4->O            5   0.203   0.943  GND_1_o_PWR_1_o_mod_36/Mmux_a[13]_a[31]_MUX_821_o11 (GND_1_o_PWR_1_o_mod_36/a[13]_a[31]_MUX_821_o)
     LUT5:I2->O            1   0.205   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<3>)
     MUXCY:CI->O          82   0.213   1.759  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0022_INV_754_o)
     LUT3:I2->O            4   0.205   1.028  GND_1_o_PWR_1_o_mod_36/Mmux_a[13]_a[31]_MUX_853_o11 (GND_1_o_PWR_1_o_mod_36/a[13]_a[31]_MUX_853_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<3>)
     MUXCY:CI->O          86   0.213   1.785  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0023_INV_787_o)
     LUT3:I2->O            3   0.205   0.995  GND_1_o_PWR_1_o_mod_36/Mmux_a[12]_a[31]_MUX_886_o11 (GND_1_o_PWR_1_o_mod_36/a[12]_a[31]_MUX_886_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<3>)
     MUXCY:CI->O          72   0.213   1.693  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0024_INV_820_o)
     LUT5:I4->O            5   0.205   1.059  GND_1_o_PWR_1_o_mod_36/Mmux_a[13]_a[31]_MUX_917_o11 (GND_1_o_PWR_1_o_mod_36/a[13]_a[31]_MUX_917_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_lut<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<3>)
     MUXCY:CI->O          91   0.213   1.818  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0025_INV_853_o)
     LUT5:I4->O            6   0.205   1.089  GND_1_o_PWR_1_o_mod_36/a[10]_a[31]_MUX_952_o1 (GND_1_o_PWR_1_o_mod_36/a[10]_a[31]_MUX_1016_o_bdd2)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<3>)
     MUXCY:CI->O          81   0.213   1.752  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0026_INV_886_o)
     LUT5:I4->O            5   0.205   1.059  GND_1_o_PWR_1_o_mod_36/Mmux_a[16]_a[31]_MUX_978_o11 (GND_1_o_PWR_1_o_mod_36/a[16]_a[31]_MUX_978_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_lut<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<4>)
     MUXCY:CI->O          94   0.213   1.838  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0027_INV_919_o)
     LUT5:I4->O            6   0.205   1.089  GND_1_o_PWR_1_o_mod_36/a[8]_a[31]_MUX_1050_o11 (GND_1_o_PWR_1_o_mod_36/a[8]_a[31]_MUX_1050_o_bdd0)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<4>)
     MUXCY:CI->O          86   0.213   1.785  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0028_INV_952_o)
     LUT5:I4->O            5   0.205   1.059  GND_1_o_PWR_1_o_mod_36/Mmux_a[14]_a[31]_MUX_1044_o11 (GND_1_o_PWR_1_o_mod_36/a[14]_a[31]_MUX_1044_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_lut<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<4>)
     MUXCY:CI->O         100   0.213   1.878  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0029_INV_985_o)
     LUT5:I4->O            6   0.205   1.089  GND_1_o_PWR_1_o_mod_36/a[8]_a[31]_MUX_1114_o11 (GND_1_o_PWR_1_o_mod_36/a[8]_a[31]_MUX_1114_o_bdd0)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_lut<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<4>)
     MUXCY:CI->O         113   0.213   1.912  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0030_INV_1018_o)
     LUT3:I2->O            3   0.205   0.995  GND_1_o_PWR_1_o_mod_36/a[5]_a[31]_MUX_1117_o1 (GND_1_o_PWR_1_o_mod_36/a[5]_a[31]_MUX_1117_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<4>)
     MUXCY:CI->O          95   0.213   1.845  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0031_INV_1051_o)
     LUT3:I2->O            2   0.205   0.961  GND_1_o_PWR_1_o_mod_36/a[4]_a[31]_MUX_1150_o1 (GND_1_o_PWR_1_o_mod_36/a[4]_a[31]_MUX_1150_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<5> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<5>)
     MUXCY:CI->O          37   0.213   1.363  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<6> (GND_1_o_PWR_1_o_mod_36/BUS_0032_INV_1084_o)
     LUT5:I4->O            2   0.205   0.961  GND_1_o_PWR_1_o_mod_36/a[3]_a[31]_MUX_1183_o (GND_1_o_PWR_1_o_mod_36/a[3]_a[31]_MUX_1183_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<5> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<5>)
     MUXCY:CI->O           6   0.213   0.745  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<6> (GND_1_o_PWR_1_o_mod_36/BUS_0033_INV_1117_o)
     LUT2:I1->O            4   0.205   0.684  GND_1_o_PWR_1_o_mod_36_OUT<0>1 (GND_1_o_PWR_1_o_mod_36_OUT<0>)
     LUT3:I2->O            1   0.205   0.580  Madd_GND_1_o_GND_1_o_add_40_OUT7 (Madd_GND_1_o_GND_1_o_add_40_OUT7)
     LUT4:I3->O            1   0.205   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_lut<0>8 (Madd_GND_1_o_GND_1_o_add_40_OUT_lut<0>8)
     MUXCY:S->O            1   0.172   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_7 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>8)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_8 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>9)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_9 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>10)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_10 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>11)
     MUXCY:CI->O           0   0.019   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_11 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>12)
     XORCY:CI->O           1   0.180   0.580  Madd_GND_1_o_GND_1_o_add_40_OUT_xor<0>_12 (GND_1_o_GND_1_o_add_40_OUT<13>)
     LUT4:I3->O            1   0.205   0.000  Mmux__n031951 (_n0319<13>)
     FDR:D                     0.102          addr_ref_13
    ----------------------------------------
    Total                     70.443ns (17.181ns logic, 53.262ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkb'
  Total number of paths / destination ports: 499126109808577790000000000000000000 / 240
-------------------------------------------------------------------------
Offset:              71.592ns (Levels of Logic = 136)
  Source:            window<1> (PAD)
  Destination:       addr_ref_13 (FF)
  Destination Clock: clkb rising

  Data Path: window<1> to addr_ref_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  window_1_IBUF (window_1_IBUF)
     LUT4:I1->O           11   0.205   0.883  GND_1_o_GND_1_o_sub_35_OUT<2>11 (GND_1_o_GND_1_o_sub_35_OUT<2>_bdd0)
     LUT4:I3->O            1   0.205   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_lut<3> (Msub_GND_1_o_GND_1_o_sub_36_OUT_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<3> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<4> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<5> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<6> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<7> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<8> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<9> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<10> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<11> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<11>)
     MUXCY:CI->O           0   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<12> (Msub_GND_1_o_GND_1_o_sub_36_OUT_cy<12>)
     XORCY:CI->O         218   0.180   2.057  Msub_GND_1_o_GND_1_o_sub_36_OUT_xor<13> (GND_1_o_PWR_1_o_mod_36/BUS_0010_INV_358_o1)
     INV:I->O              1   0.206   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_lut<20>_INV_0 (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_lut<20>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_cy<20> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_cy<21> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_cy<21>)
     XORCY:CI->O          23   0.180   1.154  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_25_OUT_xor<22> (GND_1_o_PWR_1_o_mod_36/a[31]_GND_6_o_add_25_OUT<22>)
     LUT2:I1->O            1   0.205   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_lut<22> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_lut<22>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_cy<22> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_cy<23> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_cy<23>)
     XORCY:CI->O          18   0.180   1.154  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_27_OUT_xor<24> (GND_1_o_PWR_1_o_mod_36/a[31]_GND_6_o_add_27_OUT<24>)
     LUT6:I4->O           12   0.203   1.137  GND_1_o_PWR_1_o_mod_36/Mmux_a[24]_a[31]_MUX_586_o11 (GND_1_o_PWR_1_o_mod_36/a[24]_a[31]_MUX_586_o)
     LUT5:I2->O           18   0.205   1.050  GND_1_o_PWR_1_o_mod_36/BUS_0015_INV_523_o21_SW0 (N1388)
     LUT6:I5->O            1   0.205   0.580  GND_1_o_PWR_1_o_mod_36/BUS_0015_INV_523_o24_2 (GND_1_o_PWR_1_o_mod_36/BUS_0015_INV_523_o241)
     LUT6:I5->O            4   0.205   0.684  GND_1_o_PWR_1_o_mod_36/BUS_0016_INV_556_o21_1 (GND_1_o_PWR_1_o_mod_36/BUS_0016_INV_556_o211)
     LUT6:I5->O            2   0.205   0.617  GND_1_o_PWR_1_o_mod_36/BUS_0016_INV_556_o23_1 (GND_1_o_PWR_1_o_mod_36/BUS_0016_INV_556_o23)
     LUT6:I5->O           22   0.205   1.238  GND_1_o_PWR_1_o_mod_36/BUS_0017_INV_589_o22 (GND_1_o_PWR_1_o_mod_36/BUS_0017_INV_589_o21)
     LUT6:I4->O           13   0.203   1.180  GND_1_o_PWR_1_o_mod_36/Mmux_a[23]_a[31]_MUX_683_o11 (GND_1_o_PWR_1_o_mod_36/a[23]_a[31]_MUX_683_o)
     LUT6:I2->O            4   0.203   0.684  GND_1_o_PWR_1_o_mod_36/BUS_0018_INV_622_o21_SW0_1 (GND_1_o_PWR_1_o_mod_36/BUS_0018_INV_622_o21_SW0)
     LUT6:I5->O           10   0.205   1.221  GND_1_o_PWR_1_o_mod_36/Mmux_a[20]_a[31]_MUX_718_o11 (GND_1_o_PWR_1_o_mod_36/a[20]_a[31]_MUX_718_o)
     LUT6:I0->O           15   0.203   0.982  GND_1_o_PWR_1_o_mod_36/BUS_0019_INV_655_o22_2 (GND_1_o_PWR_1_o_mod_36/BUS_0019_INV_655_o222)
     LUT6:I5->O            1   0.205   0.000  GND_1_o_PWR_1_o_mod_36/Mmux_a[14]_a[31]_MUX_756_o111 (GND_1_o_PWR_1_o_mod_36/Mmux_a[14]_a[31]_MUX_756_o11)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<14> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<15> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<16> (GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_cy<16>)
     XORCY:CI->O          42   0.180   1.681  GND_1_o_PWR_1_o_mod_36/Madd_a[31]_GND_6_o_add_39_OUT_xor<17> (GND_1_o_PWR_1_o_mod_36/a[31]_GND_6_o_add_39_OUT<17>)
     LUT6:I2->O           11   0.203   0.987  GND_1_o_PWR_1_o_mod_36/Mmux_a[17]_a[31]_MUX_785_o11 (GND_1_o_PWR_1_o_mod_36/a[17]_a[31]_MUX_785_o)
     LUT6:I4->O            2   0.203   0.721  GND_1_o_PWR_1_o_mod_36/Mmux_a[13]_a[31]_MUX_821_o11_SW0_SW0 (N1287)
     LUT6:I4->O            5   0.203   0.943  GND_1_o_PWR_1_o_mod_36/Mmux_a[13]_a[31]_MUX_821_o11 (GND_1_o_PWR_1_o_mod_36/a[13]_a[31]_MUX_821_o)
     LUT5:I2->O            1   0.205   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<3>)
     MUXCY:CI->O          82   0.213   1.759  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0022_INV_754_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0022_INV_754_o)
     LUT3:I2->O            4   0.205   1.028  GND_1_o_PWR_1_o_mod_36/Mmux_a[13]_a[31]_MUX_853_o11 (GND_1_o_PWR_1_o_mod_36/a[13]_a[31]_MUX_853_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<3>)
     MUXCY:CI->O          86   0.213   1.785  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0023_INV_787_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0023_INV_787_o)
     LUT3:I2->O            3   0.205   0.995  GND_1_o_PWR_1_o_mod_36/Mmux_a[12]_a[31]_MUX_886_o11 (GND_1_o_PWR_1_o_mod_36/a[12]_a[31]_MUX_886_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<3>)
     MUXCY:CI->O          72   0.213   1.693  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0024_INV_820_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0024_INV_820_o)
     LUT5:I4->O            5   0.205   1.059  GND_1_o_PWR_1_o_mod_36/Mmux_a[13]_a[31]_MUX_917_o11 (GND_1_o_PWR_1_o_mod_36/a[13]_a[31]_MUX_917_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_lut<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<3>)
     MUXCY:CI->O          91   0.213   1.818  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0025_INV_853_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0025_INV_853_o)
     LUT5:I4->O            6   0.205   1.089  GND_1_o_PWR_1_o_mod_36/a[10]_a[31]_MUX_952_o1 (GND_1_o_PWR_1_o_mod_36/a[10]_a[31]_MUX_1016_o_bdd2)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<3>)
     MUXCY:CI->O          81   0.213   1.752  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0026_INV_886_o_cy<4> (GND_1_o_PWR_1_o_mod_36/BUS_0026_INV_886_o)
     LUT5:I4->O            5   0.205   1.059  GND_1_o_PWR_1_o_mod_36/Mmux_a[16]_a[31]_MUX_978_o11 (GND_1_o_PWR_1_o_mod_36/a[16]_a[31]_MUX_978_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_lut<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<4>)
     MUXCY:CI->O          94   0.213   1.838  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0027_INV_919_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0027_INV_919_o)
     LUT5:I4->O            6   0.205   1.089  GND_1_o_PWR_1_o_mod_36/a[8]_a[31]_MUX_1050_o11 (GND_1_o_PWR_1_o_mod_36/a[8]_a[31]_MUX_1050_o_bdd0)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<4>)
     MUXCY:CI->O          86   0.213   1.785  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0028_INV_952_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0028_INV_952_o)
     LUT5:I4->O            5   0.205   1.059  GND_1_o_PWR_1_o_mod_36/Mmux_a[14]_a[31]_MUX_1044_o11 (GND_1_o_PWR_1_o_mod_36/a[14]_a[31]_MUX_1044_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_lut<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<4>)
     MUXCY:CI->O         100   0.213   1.878  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0029_INV_985_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0029_INV_985_o)
     LUT5:I4->O            6   0.205   1.089  GND_1_o_PWR_1_o_mod_36/a[8]_a[31]_MUX_1114_o11 (GND_1_o_PWR_1_o_mod_36/a[8]_a[31]_MUX_1114_o_bdd0)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_lut<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<4>)
     MUXCY:CI->O         113   0.213   1.912  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0030_INV_1018_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0030_INV_1018_o)
     LUT3:I2->O            3   0.205   0.995  GND_1_o_PWR_1_o_mod_36/a[5]_a[31]_MUX_1117_o1 (GND_1_o_PWR_1_o_mod_36/a[5]_a[31]_MUX_1117_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<4>)
     MUXCY:CI->O          95   0.213   1.845  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0031_INV_1051_o_cy<5> (GND_1_o_PWR_1_o_mod_36/BUS_0031_INV_1051_o)
     LUT3:I2->O            2   0.205   0.961  GND_1_o_PWR_1_o_mod_36/a[4]_a[31]_MUX_1150_o1 (GND_1_o_PWR_1_o_mod_36/a[4]_a[31]_MUX_1150_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<5> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<5>)
     MUXCY:CI->O          37   0.213   1.363  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0032_INV_1084_o_cy<6> (GND_1_o_PWR_1_o_mod_36/BUS_0032_INV_1084_o)
     LUT5:I4->O            2   0.205   0.961  GND_1_o_PWR_1_o_mod_36/a[3]_a[31]_MUX_1183_o (GND_1_o_PWR_1_o_mod_36/a[3]_a[31]_MUX_1183_o)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_lut<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<0> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<1> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<2> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<3> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<4> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<5> (GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<5>)
     MUXCY:CI->O           6   0.213   0.745  GND_1_o_PWR_1_o_mod_36/Mcompar_BUS_0033_INV_1117_o_cy<6> (GND_1_o_PWR_1_o_mod_36/BUS_0033_INV_1117_o)
     LUT2:I1->O            4   0.205   0.684  GND_1_o_PWR_1_o_mod_36_OUT<0>1 (GND_1_o_PWR_1_o_mod_36_OUT<0>)
     LUT3:I2->O            1   0.205   0.580  Madd_GND_1_o_GND_1_o_add_40_OUT7 (Madd_GND_1_o_GND_1_o_add_40_OUT7)
     LUT4:I3->O            1   0.205   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_lut<0>8 (Madd_GND_1_o_GND_1_o_add_40_OUT_lut<0>8)
     MUXCY:S->O            1   0.172   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_7 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>8)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_8 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>9)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_9 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>10)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_10 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>11)
     MUXCY:CI->O           0   0.019   0.000  Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>_11 (Madd_GND_1_o_GND_1_o_add_40_OUT_cy<0>12)
     XORCY:CI->O           1   0.180   0.580  Madd_GND_1_o_GND_1_o_add_40_OUT_xor<0>_12 (GND_1_o_GND_1_o_add_40_OUT<13>)
     LUT4:I3->O            1   0.205   0.000  Mmux__n031951 (_n0319<13>)
     FDR:D                     0.102          addr_ref_13
    ----------------------------------------
    Total                     71.592ns (17.958ns logic, 53.634ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkb'
  Total number of paths / destination ports: 100 / 100
-------------------------------------------------------------------------
Offset:              4.089ns (Levels of Logic = 1)
  Source:            start_addr_13 (FF)
  Destination:       addrb<31> (PAD)
  Source Clock:      clkb rising

  Data Path: start_addr_13 to addrb<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.447   1.071  start_addr_13 (start_addr_13)
     OBUF:I->O                 2.571          addrb_31_OBUF (addrb<31>)
    ----------------------------------------
    Total                      4.089ns (3.018ns logic, 1.071ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkb
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clkb                          |   70.443|         |         |         |
curr_state[2]_GND_4_o_Mux_22_o|         |    2.398|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock curr_state[2]_GND_4_o_Mux_22_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkb           |         |         |    3.429|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 51.00 secs
Total CPU time to Xst completion: 50.55 secs
 
--> 

Total memory usage is 306244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :   14 (   0 filtered)

