alib work
set worklib work
alog -dbg simple_testcase.sv
asim  -dbg structure_literals_default
run -all
