Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Apr 19 11:15:36 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.326     -357.724                     42                  284        0.053        0.000                      0                  284       -0.809       -3.371                       9                   206  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 0.673}        1.347           742.572         
  cEng_pixel    {0.000 3.367}        6.733           148.514         
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          37.289        0.000                      0                   35        0.252        0.000                      0                   35       10.833        0.000                       0                    37  
  cEng_5xpixel                                                                                                                                                   -0.809       -3.371                       9                    10  
  cEng_pixel         -5.166     -106.304                     30                  249        0.157        0.000                      0                  249        2.387        0.000                       0                   157  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   cEng_pixel        -10.326     -357.724                     42                   42        0.053        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       37.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.289ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.220ns (30.244%)  route 2.814ns (69.756%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 46.818 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[23]/Q
                         net (fo=20, routed)          2.171     8.091    count_reg[23]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.616 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.616    count_reg[20]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.855 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.643     9.498    count_reg[24]_i_1_n_5
    SLICE_X59Y40         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    46.818    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.105    
                         clock uncertainty           -0.035    47.069    
    SLICE_X59Y40         FDRE (Setup_fdre_C_D)       -0.283    46.786    count_reg[26]
  -------------------------------------------------------------------
                         required time                         46.786    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                 37.289    

Slack (MET) :             37.381ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.160ns (29.241%)  route 2.807ns (70.759%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 46.819 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[21]/Q
                         net (fo=9, routed)           1.868     7.787    count_reg[21]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     8.491 r  count_reg[20]_i_1/O[2]
                         net (fo=4, routed)           0.939     9.431    count_reg[20]_i_1_n_5
    SLICE_X65Y39         FDRE                                         r  count_reg[22]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.520    46.819    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[22]_replica_2/C
                         clock pessimism              0.273    47.092    
                         clock uncertainty           -0.035    47.056    
    SLICE_X65Y39         FDRE (Setup_fdre_C_D)       -0.245    46.811    count_reg[22]_replica_2
  -------------------------------------------------------------------
                         required time                         46.811    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                 37.381    

Slack (MET) :             37.412ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.315ns (33.258%)  route 2.639ns (66.742%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 46.818 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[23]/Q
                         net (fo=20, routed)          2.171     8.091    count_reg[23]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.616 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.616    count_reg[20]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.950 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.468     9.418    count_reg[24]_i_1_n_6
    SLICE_X61Y40         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    46.818    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.105    
                         clock uncertainty           -0.035    47.069    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)       -0.240    46.829    count_reg[25]
  -------------------------------------------------------------------
                         required time                         46.829    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                 37.412    

Slack (MET) :             37.507ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.203ns (31.117%)  route 2.663ns (68.883%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 46.818 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[23]/Q
                         net (fo=20, routed)          2.171     8.091    count_reg[23]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.616 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.616    count_reg[20]_i_1_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.838 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.492     9.330    count_reg[24]_i_1_n_7
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    46.818    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.105    
                         clock uncertainty           -0.035    47.069    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)       -0.233    46.836    count_reg[24]
  -------------------------------------------------------------------
                         required time                         46.836    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 37.507    

Slack (MET) :             37.637ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 1.160ns (31.471%)  route 2.526ns (68.529%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 46.818 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[21]/Q
                         net (fo=9, routed)           1.868     7.787    count_reg[21]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     8.491 r  count_reg[20]_i_1/O[2]
                         net (fo=4, routed)           0.658     9.150    count_reg[20]_i_1_n_5
    SLICE_X59Y39         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    46.818    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.105    
                         clock uncertainty           -0.035    47.069    
    SLICE_X59Y39         FDRE (Setup_fdre_C_D)       -0.283    46.786    count_reg[22]
  -------------------------------------------------------------------
                         required time                         46.786    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 37.637    

Slack (MET) :             37.805ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.220ns (34.432%)  route 2.323ns (65.568%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 46.818 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[21]/Q
                         net (fo=9, routed)           1.868     7.787    count_reg[21]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     8.551 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.455     9.007    count_reg[20]_i_1_n_4
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    46.818    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.105    
                         clock uncertainty           -0.035    47.069    
    SLICE_X59Y39         FDRE (Setup_fdre_C_D)       -0.257    46.812    count_reg[23]
  -------------------------------------------------------------------
                         required time                         46.812    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                 37.805    

Slack (MET) :             37.840ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.807ns (22.961%)  route 2.708ns (77.039%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 46.818 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[21]/Q
                         net (fo=9, routed)           1.868     7.787    count_reg[21]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     8.138 r  count_reg[20]_i_1/O[1]
                         net (fo=3, routed)           0.840     8.978    count_reg[20]_i_1_n_6
    SLICE_X63Y38         FDRE                                         r  count_reg[21]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    46.818    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  count_reg[21]_replica_1/C
                         clock pessimism              0.273    47.091    
                         clock uncertainty           -0.035    47.055    
    SLICE_X63Y38         FDRE (Setup_fdre_C_D)       -0.237    46.818    count_reg[21]_replica_1
  -------------------------------------------------------------------
                         required time                         46.818    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 37.840    

Slack (MET) :             37.841ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.160ns (32.857%)  route 2.370ns (67.143%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 46.818 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[21]/Q
                         net (fo=9, routed)           1.868     7.787    count_reg[21]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     8.491 r  count_reg[20]_i_1/O[2]
                         net (fo=4, routed)           0.503     8.994    count_reg[20]_i_1_n_5
    SLICE_X61Y39         FDRE                                         r  count_reg[22]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    46.818    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[22]_replica/C
                         clock pessimism              0.312    47.130    
                         clock uncertainty           -0.035    47.094    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)       -0.259    46.835    count_reg[22]_replica
  -------------------------------------------------------------------
                         required time                         46.835    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 37.841    

Slack (MET) :             37.966ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 1.160ns (34.313%)  route 2.221ns (65.687%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 46.818 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[21]/Q
                         net (fo=9, routed)           1.868     7.787    count_reg[21]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     8.491 r  count_reg[20]_i_1/O[2]
                         net (fo=4, routed)           0.353     8.844    count_reg[20]_i_1_n_5
    SLICE_X61Y40         FDRE                                         r  count_reg[22]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    46.818    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  count_reg[22]_replica_1/C
                         clock pessimism              0.287    47.105    
                         clock uncertainty           -0.035    47.069    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)       -0.259    46.810    count_reg[22]_replica_1
  -------------------------------------------------------------------
                         required time                         46.810    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 37.966    

Slack (MET) :             38.024ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.807ns (23.967%)  route 2.560ns (76.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 46.818 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[21]/Q
                         net (fo=9, routed)           1.868     7.787    count_reg[21]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     8.138 r  count_reg[20]_i_1/O[1]
                         net (fo=3, routed)           0.692     8.831    count_reg[20]_i_1_n_6
    SLICE_X61Y39         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    46.818    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.312    47.130    
                         clock uncertainty           -0.035    47.094    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)       -0.240    46.854    count_reg[21]
  -------------------------------------------------------------------
                         required time                         46.854    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 38.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.644    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.893    count_reg_n_0_[3]
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.001 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.001    count_reg[0]_i_1_n_4
    SLICE_X59Y35         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.167    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.105     1.749    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.644    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.893    count_reg_n_0_[7]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.001 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.001    count_reg[4]_i_1_n_4
    SLICE_X59Y36         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.167    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.105     1.749    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.645    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.891    count_reg_n_0_[8]
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.006 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    count_reg[8]_i_1_n_7
    SLICE_X59Y37         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.168    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.523     1.645    
    SLICE_X59Y37         FDRE (Hold_fdre_C_D)         0.105     1.750    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.646    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.892    count_reg_n_0_[12]
    SLICE_X59Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.007 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    count_reg[12]_i_1_n_7
    SLICE_X59Y38         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.170    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.524     1.646    
    SLICE_X59Y38         FDRE (Hold_fdre_C_D)         0.105     1.751    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.646    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.892    count_reg_n_0_[16]
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.007 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    count_reg[16]_i_1_n_7
    SLICE_X59Y39         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.170    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.524     1.646    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.105     1.751    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.644    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.890    count_reg_n_0_[4]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.005 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.005    count_reg[4]_i_1_n_7
    SLICE_X59Y36         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.167    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.105     1.749    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.893    count_reg_n_0_[20]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.008 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    count_reg[20]_i_1_n_7
    SLICE_X59Y40         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.171    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.524     1.647    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.645    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.896    count_reg_n_0_[10]
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.007 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    count_reg[8]_i_1_n_5
    SLICE_X59Y37         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.168    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.523     1.645    
    SLICE_X59Y37         FDRE (Hold_fdre_C_D)         0.105     1.750    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.646    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  count_reg[14]/Q
                         net (fo=1, routed)           0.109     1.897    count_reg_n_0_[14]
    SLICE_X59Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.008 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    count_reg[12]_i_1_n_5
    SLICE_X59Y38         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.170    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.524     1.646    
    SLICE_X59Y38         FDRE (Hold_fdre_C_D)         0.105     1.751    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.644    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.895    count_reg_n_0_[2]
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.006 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.006    count_reg[0]_i_1_n_5
    SLICE_X59Y35         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.167    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.105     1.749    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y16   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X59Y35     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X59Y37     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X59Y37     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X59Y38     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X59Y38     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X59Y38     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X59Y38     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X59Y39     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y35     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y38     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y38     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y38     count_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y38     count_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y39     count_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X61Y39     count_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y39     count_reg[22]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y35     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y35     count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y35     count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y36     count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y35     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y36     count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y36     count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X59Y36     count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.809ns,  Total Violation       -3.371ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.809     BUFGCTRL_X0Y1    MMCM_clockEngine/cEng_5xpixel_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :           30  Failing Endpoints,  Worst Slack       -5.166ns,  Total Violation     -106.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.166ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_red/e_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        11.868ns  (logic 2.573ns (21.681%)  route 9.295ns (78.319%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           0.852    10.255    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X58Y39         LUT2 (Prop_lut2_I1_O)        0.124    10.379 r  Inst_vga_gen/e[0]_i_5/O
                         net (fo=1, routed)           0.000    10.379    Inst_vga_gen/e[0]_i_5_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.929 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.929    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.263 f  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=12, routed)          1.642    12.905    Inst_vga_gen/red_ram_p[5]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  Inst_vga_gen/dc_bias[3]_i_20/O
                         net (fo=1, routed)           1.176    14.384    Inst_vga_gen/dc_bias[3]_i_20_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.508 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=38, routed)          0.715    15.223    Inst_vga_gen/count_reg[27]
    SLICE_X65Y41         LUT5 (Prop_lut5_I0_O)        0.124    15.347 r  Inst_vga_gen/dc_bias[0]_i_4/O
                         net (fo=5, routed)           1.051    16.398    Inst_vga_gen/dc_bias[0]_i_4_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.522 r  Inst_vga_gen/dc_bias[2]_i_11__0/O
                         net (fo=2, routed)           1.261    17.783    Inst_vga_gen/dc_bias[2]_i_11__0_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.907 r  Inst_vga_gen/dc_bias[2]_i_3/O
                         net (fo=14, routed)          1.614    19.521    Inst_vga_gen/dc_bias_reg[1]
    SLICE_X56Y39         LUT3 (Prop_lut3_I2_O)        0.124    19.645 r  Inst_vga_gen/e[6]_i_2/O
                         net (fo=1, routed)           0.984    20.629    Inst_vga_gen/e[6]_i_2_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I4_O)        0.124    20.753 r  Inst_vga_gen/e[6]_i_1/O
                         net (fo=1, routed)           0.000    20.753    dvid_1/TMDS_encoder_red/e_reg[6]_0
    SLICE_X59Y44         FDSE                                         r  dvid_1/TMDS_encoder_red/e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.518    15.100    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y44         FDSE                                         r  dvid_1/TMDS_encoder_red/e_reg[6]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X59Y44         FDSE (Setup_fdse_C_D)        0.031    15.587    dvid_1/TMDS_encoder_red/e_reg[6]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -20.753    
  -------------------------------------------------------------------
                         slack                                 -5.166    

Slack (VIOLATED) :        -5.086ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        11.704ns  (logic 2.493ns (21.300%)  route 9.211ns (78.700%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.297ns = ( 15.030 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X58Y41         FDRE                                         r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456     9.341 r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/Q
                         net (fo=1, routed)           0.658     9.999    Inst_vga_gen/queue_reg[15][vCounter][0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.123 r  Inst_vga_gen/e[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.123    Inst_vga_gen/e[0]_i_6__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.655 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.655    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.989 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532    12.521    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303    12.824 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249    14.073    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.139    15.336    Inst_vga_gen/count_reg[24]_4
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.460 r  Inst_vga_gen/dc_bias[3]_i_21__0/O
                         net (fo=10, routed)          1.491    16.952    Inst_vga_gen/dc_bias[3]_i_21__0_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I1_O)        0.124    17.076 f  Inst_vga_gen/dc_bias[3]_i_9__0/O
                         net (fo=4, routed)           1.120    18.196    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_5
    SLICE_X56Y37         LUT5 (Prop_lut5_I4_O)        0.124    18.320 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           1.159    19.479    dvid_1/TMDS_encoder_green/dc_bias[3]_i_24__0_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.603 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_7__0/O
                         net (fo=1, routed)           0.862    20.465    Inst_vga_gen/dc_bias_reg[3]_10
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124    20.589 r  Inst_vga_gen/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    20.589    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_5[2]
    SLICE_X55Y37         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.448    15.030    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X55Y37         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.481    15.511    
                         clock uncertainty           -0.039    15.472    
    SLICE_X55Y37         FDRE (Setup_fdre_C_D)        0.031    15.503    dvid_1/TMDS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                         -20.589    
  -------------------------------------------------------------------
                         slack                                 -5.086    

Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 2.573ns (22.136%)  route 9.051ns (77.864%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.301ns = ( 15.034 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           0.852    10.255    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X58Y39         LUT2 (Prop_lut2_I1_O)        0.124    10.379 r  Inst_vga_gen/e[0]_i_5/O
                         net (fo=1, routed)           0.000    10.379    Inst_vga_gen/e[0]_i_5_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.929 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.929    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.263 f  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=12, routed)          1.642    12.905    Inst_vga_gen/red_ram_p[5]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  Inst_vga_gen/dc_bias[3]_i_20/O
                         net (fo=1, routed)           1.176    14.384    Inst_vga_gen/dc_bias[3]_i_20_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.508 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=38, routed)          0.715    15.223    Inst_vga_gen/count_reg[27]
    SLICE_X65Y41         LUT5 (Prop_lut5_I0_O)        0.124    15.347 r  Inst_vga_gen/dc_bias[0]_i_4/O
                         net (fo=5, routed)           1.063    16.410    Inst_vga_gen/dc_bias[0]_i_4_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.124    16.534 r  Inst_vga_gen/dc_bias[3]_i_24_comp/O
                         net (fo=2, routed)           1.355    17.889    Inst_vga_gen/dc_bias[3]_i_24_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.013 r  Inst_vga_gen/dc_bias[3]_i_6/O
                         net (fo=15, routed)          1.119    19.132    Inst_vga_gen/dc_bias_reg[3]
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    19.256 r  Inst_vga_gen/dc_bias[3]_i_3/O
                         net (fo=1, routed)           1.129    20.385    Inst_vga_gen/dc_bias[3]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124    20.509 r  Inst_vga_gen/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    20.509    dvid_1/TMDS_encoder_red/D[3]
    SLICE_X57Y42         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.452    15.034    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X57Y42         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.481    15.515    
                         clock uncertainty           -0.039    15.476    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.029    15.505    dvid_1/TMDS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                         -20.509    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -4.853ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        11.556ns  (logic 2.573ns (22.265%)  route 8.983ns (77.735%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           0.852    10.255    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X58Y39         LUT2 (Prop_lut2_I1_O)        0.124    10.379 r  Inst_vga_gen/e[0]_i_5/O
                         net (fo=1, routed)           0.000    10.379    Inst_vga_gen/e[0]_i_5_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.929 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.929    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.263 f  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=12, routed)          1.642    12.905    Inst_vga_gen/red_ram_p[5]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  Inst_vga_gen/dc_bias[3]_i_20/O
                         net (fo=1, routed)           1.176    14.384    Inst_vga_gen/dc_bias[3]_i_20_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.508 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=38, routed)          0.878    15.386    Inst_vga_gen/count_reg[27]
    SLICE_X63Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.510 r  Inst_vga_gen/dc_bias[0]_i_3/O
                         net (fo=8, routed)           1.299    16.809    Inst_vga_gen/e[7]_i_2_0
    SLICE_X58Y44         LUT6 (Prop_lut6_I4_O)        0.124    16.933 r  Inst_vga_gen/dc_bias[1]_i_4/O
                         net (fo=2, routed)           0.834    17.767    Inst_vga_gen/dc_bias[1]_i_4_n_0
    SLICE_X59Y44         LUT3 (Prop_lut3_I0_O)        0.124    17.891 r  Inst_vga_gen/dc_bias[3]_i_17/O
                         net (fo=2, routed)           1.178    19.069    Inst_vga_gen/dc_bias[3]_i_17_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I1_O)        0.124    19.193 f  Inst_vga_gen/dc_bias[2]_i_2/O
                         net (fo=1, routed)           1.125    20.318    Inst_vga_gen/dc_bias[2]_i_2_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.442 r  Inst_vga_gen/dc_bias[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.442    dvid_1/TMDS_encoder_red/D[2]
    SLICE_X59Y46         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.518    15.100    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y46         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X59Y46         FDRE (Setup_fdre_C_D)        0.032    15.588    dvid_1/TMDS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                 -4.853    

Slack (VIOLATED) :        -3.994ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 2.369ns (22.324%)  route 8.243ns (77.676%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.299ns = ( 15.032 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X58Y41         FDRE                                         r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456     9.341 r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/Q
                         net (fo=1, routed)           0.658     9.999    Inst_vga_gen/queue_reg[15][vCounter][0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.123 r  Inst_vga_gen/e[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.123    Inst_vga_gen/e[0]_i_6__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.655 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.655    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.989 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532    12.521    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303    12.824 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249    14.073    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.139    15.336    Inst_vga_gen/count_reg[24]_4
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.460 r  Inst_vga_gen/dc_bias[3]_i_21__0/O
                         net (fo=10, routed)          1.243    16.703    Inst_vga_gen/dc_bias[3]_i_21__0_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    16.827 r  Inst_vga_gen/dc_bias[3]_i_19__0/O
                         net (fo=2, routed)           1.012    17.839    Inst_vga_gen/dc_bias[3]_i_19__0_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I0_O)        0.124    17.963 r  Inst_vga_gen/dc_bias[3]_i_6__0/O
                         net (fo=14, routed)          1.410    19.373    Inst_vga_gen/dc_bias_reg[3]_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124    19.497 r  Inst_vga_gen/e[7]_i_1__1/O
                         net (fo=1, routed)           0.000    19.497    dvid_1/TMDS_encoder_green/e_reg[7]_0[1]
    SLICE_X55Y39         FDRE                                         r  dvid_1/TMDS_encoder_green/e_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.450    15.032    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X55Y39         FDRE                                         r  dvid_1/TMDS_encoder_green/e_reg[7]/C
                         clock pessimism              0.481    15.513    
                         clock uncertainty           -0.039    15.474    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)        0.029    15.503    dvid_1/TMDS_encoder_green/e_reg[7]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                         -19.497    
  -------------------------------------------------------------------
                         slack                                 -3.994    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 2.369ns (22.326%)  route 8.242ns (77.674%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.299ns = ( 15.032 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X58Y41         FDRE                                         r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456     9.341 r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/Q
                         net (fo=1, routed)           0.658     9.999    Inst_vga_gen/queue_reg[15][vCounter][0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.123 r  Inst_vga_gen/e[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.123    Inst_vga_gen/e[0]_i_6__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.655 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.655    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.989 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532    12.521    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303    12.824 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249    14.073    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.139    15.336    Inst_vga_gen/count_reg[24]_4
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.460 r  Inst_vga_gen/dc_bias[3]_i_21__0/O
                         net (fo=10, routed)          1.257    16.717    dvid_1/TMDS_encoder_green/dc_bias[3]_i_21__0_n_0_alias
    SLICE_X56Y38         LUT6 (Prop_lut6_I0_O)        0.124    16.841 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_3__0_comp/O
                         net (fo=14, routed)          1.414    18.255    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124    18.379 r  Inst_vga_gen/e[4]_i_2__0/O
                         net (fo=1, routed)           0.993    19.372    Inst_vga_gen/e[4]_i_2__0_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    19.496 r  Inst_vga_gen/e[4]_i_1__0/O
                         net (fo=1, routed)           0.000    19.496    dvid_1/TMDS_encoder_green/e_reg[4]_0
    SLICE_X57Y38         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.450    15.032    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X57Y38         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[4]/C
                         clock pessimism              0.481    15.513    
                         clock uncertainty           -0.039    15.474    
    SLICE_X57Y38         FDSE (Setup_fdse_C_D)        0.032    15.506    dvid_1/TMDS_encoder_green/e_reg[4]
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                         -19.496    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.973ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_red/e_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.675ns  (logic 2.449ns (22.941%)  route 8.226ns (77.058%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           0.852    10.255    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X58Y39         LUT2 (Prop_lut2_I1_O)        0.124    10.379 r  Inst_vga_gen/e[0]_i_5/O
                         net (fo=1, routed)           0.000    10.379    Inst_vga_gen/e[0]_i_5_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.929 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.929    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.263 f  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=12, routed)          1.642    12.905    Inst_vga_gen/red_ram_p[5]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  Inst_vga_gen/dc_bias[3]_i_20/O
                         net (fo=1, routed)           1.176    14.384    Inst_vga_gen/dc_bias[3]_i_20_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.508 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=38, routed)          0.715    15.223    Inst_vga_gen/count_reg[27]
    SLICE_X65Y41         LUT5 (Prop_lut5_I0_O)        0.124    15.347 r  Inst_vga_gen/dc_bias[0]_i_4/O
                         net (fo=5, routed)           1.063    16.410    Inst_vga_gen/dc_bias[0]_i_4_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.124    16.534 r  Inst_vga_gen/dc_bias[3]_i_24_comp/O
                         net (fo=2, routed)           1.355    17.889    Inst_vga_gen/dc_bias[3]_i_24_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.013 r  Inst_vga_gen/dc_bias[3]_i_6/O
                         net (fo=15, routed)          1.423    19.436    Inst_vga_gen/dc_bias_reg[3]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.560 r  Inst_vga_gen/e[5]_i_1__0/O
                         net (fo=1, routed)           0.000    19.560    dvid_1/TMDS_encoder_red/e_reg[5]_0
    SLICE_X58Y45         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.518    15.100    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X58Y45         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[5]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)        0.031    15.587    dvid_1/TMDS_encoder_red/e_reg[5]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -19.560    
  -------------------------------------------------------------------
                         slack                                 -3.973    

Slack (VIOLATED) :        -3.940ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 2.658ns (24.969%)  route 7.987ns (75.031%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.302ns = ( 15.035 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           0.852    10.255    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X58Y39         LUT2 (Prop_lut2_I1_O)        0.124    10.379 r  Inst_vga_gen/e[0]_i_5/O
                         net (fo=1, routed)           0.000    10.379    Inst_vga_gen/e[0]_i_5_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.929 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.929    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.263 f  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=12, routed)          1.642    12.905    Inst_vga_gen/red_ram_p[5]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  Inst_vga_gen/dc_bias[3]_i_20/O
                         net (fo=1, routed)           1.176    14.384    Inst_vga_gen/dc_bias[3]_i_20_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.508 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=38, routed)          0.807    15.315    Inst_vga_gen/count_reg[27]
    SLICE_X61Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.439 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=6, routed)           1.216    16.655    Inst_vga_gen/count_reg[27]_3
    SLICE_X59Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.779 r  Inst_vga_gen/dc_bias[3]_i_39/O
                         net (fo=2, routed)           0.888    17.667    Inst_vga_gen/dc_bias[3]_i_39_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    17.791 r  Inst_vga_gen/dc_bias[1]_i_5/O
                         net (fo=1, routed)           1.407    19.198    Inst_vga_gen/dc_bias[1]_i_5_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.322 r  Inst_vga_gen/dc_bias[1]_i_2/O
                         net (fo=1, routed)           0.000    19.322    Inst_vga_gen/dc_bias[1]_i_2_n_0
    SLICE_X56Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    19.531 r  Inst_vga_gen/dc_bias_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    19.531    dvid_1/TMDS_encoder_red/D[1]
    SLICE_X56Y44         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.453    15.035    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X56Y44         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.481    15.516    
                         clock uncertainty           -0.039    15.477    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)        0.113    15.590    dvid_1/TMDS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -19.531    
  -------------------------------------------------------------------
                         slack                                 -3.940    

Slack (VIOLATED) :        -3.903ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.604ns  (logic 2.583ns (24.358%)  route 8.021ns (75.642%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.299ns = ( 15.032 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X58Y41         FDRE                                         r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456     9.341 r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14_srlopt/Q
                         net (fo=1, routed)           0.658     9.999    Inst_vga_gen/queue_reg[15][vCounter][0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.123 r  Inst_vga_gen/e[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.123    Inst_vga_gen/e[0]_i_6__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.655 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.655    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.989 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532    12.521    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303    12.824 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249    14.073    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.098    15.295    Inst_vga_gen/count_reg[24]_4
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.419 r  Inst_vga_gen/dc_bias[3]_i_16/O
                         net (fo=4, routed)           0.931    16.350    Inst_vga_gen/count_reg[27]_6
    SLICE_X55Y40         LUT5 (Prop_lut5_I1_O)        0.124    16.474 r  Inst_vga_gen/dc_bias[3]_i_26__0/O
                         net (fo=3, routed)           0.878    17.352    Inst_vga_gen/dc_bias[3]_i_26__0_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.476 r  Inst_vga_gen/dc_bias[1]_i_10/O
                         net (fo=1, routed)           1.676    19.152    Inst_vga_gen/dc_bias[1]_i_10_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I3_O)        0.124    19.276 r  Inst_vga_gen/dc_bias[1]_i_3__0/O
                         net (fo=1, routed)           0.000    19.276    Inst_vga_gen/dc_bias[1]_i_3__0_n_0
    SLICE_X54Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    19.490 r  Inst_vga_gen/dc_bias_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.490    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_5[1]
    SLICE_X54Y39         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.450    15.032    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X54Y39         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.481    15.513    
                         clock uncertainty           -0.039    15.474    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.113    15.587    dvid_1/TMDS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -19.490    
  -------------------------------------------------------------------
                         slack                                 -3.903    

Slack (VIOLATED) :        -3.880ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 2.449ns (23.177%)  route 8.118ns (76.823%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 15.101 - 6.733 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           0.852    10.255    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X58Y39         LUT2 (Prop_lut2_I1_O)        0.124    10.379 r  Inst_vga_gen/e[0]_i_5/O
                         net (fo=1, routed)           0.000    10.379    Inst_vga_gen/e[0]_i_5_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.929 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.929    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.263 f  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=12, routed)          1.642    12.905    Inst_vga_gen/red_ram_p[5]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  Inst_vga_gen/dc_bias[3]_i_20/O
                         net (fo=1, routed)           1.176    14.384    Inst_vga_gen/dc_bias[3]_i_20_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.508 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=38, routed)          0.715    15.223    Inst_vga_gen/count_reg[27]
    SLICE_X65Y41         LUT5 (Prop_lut5_I0_O)        0.124    15.347 r  Inst_vga_gen/dc_bias[0]_i_4/O
                         net (fo=5, routed)           1.063    16.410    Inst_vga_gen/dc_bias[0]_i_4_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.124    16.534 r  Inst_vga_gen/dc_bias[3]_i_24_comp/O
                         net (fo=2, routed)           1.355    17.889    Inst_vga_gen/dc_bias[3]_i_24_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.013 r  Inst_vga_gen/dc_bias[3]_i_6/O
                         net (fo=15, routed)          1.315    19.328    Inst_vga_gen/dc_bias_reg[3]
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  Inst_vga_gen/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    19.452    dvid_1/TMDS_encoder_red/D[0]
    SLICE_X62Y43         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.519    15.101    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X62Y43         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[0]/C
                         clock pessimism              0.481    15.582    
                         clock uncertainty           -0.039    15.543    
    SLICE_X62Y43         FDRE (Setup_fdre_C_D)        0.029    15.572    dvid_1/TMDS_encoder_red/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         15.572    
                         arrival time                         -19.452    
  -------------------------------------------------------------------
                         slack                                 -3.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.594     2.759    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X63Y41         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  dvid_1/TMDS_encoder_red/e_reg[0]/Q
                         net (fo=1, routed)           0.102     3.002    dvid_1/TMDS_encoder_red_n_17
    SLICE_X65Y42         FDRE                                         r  dvid_1/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.865     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X65Y42         FDRE                                         r  dvid_1/latched_red_reg[0]/C
                         clock pessimism             -0.826     2.775    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.070     2.845    dvid_1/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.594     2.759    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X63Y41         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  dvid_1/TMDS_encoder_red/e_reg[8]/Q
                         net (fo=1, routed)           0.112     3.012    dvid_1/TMDS_encoder_red_n_9
    SLICE_X63Y42         FDRE                                         r  dvid_1/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.865     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X63Y42         FDRE                                         r  dvid_1/latched_red_reg[8]/C
                         clock pessimism             -0.826     2.775    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.070     2.845    dvid_1/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.595     2.760    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X63Y43         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/TMDS_encoder_red/e_reg[9]/Q
                         net (fo=1, routed)           0.110     3.011    dvid_1/TMDS_encoder_red_n_8
    SLICE_X63Y42         FDRE                                         r  dvid_1/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.865     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X63Y42         FDRE                                         r  dvid_1/latched_red_reg[9]/C
                         clock pessimism             -0.826     2.775    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.066     2.841    dvid_1/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.897%)  route 0.210ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     2.923 r  Inst_vga_gen/queue_reg[0][vCounter][7]/Q
                         net (fo=8, routed)           0.210     3.132    Inst_vga_gen/queue_reg[0][vCounter][7]
    SLICE_X60Y41         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y41         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
                         clock pessimism             -0.825     2.774    
    SLICE_X60Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.957    Inst_vga_gen/queue_reg[14][vCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/latched_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.594     2.759    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y40         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164     2.923 r  dvid_1/TMDS_encoder_blue/e_reg[6]/Q
                         net (fo=1, routed)           0.112     3.035    dvid_1/TMDS_encoder_blue_n_5
    SLICE_X65Y41         FDRE                                         r  dvid_1/latched_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.865     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X65Y41         FDRE                                         r  dvid_1/latched_blue_reg[6]/C
                         clock pessimism             -0.826     2.775    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.070     2.845    dvid_1/latched_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.103%)  route 0.194ns (57.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X62Y44         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           0.194     3.095    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X60Y42         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
                         clock pessimism             -0.805     2.794    
    SLICE_X60Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.903    Inst_vga_gen/queue_reg[14][hCounter][1]_srl14
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.957%)  route 0.152ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164     2.923 r  Inst_vga_gen/queue_reg[0][vCounter][3]/Q
                         net (fo=7, routed)           0.152     3.074    Inst_vga_gen/queue_reg[0][vCounter][3]
    SLICE_X60Y41         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y41         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
                         clock pessimism             -0.825     2.774    
    SLICE_X60Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.882    Inst_vga_gen/queue_reg[14][vCounter][3]_srl14
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.962%)  route 0.152ns (48.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164     2.923 r  Inst_vga_gen/queue_reg[0][vCounter][0]/Q
                         net (fo=7, routed)           0.152     3.074    Inst_vga_gen/queue_reg[0][vCounter][0]
    SLICE_X60Y41         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y41         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
                         clock pessimism             -0.825     2.774    
    SLICE_X60Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.876    Inst_vga_gen/queue_reg[14][vCounter][0]_srl14
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.506%)  route 0.148ns (47.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164     2.923 r  Inst_vga_gen/queue_reg[0][vCounter][2]/Q
                         net (fo=6, routed)           0.148     3.071    Inst_vga_gen/queue_reg[0][vCounter][2]
    SLICE_X60Y41         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y41         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
                         clock pessimism             -0.825     2.774    
    SLICE_X60Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.868    Inst_vga_gen/queue_reg[14][vCounter][2]_srl14
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/latched_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.933%)  route 0.180ns (56.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.594     2.759    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y43         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  dvid_1/TMDS_encoder_red/e_reg[3]/Q
                         net (fo=1, routed)           0.180     3.080    dvid_1/TMDS_encoder_red_n_14
    SLICE_X65Y40         FDRE                                         r  dvid_1/latched_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.865     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X65Y40         FDRE                                         r  dvid_1/latched_red_reg[3]/C
                         clock pessimism             -0.805     2.796    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.066     2.862    dvid_1/latched_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.862    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.733
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.733       4.578      BUFGCTRL_X0Y0    cEng_pixel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.733       5.484      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.733       206.627    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y44     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y44     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y44     Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y44     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y44     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y44     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y44     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y44     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y44     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y41     Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  cEng_pixel

Setup :           42  Failing Endpoints,  Worst Slack      -10.326ns,  Total Violation     -357.724ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.326ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        13.410ns  (logic 1.660ns (12.379%)  route 11.750ns (87.621%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.363ns = ( 4883.312 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 f  count_reg[24]/Q
                         net (fo=21, routed)          2.007  4882.848    dvid_1/TMDS_encoder_blue/led_OBUF[0]
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124  4882.972 f  dvid_1/TMDS_encoder_blue/e[4]_i_3/O
                         net (fo=1, routed)           1.503  4884.475    dvid_1/TMDS_encoder_blue/e[4]_i_3_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.124  4884.599 r  dvid_1/TMDS_encoder_blue/e[4]_i_2/O
                         net (fo=27, routed)          1.135  4885.733    dvid_1/TMDS_encoder_blue/e[4]_i_2_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I2_O)        0.124  4885.857 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_15__1/O
                         net (fo=3, routed)           1.293  4887.150    dvid_1/TMDS_encoder_blue/dc_bias[3]_i_15__1_n_0
    SLICE_X61Y37         LUT5 (Prop_lut5_I0_O)        0.124  4887.274 r  dvid_1/TMDS_encoder_blue/dc_bias[1]_i_16/O
                         net (fo=2, routed)           1.239  4888.514    dvid_1/TMDS_encoder_blue/dc_bias[1]_i_16_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.124  4888.638 f  dvid_1/TMDS_encoder_blue/dc_bias[1]_i_7__1/O
                         net (fo=2, routed)           1.220  4889.858    dvid_1/TMDS_encoder_blue/dc_bias[1]_i_7__1_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124  4889.982 r  dvid_1/TMDS_encoder_blue/dc_bias[2]_i_7__1/O
                         net (fo=2, routed)           1.793  4891.775    dvid_1/TMDS_encoder_blue/dc_bias[2]_i_7__1_n_0
    SLICE_X62Y37         LUT4 (Prop_lut4_I3_O)        0.124  4891.899 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_9__1/O
                         net (fo=1, routed)           1.559  4893.458    dvid_1/TMDS_encoder_blue/dc_bias[3]_i_9__1_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I4_O)        0.124  4893.583 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           0.000  4893.583    dvid_1/TMDS_encoder_blue/dc_bias[3]_i_3__1_n_0
    SLICE_X62Y36         MUXF7 (Prop_muxf7_I0_O)      0.212  4893.794 r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000  4893.794    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_i_1_n_0
    SLICE_X62Y36         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.514  4883.312    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y36         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.194  4883.505    
                         clock uncertainty           -0.101  4883.404    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.064  4883.468    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                       4883.469    
                         arrival time                       -4893.795    
  -------------------------------------------------------------------
                         slack                                -10.326    

Slack (VIOLATED) :        -10.245ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        13.230ns  (logic 2.362ns (17.853%)  route 10.868ns (82.147%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.297ns = ( 4883.246 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 r  count_reg[24]/Q
                         net (fo=21, routed)          2.315  4883.156    Inst_vga_gen/led_OBUF[0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124  4883.280 r  Inst_vga_gen/e[0]_i_3__0/O
                         net (fo=1, routed)           0.000  4883.280    Inst_vga_gen/e[0]_i_3__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4883.681 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000  4883.681    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4884.015 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532  4885.547    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303  4885.850 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249  4887.099    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124  4887.223 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.139  4888.362    Inst_vga_gen/count_reg[24]_4
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124  4888.486 r  Inst_vga_gen/dc_bias[3]_i_21__0/O
                         net (fo=10, routed)          1.491  4889.978    Inst_vga_gen/dc_bias[3]_i_21__0_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I1_O)        0.124  4890.102 f  Inst_vga_gen/dc_bias[3]_i_9__0/O
                         net (fo=4, routed)           1.120  4891.221    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_5
    SLICE_X56Y37         LUT5 (Prop_lut5_I4_O)        0.124  4891.345 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           1.159  4892.505    dvid_1/TMDS_encoder_green/dc_bias[3]_i_24__0_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124  4892.629 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_7__0/O
                         net (fo=1, routed)           0.862  4893.491    Inst_vga_gen/dc_bias_reg[3]_10
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124  4893.615 r  Inst_vga_gen/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000  4893.615    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_5[2]
    SLICE_X55Y37         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.448  4883.246    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X55Y37         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.194  4883.439    
                         clock uncertainty           -0.101  4883.338    
    SLICE_X55Y37         FDRE (Setup_fdre_C_D)        0.031  4883.369    dvid_1/TMDS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                       4883.370    
                         arrival time                       -4893.615    
  -------------------------------------------------------------------
                         slack                                -10.245    

Slack (VIOLATED) :        -9.933ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_red/e_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        12.987ns  (logic 2.359ns (18.164%)  route 10.628ns (81.836%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 4883.316 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 r  count_reg[23]/Q
                         net (fo=20, routed)          2.186  4883.027    Inst_vga_gen/count_reg[2]
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124  4883.151 r  Inst_vga_gen/e[0]_i_4/O
                         net (fo=1, routed)           0.000  4883.151    Inst_vga_gen/e[0]_i_4_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  4883.549 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000  4883.549    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4883.883 f  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=12, routed)          1.642  4885.524    Inst_vga_gen/red_ram_p[5]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.303  4885.828 r  Inst_vga_gen/dc_bias[3]_i_20/O
                         net (fo=1, routed)           1.176  4887.003    Inst_vga_gen/dc_bias[3]_i_20_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124  4887.127 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=38, routed)          0.715  4887.842    Inst_vga_gen/count_reg[27]
    SLICE_X65Y41         LUT5 (Prop_lut5_I0_O)        0.124  4887.966 r  Inst_vga_gen/dc_bias[0]_i_4/O
                         net (fo=5, routed)           1.051  4889.017    Inst_vga_gen/dc_bias[0]_i_4_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I2_O)        0.124  4889.141 r  Inst_vga_gen/dc_bias[2]_i_11__0/O
                         net (fo=2, routed)           1.261  4890.402    Inst_vga_gen/dc_bias[2]_i_11__0_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I5_O)        0.124  4890.526 r  Inst_vga_gen/dc_bias[2]_i_3/O
                         net (fo=14, routed)          1.614  4892.141    Inst_vga_gen/dc_bias_reg[1]
    SLICE_X56Y39         LUT3 (Prop_lut3_I2_O)        0.124  4892.265 r  Inst_vga_gen/e[6]_i_2/O
                         net (fo=1, routed)           0.984  4893.249    Inst_vga_gen/e[6]_i_2_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I4_O)        0.124  4893.373 r  Inst_vga_gen/e[6]_i_1/O
                         net (fo=1, routed)           0.000  4893.373    dvid_1/TMDS_encoder_red/e_reg[6]_0
    SLICE_X59Y44         FDSE                                         r  dvid_1/TMDS_encoder_red/e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.518  4883.316    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y44         FDSE                                         r  dvid_1/TMDS_encoder_red/e_reg[6]/C
                         clock pessimism              0.194  4883.509    
                         clock uncertainty           -0.101  4883.409    
    SLICE_X59Y44         FDSE (Setup_fdse_C_D)        0.031  4883.439    dvid_1/TMDS_encoder_red/e_reg[6]
  -------------------------------------------------------------------
                         required time                       4883.439    
                         arrival time                       -4893.373    
  -------------------------------------------------------------------
                         slack                                 -9.933    

Slack (VIOLATED) :        -9.757ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        12.743ns  (logic 2.359ns (18.511%)  route 10.384ns (81.488%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.301ns = ( 4883.250 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 r  count_reg[23]/Q
                         net (fo=20, routed)          2.186  4883.027    Inst_vga_gen/count_reg[2]
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124  4883.151 r  Inst_vga_gen/e[0]_i_4/O
                         net (fo=1, routed)           0.000  4883.151    Inst_vga_gen/e[0]_i_4_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  4883.549 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000  4883.549    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4883.883 f  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=12, routed)          1.642  4885.524    Inst_vga_gen/red_ram_p[5]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.303  4885.828 r  Inst_vga_gen/dc_bias[3]_i_20/O
                         net (fo=1, routed)           1.176  4887.003    Inst_vga_gen/dc_bias[3]_i_20_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124  4887.127 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=38, routed)          0.715  4887.842    Inst_vga_gen/count_reg[27]
    SLICE_X65Y41         LUT5 (Prop_lut5_I0_O)        0.124  4887.966 r  Inst_vga_gen/dc_bias[0]_i_4/O
                         net (fo=5, routed)           1.063  4889.029    Inst_vga_gen/dc_bias[0]_i_4_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.124  4889.153 r  Inst_vga_gen/dc_bias[3]_i_24_comp/O
                         net (fo=2, routed)           1.355  4890.508    Inst_vga_gen/dc_bias[3]_i_24_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I3_O)        0.124  4890.632 r  Inst_vga_gen/dc_bias[3]_i_6/O
                         net (fo=15, routed)          1.119  4891.751    Inst_vga_gen/dc_bias_reg[3]
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124  4891.875 r  Inst_vga_gen/dc_bias[3]_i_3/O
                         net (fo=1, routed)           1.129  4893.004    Inst_vga_gen/dc_bias[3]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124  4893.128 r  Inst_vga_gen/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000  4893.128    dvid_1/TMDS_encoder_red/D[3]
    SLICE_X57Y42         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.452  4883.250    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X57Y42         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.194  4883.443    
                         clock uncertainty           -0.101  4883.343    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.029  4883.372    dvid_1/TMDS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                       4883.372    
                         arrival time                       -4893.129    
  -------------------------------------------------------------------
                         slack                                 -9.757    

Slack (VIOLATED) :        -9.620ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        12.676ns  (logic 2.359ns (18.610%)  route 10.317ns (81.390%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 4883.316 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 r  count_reg[23]/Q
                         net (fo=20, routed)          2.186  4883.027    Inst_vga_gen/count_reg[2]
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124  4883.151 r  Inst_vga_gen/e[0]_i_4/O
                         net (fo=1, routed)           0.000  4883.151    Inst_vga_gen/e[0]_i_4_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  4883.549 r  Inst_vga_gen/e_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000  4883.549    Inst_vga_gen/e_reg[0]_i_2_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4883.883 f  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=12, routed)          1.642  4885.524    Inst_vga_gen/red_ram_p[5]
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.303  4885.828 r  Inst_vga_gen/dc_bias[3]_i_20/O
                         net (fo=1, routed)           1.176  4887.003    Inst_vga_gen/dc_bias[3]_i_20_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124  4887.127 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=38, routed)          0.878  4888.005    Inst_vga_gen/count_reg[27]
    SLICE_X63Y43         LUT2 (Prop_lut2_I0_O)        0.124  4888.129 r  Inst_vga_gen/dc_bias[0]_i_3/O
                         net (fo=8, routed)           1.299  4889.428    Inst_vga_gen/e[7]_i_2_0
    SLICE_X58Y44         LUT6 (Prop_lut6_I4_O)        0.124  4889.552 r  Inst_vga_gen/dc_bias[1]_i_4/O
                         net (fo=2, routed)           0.834  4890.387    Inst_vga_gen/dc_bias[1]_i_4_n_0
    SLICE_X59Y44         LUT3 (Prop_lut3_I0_O)        0.124  4890.511 r  Inst_vga_gen/dc_bias[3]_i_17/O
                         net (fo=2, routed)           1.178  4891.688    Inst_vga_gen/dc_bias[3]_i_17_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I1_O)        0.124  4891.812 f  Inst_vga_gen/dc_bias[2]_i_2/O
                         net (fo=1, routed)           1.125  4892.937    Inst_vga_gen/dc_bias[2]_i_2_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I3_O)        0.124  4893.061 r  Inst_vga_gen/dc_bias[2]_i_1_comp/O
                         net (fo=1, routed)           0.000  4893.061    dvid_1/TMDS_encoder_red/D[2]
    SLICE_X59Y46         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.518  4883.316    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y46         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.194  4883.509    
                         clock uncertainty           -0.101  4883.409    
    SLICE_X59Y46         FDRE (Setup_fdre_C_D)        0.032  4883.441    dvid_1/TMDS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                       4883.441    
                         arrival time                       -4893.061    
  -------------------------------------------------------------------
                         slack                                 -9.620    

Slack (VIOLATED) :        -9.153ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        12.138ns  (logic 2.238ns (18.438%)  route 9.900ns (81.562%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.299ns = ( 4883.248 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 r  count_reg[24]/Q
                         net (fo=21, routed)          2.315  4883.156    Inst_vga_gen/led_OBUF[0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124  4883.280 r  Inst_vga_gen/e[0]_i_3__0/O
                         net (fo=1, routed)           0.000  4883.280    Inst_vga_gen/e[0]_i_3__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4883.681 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000  4883.681    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4884.015 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532  4885.547    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303  4885.850 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249  4887.099    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124  4887.223 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.139  4888.362    Inst_vga_gen/count_reg[24]_4
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124  4888.486 r  Inst_vga_gen/dc_bias[3]_i_21__0/O
                         net (fo=10, routed)          1.243  4889.729    Inst_vga_gen/dc_bias[3]_i_21__0_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124  4889.854 r  Inst_vga_gen/dc_bias[3]_i_19__0/O
                         net (fo=2, routed)           1.012  4890.866    Inst_vga_gen/dc_bias[3]_i_19__0_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I0_O)        0.124  4890.990 r  Inst_vga_gen/dc_bias[3]_i_6__0/O
                         net (fo=14, routed)          1.410  4892.399    Inst_vga_gen/dc_bias_reg[3]_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124  4892.523 r  Inst_vga_gen/e[7]_i_1__1/O
                         net (fo=1, routed)           0.000  4892.523    dvid_1/TMDS_encoder_green/e_reg[7]_0[1]
    SLICE_X55Y39         FDRE                                         r  dvid_1/TMDS_encoder_green/e_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.450  4883.248    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X55Y39         FDRE                                         r  dvid_1/TMDS_encoder_green/e_reg[7]/C
                         clock pessimism              0.194  4883.441    
                         clock uncertainty           -0.101  4883.340    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)        0.029  4883.369    dvid_1/TMDS_encoder_green/e_reg[7]
  -------------------------------------------------------------------
                         required time                       4883.370    
                         arrival time                       -4892.523    
  -------------------------------------------------------------------
                         slack                                 -9.153    

Slack (VIOLATED) :        -9.149ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        12.137ns  (logic 2.238ns (18.440%)  route 9.899ns (81.560%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.299ns = ( 4883.248 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 r  count_reg[24]/Q
                         net (fo=21, routed)          2.315  4883.156    Inst_vga_gen/led_OBUF[0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124  4883.280 r  Inst_vga_gen/e[0]_i_3__0/O
                         net (fo=1, routed)           0.000  4883.280    Inst_vga_gen/e[0]_i_3__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4883.681 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000  4883.681    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4884.015 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532  4885.547    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303  4885.850 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249  4887.099    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124  4887.223 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.139  4888.362    Inst_vga_gen/count_reg[24]_4
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124  4888.486 r  Inst_vga_gen/dc_bias[3]_i_21__0/O
                         net (fo=10, routed)          1.257  4889.743    dvid_1/TMDS_encoder_green/dc_bias[3]_i_21__0_n_0_alias
    SLICE_X56Y38         LUT6 (Prop_lut6_I0_O)        0.124  4889.867 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_3__0_comp/O
                         net (fo=14, routed)          1.414  4891.281    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124  4891.405 r  Inst_vga_gen/e[4]_i_2__0/O
                         net (fo=1, routed)           0.993  4892.398    Inst_vga_gen/e[4]_i_2__0_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124  4892.522 r  Inst_vga_gen/e[4]_i_1__0/O
                         net (fo=1, routed)           0.000  4892.522    dvid_1/TMDS_encoder_green/e_reg[4]_0
    SLICE_X57Y38         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.450  4883.248    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X57Y38         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[4]/C
                         clock pessimism              0.194  4883.441    
                         clock uncertainty           -0.101  4883.340    
    SLICE_X57Y38         FDSE (Setup_fdse_C_D)        0.032  4883.373    dvid_1/TMDS_encoder_green/e_reg[4]
  -------------------------------------------------------------------
                         required time                       4883.373    
                         arrival time                       -4892.522    
  -------------------------------------------------------------------
                         slack                                 -9.149    

Slack (VIOLATED) :        -9.062ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        12.130ns  (logic 2.452ns (20.214%)  route 9.678ns (79.786%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.299ns = ( 4883.248 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 r  count_reg[24]/Q
                         net (fo=21, routed)          2.315  4883.156    Inst_vga_gen/led_OBUF[0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124  4883.280 r  Inst_vga_gen/e[0]_i_3__0/O
                         net (fo=1, routed)           0.000  4883.280    Inst_vga_gen/e[0]_i_3__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4883.681 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000  4883.681    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4884.015 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532  4885.547    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303  4885.850 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249  4887.099    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124  4887.223 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.098  4888.321    Inst_vga_gen/count_reg[24]_4
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124  4888.445 r  Inst_vga_gen/dc_bias[3]_i_16/O
                         net (fo=4, routed)           0.931  4889.376    Inst_vga_gen/count_reg[27]_6
    SLICE_X55Y40         LUT5 (Prop_lut5_I1_O)        0.124  4889.500 r  Inst_vga_gen/dc_bias[3]_i_26__0/O
                         net (fo=3, routed)           0.878  4890.378    Inst_vga_gen/dc_bias[3]_i_26__0_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.124  4890.502 r  Inst_vga_gen/dc_bias[1]_i_10/O
                         net (fo=1, routed)           1.676  4892.178    Inst_vga_gen/dc_bias[1]_i_10_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I3_O)        0.124  4892.302 r  Inst_vga_gen/dc_bias[1]_i_3__0/O
                         net (fo=1, routed)           0.000  4892.302    Inst_vga_gen/dc_bias[1]_i_3__0_n_0
    SLICE_X54Y39         MUXF7 (Prop_muxf7_I1_O)      0.214  4892.516 r  Inst_vga_gen/dc_bias_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000  4892.516    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_5[1]
    SLICE_X54Y39         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.450  4883.248    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X54Y39         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.194  4883.441    
                         clock uncertainty           -0.101  4883.340    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.113  4883.453    dvid_1/TMDS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                       4883.454    
                         arrival time                       -4892.516    
  -------------------------------------------------------------------
                         slack                                 -9.062    

Slack (VIOLATED) :        -9.019ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        12.086ns  (logic 2.452ns (20.288%)  route 9.634ns (79.712%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.298ns = ( 4883.247 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 r  count_reg[24]/Q
                         net (fo=21, routed)          2.315  4883.156    Inst_vga_gen/led_OBUF[0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124  4883.280 r  Inst_vga_gen/e[0]_i_3__0/O
                         net (fo=1, routed)           0.000  4883.280    Inst_vga_gen/e[0]_i_3__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4883.681 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000  4883.681    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4884.015 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532  4885.547    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303  4885.850 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249  4887.099    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124  4887.223 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.139  4888.362    Inst_vga_gen/count_reg[24]_4
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124  4888.486 r  Inst_vga_gen/dc_bias[3]_i_21__0/O
                         net (fo=10, routed)          1.491  4889.978    Inst_vga_gen/dc_bias[3]_i_21__0_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I1_O)        0.124  4890.102 r  Inst_vga_gen/dc_bias[3]_i_9__0/O
                         net (fo=4, routed)           0.826  4890.928    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_5
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124  4891.052 r  dvid_1/TMDS_encoder_green/dc_bias[2]_i_7__0/O
                         net (fo=1, routed)           1.082  4892.133    Inst_vga_gen/dc_bias_reg[2]_2
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124  4892.257 r  Inst_vga_gen/dc_bias[2]_i_3__0/O
                         net (fo=1, routed)           0.000  4892.257    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_4
    SLICE_X54Y38         MUXF7 (Prop_muxf7_I1_O)      0.214  4892.471 r  dvid_1/TMDS_encoder_green/dc_bias_reg[2]_i_1/O
                         net (fo=1, routed)           0.000  4892.471    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_i_1_n_0
    SLICE_X54Y38         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.449  4883.247    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X54Y38         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.194  4883.440    
                         clock uncertainty           -0.101  4883.339    
    SLICE_X54Y38         FDRE (Setup_fdre_C_D)        0.113  4883.452    dvid_1/TMDS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                       4883.453    
                         arrival time                       -4892.472    
  -------------------------------------------------------------------
                         slack                                 -9.019    

Slack (VIOLATED) :        -8.986ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.028ns  (cEng_pixel rise@4874.949ns - sys_clk_pin rise@4874.921ns)
  Data Path Delay:        11.974ns  (logic 2.238ns (18.690%)  route 9.736ns (81.310%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.301ns = ( 4883.250 - 4874.949 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 4880.385 - 4874.921 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4874.921  4874.921 r  
    A16                                               0.000  4874.921 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.921    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  4876.378 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  4878.652    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4878.748 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.637  4880.385    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456  4880.841 r  count_reg[24]/Q
                         net (fo=21, routed)          2.315  4883.156    Inst_vga_gen/led_OBUF[0]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124  4883.280 r  Inst_vga_gen/e[0]_i_3__0/O
                         net (fo=1, routed)           0.000  4883.280    Inst_vga_gen/e[0]_i_3__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  4883.681 r  Inst_vga_gen/e_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000  4883.681    Inst_vga_gen/e_reg[0]_i_2__0_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  4884.015 f  Inst_vga_gen/e_reg[5]_i_3__0/O[1]
                         net (fo=14, routed)          1.532  4885.547    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y40         LUT6 (Prop_lut6_I1_O)        0.303  4885.850 f  Inst_vga_gen/e[7]_i_4/O
                         net (fo=1, routed)           1.249  4887.099    Inst_vga_gen/e[7]_i_4_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124  4887.223 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=27, routed)          1.139  4888.362    Inst_vga_gen/count_reg[24]_4
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124  4888.486 r  Inst_vga_gen/dc_bias[3]_i_21__0/O
                         net (fo=10, routed)          1.243  4889.729    Inst_vga_gen/dc_bias[3]_i_21__0_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124  4889.854 r  Inst_vga_gen/dc_bias[3]_i_19__0/O
                         net (fo=2, routed)           1.012  4890.866    Inst_vga_gen/dc_bias[3]_i_19__0_n_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I0_O)        0.124  4890.990 r  Inst_vga_gen/dc_bias[3]_i_6__0/O
                         net (fo=14, routed)          1.246  4892.236    Inst_vga_gen/dc_bias_reg[3]_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I1_O)        0.124  4892.360 r  Inst_vga_gen/e[2]_i_1__1/O
                         net (fo=1, routed)           0.000  4892.360    dvid_1/TMDS_encoder_green/e_reg[2]_0
    SLICE_X57Y41         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   4874.949  4874.949 r  
    A16                                               0.000  4874.949 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  4874.949    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  4876.336 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  4878.491    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4878.582 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.460  4880.042    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4880.125 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  4881.707    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4881.797 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.452  4883.250    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X57Y41         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[2]/C
                         clock pessimism              0.194  4883.443    
                         clock uncertainty           -0.101  4883.343    
    SLICE_X57Y41         FDSE (Setup_fdse_C_D)        0.031  4883.374    dvid_1/TMDS_encoder_green/e_reg[2]
  -------------------------------------------------------------------
                         required time                       4883.374    
                         arrival time                       -4892.359    
  -------------------------------------------------------------------
                         slack                                 -8.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.567ns (14.316%)  route 3.394ns (85.684%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.883ns
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519     5.152    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.367     5.519 r  count_reg[23]/Q
                         net (fo=20, routed)          1.695     7.214    dvid_1/TMDS_encoder_blue/count_reg[2]
    SLICE_X62Y39         LUT3 (Prop_lut3_I1_O)        0.100     7.314 r  dvid_1/TMDS_encoder_blue/dc_bias[0]_i_4__1/O
                         net (fo=1, routed)           1.699     9.013    dvid_1/TMDS_encoder_blue/dc_bias[0]_i_4__1_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.100     9.113 r  dvid_1/TMDS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.113    dvid_1/TMDS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X63Y37         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.634     8.883    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y37         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism             -0.194     8.690    
                         clock uncertainty            0.101     8.791    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.269     9.060    dvid_1/TMDS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.060    
                         arrival time                           9.113    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.667ns (16.223%)  route 3.445ns (83.777%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        3.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.885ns
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.520     5.153    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.367     5.520 r  count_reg[27]/Q
                         net (fo=15, routed)          1.098     6.618    dvid_1/TMDS_encoder_blue/led_OBUF[3]
    SLICE_X62Y40         LUT4 (Prop_lut4_I3_O)        0.100     6.718 r  dvid_1/TMDS_encoder_blue/dc_bias[0]_i_7/O
                         net (fo=8, routed)           1.240     7.959    dvid_1/TMDS_encoder_blue/dc_bias[0]_i_7_n_0
    SLICE_X64Y38         LUT6 (Prop_lut6_I0_O)        0.100     8.059 r  dvid_1/TMDS_encoder_blue/e[6]_i_2__0/O
                         net (fo=2, routed)           1.106     9.165    Inst_vga_gen/e_reg[2]
    SLICE_X64Y40         LUT6 (Prop_lut6_I1_O)        0.100     9.265 r  Inst_vga_gen/e[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.265    dvid_1/TMDS_encoder_blue/e_reg[6]_0[1]
    SLICE_X64Y40         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y40         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[6]/C
                         clock pessimism             -0.194     8.692    
                         clock uncertainty            0.101     8.793    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.330     9.123    dvid_1/TMDS_encoder_blue/e_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.123    
                         arrival time                           9.265    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 count_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.567ns (13.753%)  route 3.556ns (86.247%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.885ns
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519     5.152    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367     5.519 r  count_reg[21]_replica/Q
                         net (fo=22, routed)          1.855     7.374    dvid_1/TMDS_encoder_blue/count_reg[21]_repN_alias
    SLICE_X63Y40         LUT6 (Prop_lut6_I2_O)        0.100     7.474 r  dvid_1/TMDS_encoder_blue/e[4]_i_2/O
                         net (fo=27, routed)          1.701     9.175    dvid_1/TMDS_encoder_blue/e[4]_i_2_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I3_O)        0.100     9.275 r  dvid_1/TMDS_encoder_blue/e[1]_i_1/O
                         net (fo=1, routed)           0.000     9.275    dvid_1/TMDS_encoder_blue/e[1]_i_1_n_0
    SLICE_X64Y39         FDSE                                         r  dvid_1/TMDS_encoder_blue/e_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y39         FDSE                                         r  dvid_1/TMDS_encoder_blue/e_reg[1]/C
                         clock pessimism             -0.194     8.692    
                         clock uncertainty            0.101     8.793    
    SLICE_X64Y39         FDSE (Hold_fdse_C_D)         0.330     9.123    dvid_1/TMDS_encoder_blue/e_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.123    
                         arrival time                           9.275    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.338ns (16.086%)  route 1.763ns (83.914%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  count_reg[28]/Q
                         net (fo=12, routed)          0.626     2.414    dvid_1/TMDS_encoder_blue/led_OBUF[4]
    SLICE_X64Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.459 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_19__1/O
                         net (fo=1, routed)           0.559     3.018    dvid_1/TMDS_encoder_blue/dc_bias[3]_i_19__1_n_0
    SLICE_X62Y37         LUT4 (Prop_lut4_I1_O)        0.045     3.063 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_9__1/O
                         net (fo=1, routed)           0.578     3.641    dvid_1/TMDS_encoder_blue/dc_bias[3]_i_9__1_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I4_O)        0.045     3.686 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           0.000     3.686    dvid_1/TMDS_encoder_blue/dc_bias[3]_i_3__1_n_0
    SLICE_X62Y36         MUXF7 (Prop_muxf7_I0_O)      0.062     3.748 r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.748    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_i_1_n_0
    SLICE_X62Y36         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.861     3.597    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y36         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism             -0.254     3.344    
                         clock uncertainty            0.101     3.444    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.105     3.549    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 count_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.567ns (13.576%)  route 3.610ns (86.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.885ns
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519     5.152    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367     5.519 r  count_reg[21]_replica/Q
                         net (fo=22, routed)          1.855     7.374    dvid_1/TMDS_encoder_blue/count_reg[21]_repN_alias
    SLICE_X63Y40         LUT6 (Prop_lut6_I2_O)        0.100     7.474 r  dvid_1/TMDS_encoder_blue/e[4]_i_2/O
                         net (fo=27, routed)          1.754     9.229    dvid_1/TMDS_encoder_blue/e[4]_i_2_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.100     9.329 r  dvid_1/TMDS_encoder_blue/e[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.329    dvid_1/TMDS_encoder_blue/e[0]_i_1__1_n_0
    SLICE_X64Y40         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y40         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/C
                         clock pessimism             -0.194     8.692    
                         clock uncertainty            0.101     8.793    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.331     9.124    dvid_1/TMDS_encoder_blue/e_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.124    
                         arrival time                           9.329    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 count_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.567ns (13.696%)  route 3.573ns (86.304%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.885ns
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519     5.152    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367     5.519 r  count_reg[21]_replica/Q
                         net (fo=22, routed)          1.855     7.374    dvid_1/TMDS_encoder_blue/count_reg[21]_repN_alias
    SLICE_X63Y40         LUT6 (Prop_lut6_I2_O)        0.100     7.474 r  dvid_1/TMDS_encoder_blue/e[4]_i_2/O
                         net (fo=27, routed)          1.718     9.192    dvid_1/TMDS_encoder_blue/e[4]_i_2_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.100     9.292 r  dvid_1/TMDS_encoder_blue/e[8]_i_1/O
                         net (fo=1, routed)           0.000     9.292    dvid_1/TMDS_encoder_blue/e[8]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y39         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[8]/C
                         clock pessimism             -0.194     8.692    
                         clock uncertainty            0.101     8.793    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.270     9.063    dvid_1/TMDS_encoder_blue/e_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.063    
                         arrival time                           9.292    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.338ns (15.834%)  route 1.797ns (84.166%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.646    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  count_reg[22]/Q
                         net (fo=5, routed)           0.663     2.450    dvid_1/TMDS_encoder_blue/count_reg[1]
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.045     2.495 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_18__1/O
                         net (fo=2, routed)           0.575     3.070    dvid_1/TMDS_encoder_blue/dc_bias[3]_i_18__1_n_0
    SLICE_X58Y37         LUT2 (Prop_lut2_I0_O)        0.045     3.115 r  dvid_1/TMDS_encoder_blue/dc_bias[2]_i_8__1/O
                         net (fo=1, routed)           0.559     3.674    dvid_1/TMDS_encoder_blue/dc_bias[2]_i_8__1_n_0
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.045     3.719 r  dvid_1/TMDS_encoder_blue/dc_bias[2]_i_2__0/O
                         net (fo=1, routed)           0.000     3.719    dvid_1/TMDS_encoder_blue/dc_bias[2]_i_2__0_n_0
    SLICE_X62Y37         MUXF7 (Prop_muxf7_I0_O)      0.062     3.781 r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.781    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]_i_1__0_n_0
    SLICE_X62Y37         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         0.862     3.598    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y37         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism             -0.254     3.345    
                         clock uncertainty            0.101     3.445    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.105     3.550    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 count_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.567ns (13.649%)  route 3.587ns (86.351%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.885ns
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519     5.152    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367     5.519 r  count_reg[21]_replica/Q
                         net (fo=22, routed)          1.855     7.374    dvid_1/TMDS_encoder_blue/count_reg[21]_repN_alias
    SLICE_X63Y40         LUT6 (Prop_lut6_I2_O)        0.100     7.474 r  dvid_1/TMDS_encoder_blue/e[4]_i_2/O
                         net (fo=27, routed)          1.732     9.206    dvid_1/TMDS_encoder_blue/e[4]_i_2_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.100     9.306 r  dvid_1/TMDS_encoder_blue/e[7]_i_2__1/O
                         net (fo=1, routed)           0.000     9.306    dvid_1/TMDS_encoder_blue/e[7]_i_2__1_n_0
    SLICE_X63Y40         FDSE                                         r  dvid_1/TMDS_encoder_blue/e_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.636     8.885    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y40         FDSE                                         r  dvid_1/TMDS_encoder_blue/e_reg[7]/C
                         clock pessimism             -0.194     8.692    
                         clock uncertainty            0.101     8.793    
    SLICE_X63Y40         FDSE (Hold_fdse_C_D)         0.270     9.063    dvid_1/TMDS_encoder_blue/e_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.063    
                         arrival time                           9.306    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.467ns (11.069%)  route 3.752ns (88.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.886ns
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519     5.152    CLK24MHZ_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.367     5.519 r  count_reg[23]/Q
                         net (fo=20, routed)          3.752     9.271    Inst_vga_gen/count_reg[2]
    SLICE_X64Y41         LUT6 (Prop_lut6_I4_O)        0.100     9.371 r  Inst_vga_gen/e[2]_i_1/O
                         net (fo=1, routed)           0.000     9.371    dvid_1/TMDS_encoder_blue/e_reg[6]_0[0]
    SLICE_X64Y41         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.637     8.886    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y41         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[2]/C
                         clock pessimism             -0.194     8.693    
                         clock uncertainty            0.101     8.794    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.330     9.124    dvid_1/TMDS_encoder_blue/e_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.124    
                         arrival time                           9.371    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.739ns (17.383%)  route 3.512ns (82.617%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        3.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.883ns
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519     5.152    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367     5.519 r  count_reg[24]/Q
                         net (fo=21, routed)          1.877     7.397    dvid_1/TMDS_encoder_blue/led_OBUF[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.100     7.497 r  dvid_1/TMDS_encoder_blue/dc_bias[1]_i_8__1/O
                         net (fo=2, routed)           1.635     9.131    dvid_1/TMDS_encoder_blue/dc_bias[1]_i_8__1_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.100     9.231 r  dvid_1/TMDS_encoder_blue/dc_bias[1]_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    dvid_1/TMDS_encoder_blue/dc_bias[1]_i_3__1_n_0
    SLICE_X64Y37         MUXF7 (Prop_muxf7_I1_O)      0.172     9.403 r  dvid_1/TMDS_encoder_blue/dc_bias_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.403    dvid_1/TMDS_encoder_blue/dc_bias_reg[1]_i_1__1_n_0
    SLICE_X64Y37         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=155, routed)         1.634     8.883    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y37         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism             -0.194     8.690    
                         clock uncertainty            0.101     8.791    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.359     9.150    dvid_1/TMDS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.150    
                         arrival time                           9.403    
  -------------------------------------------------------------------
                         slack                                  0.254    





