2022.07.15.08:21:25 Info: Doing: qsys-edit --1=soc_system.qsys
2022.07.15.08:23:01 Info: Starting to upgrade the IP cores in the Platform Designer system 
2022.07.15.08:23:01 Info: Finished upgrading the ip cores
2022.07.15.08:23:33 Info: Saving generation log to C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/soc_system_generation.rpt
2022.07.15.08:23:33 Info: Starting: <b>Create HDL design files for synthesis</b>
2022.07.15.08:23:33 Info: qsys-generate C:\GeMRTOS\GeMRTOS\GeMRTOS\de10nano\soc_system.qsys --synthesis=VERILOG --output-directory=C:\GeMRTOS\GeMRTOS\GeMRTOS\de10nano\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
2022.07.15.08:23:34 Info: Loading de10nano/soc_system.qsys
2022.07.15.08:23:34 Info: Reading input file
2022.07.15.08:23:34 Info: Adding GRTOS_Multiprocessor_0 [GRTOS_Multiprocessor 1.0]
2022.07.15.08:23:34 Info: Parameterizing module GRTOS_Multiprocessor_0
2022.07.15.08:23:34 Info: Adding ILC [interrupt_latency_counter 18.0]
2022.07.15.08:23:34 Info: Parameterizing module ILC
2022.07.15.08:23:34 Info: Adding address_span_extender_1 [altera_address_span_extender 18.0]
2022.07.15.08:23:34 Info: Parameterizing module address_span_extender_1
2022.07.15.08:23:34 Info: Adding address_span_extender_sdram [altera_address_span_extender 18.0]
2022.07.15.08:23:34 Info: Parameterizing module address_span_extender_sdram
2022.07.15.08:23:34 Info: Adding button_pio [altera_avalon_pio 18.0]
2022.07.15.08:23:34 Info: Parameterizing module button_pio
2022.07.15.08:23:34 Info: Adding clk_0 [clock_source 18.0]
2022.07.15.08:23:34 Info: Parameterizing module clk_0
2022.07.15.08:23:34 Info: Adding dipsw_pio [altera_avalon_pio 18.0]
2022.07.15.08:23:34 Info: Parameterizing module dipsw_pio
2022.07.15.08:23:34 Info: Adding hps_0 [altera_hps 18.0]
2022.07.15.08:23:34 Info: Parameterizing module hps_0
2022.07.15.08:23:34 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
2022.07.15.08:23:34 Info: Parameterizing module jtag_uart
2022.07.15.08:23:34 Info: Adding led_pio [altera_avalon_pio 18.0]
2022.07.15.08:23:34 Info: Parameterizing module led_pio
2022.07.15.08:23:34 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
2022.07.15.08:23:34 Info: Parameterizing module mm_bridge_0
2022.07.15.08:23:34 Info: Adding pll_0 [altera_pll 18.0]
2022.07.15.08:23:34 Info: Parameterizing module pll_0
2022.07.15.08:23:34 Info: Adding reset_sequencer_0 [altera_reset_sequencer 18.0]
2022.07.15.08:23:34 Info: Parameterizing module reset_sequencer_0
2022.07.15.08:23:34 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.0]
2022.07.15.08:23:34 Info: Parameterizing module sysid_qsys
2022.07.15.08:23:34 Info: Building connections
2022.07.15.08:23:34 Info: Parameterizing connections
2022.07.15.08:23:34 Info: Validating
2022.07.15.08:23:46 Info: Done reading input file
2022.07.15.08:23:53 Warning: soc_system.GRTOS_Multiprocessor_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.07.15.08:23:53 Warning: soc_system.GRTOS_Multiprocessor_0.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.07.15.08:23:53 Warning: soc_system.GRTOS_Multiprocessor_0.jtag_uart_2: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.07.15.08:23:53 Warning: soc_system.GRTOS_Multiprocessor_0.jtag_uart_3: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.07.15.08:23:53 Warning: soc_system.GRTOS_Multiprocessor_0.jtag_uart_4: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.07.15.08:23:53 Warning: soc_system.GRTOS_Multiprocessor_0.jtag_uart_5: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.07.15.08:23:53 Info: soc_system.GRTOS_Multiprocessor_0.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2022.07.15.08:23:53 Info: soc_system.GRTOS_Multiprocessor_0.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
2022.07.15.08:23:53 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2022.07.15.08:23:53 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2022.07.15.08:23:53 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
2022.07.15.08:23:53 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
2022.07.15.08:23:53 Warning: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.07.15.08:23:53 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
2022.07.15.08:23:53 Info: soc_system.pll_0: Able to implement PLL with user settings
2022.07.15.08:23:53 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2022.07.15.08:23:53 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
2022.07.15.08:24:00 Info: soc_system: Generating <b>soc_system</b> "<b>soc_system</b>" for QUARTUS_SYNTH
2022.07.15.08:24:10 Info: Interconnect is inserted between master address_span_extender_sdram.expanded_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
2022.07.15.08:24:12 Info: Interconnect is inserted between master address_span_extender_1.expanded_master and slave GRTOS_Multiprocessor_0.h2f_axi_master_in because the master has address signal 32 bit wide, but the slave is 27 bit wide.
2022.07.15.08:24:14 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
2022.07.15.08:24:16 Warning: hps_0.f2h_irq0: Cannot connect clock for <b>irq_mapper_002.sender</b>
2022.07.15.08:24:16 Warning: hps_0.f2h_irq0: Cannot connect reset for <b>irq_mapper_002.sender</b>
2022.07.15.08:24:16 Warning: hps_0.f2h_irq1: Cannot connect clock for <b>irq_mapper_003.sender</b>
2022.07.15.08:24:16 Warning: hps_0.f2h_irq1: Cannot connect reset for <b>irq_mapper_003.sender</b>
2022.07.15.08:24:45 Info: GRTOS_Multiprocessor_0: "<b>soc_system</b>" instantiated <b>GRTOS_Multiprocessor</b> "<b>GRTOS_Multiprocessor_0</b>"
2022.07.15.08:24:45 Info: ILC: "<b>soc_system</b>" instantiated <b>interrupt_latency_counter</b> "<b>ILC</b>"
2022.07.15.08:24:45 Info: address_span_extender_1: "<b>soc_system</b>" instantiated <b>altera_address_span_extender</b> "<b>address_span_extender_1</b>"
2022.07.15.08:24:45 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
2022.07.15.08:24:45 Info: button_pio:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0004_button_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0004_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:24:46 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
2022.07.15.08:24:46 Info: button_pio: "<b>soc_system</b>" instantiated <b>altera_avalon_pio</b> "<b>button_pio</b>"
2022.07.15.08:24:46 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
2022.07.15.08:24:46 Info: dipsw_pio:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0005_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:24:46 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
2022.07.15.08:24:46 Info: dipsw_pio: "<b>soc_system</b>" instantiated <b>altera_avalon_pio</b> "<b>dipsw_pio</b>"
2022.07.15.08:24:46 Info: hps_0: "Running  for module: hps_0"
2022.07.15.08:24:47 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
2022.07.15.08:24:47 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
2022.07.15.08:24:49 Info: hps_0: "<b>soc_system</b>" instantiated <b>altera_hps</b> "<b>hps_0</b>"
2022.07.15.08:24:49 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
2022.07.15.08:24:49 Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:24:49 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
2022.07.15.08:24:49 Info: jtag_uart: "<b>soc_system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"
2022.07.15.08:24:49 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
2022.07.15.08:24:49 Info: led_pio:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0007_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:24:49 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
2022.07.15.08:24:49 Info: led_pio: "<b>soc_system</b>" instantiated <b>altera_avalon_pio</b> "<b>led_pio</b>"
2022.07.15.08:24:49 Info: mm_bridge_0: "<b>soc_system</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"
2022.07.15.08:24:49 Info: pll_0: "<b>soc_system</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"
2022.07.15.08:24:49 Info: reset_sequencer_0: "<b>soc_system</b>" instantiated <b>altera_reset_sequencer</b> "<b>reset_sequencer_0</b>"
2022.07.15.08:24:49 Info: sysid_qsys: "<b>soc_system</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys</b>"
2022.07.15.08:24:50 Info: mm_interconnect_0: "<b>soc_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"
2022.07.15.08:24:51 Info: mm_interconnect_1: "<b>soc_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"
2022.07.15.08:24:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.07.15.08:24:53 Info: mm_interconnect_2: "<b>soc_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"
2022.07.15.08:24:54 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.07.15.08:24:54 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2022.07.15.08:24:55 Info: mm_interconnect_3: "<b>soc_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"
2022.07.15.08:24:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.07.15.08:24:56 Info: mm_interconnect_4: "<b>soc_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_4</b>"
2022.07.15.08:24:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.07.15.08:24:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2022.07.15.08:24:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2022.07.15.08:24:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2022.07.15.08:24:59 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2022.07.15.08:24:59 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:00 Info: mm_interconnect_5: "<b>soc_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_5</b>"
2022.07.15.08:25:00 Info: irq_mapper: "<b>soc_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
2022.07.15.08:25:00 Info: irq_mapper_001: "<b>soc_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"
2022.07.15.08:25:00 Info: irq_mapper_002: "<b>soc_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_002</b>"
2022.07.15.08:25:00 Info: irq_mapper_003: "<b>soc_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_003</b>"
2022.07.15.08:25:00 Info: rst_controller: "<b>soc_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"
2022.07.15.08:25:00 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_reset_controller.v</b>
2022.07.15.08:25:00 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_reset_synchronizer.v</b>
2022.07.15.08:25:00 Info: grtos_0: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>grtos</b> "<b>grtos_0</b>"
2022.07.15.08:25:00 Info: mm_clock_crossing_bridge_0: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_0</b>"
2022.07.15.08:25:00 Info: irq_bridge_0: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_irq_bridge</b> "<b>irq_bridge_0</b>"
2022.07.15.08:25:00 Info: nios_avalon_monitor: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>nios_avalon_monitor</b> "<b>nios_avalon_monitor</b>"
2022.07.15.08:25:00 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_onchip_memory2_0'
2022.07.15.08:25:00 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_GRTOS_Multiprocessor_0_onchip_memory2_0 --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0020_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0020_onchip_memory2_0_gen//soc_system_GRTOS_Multiprocessor_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:25:01 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_onchip_memory2_0'
2022.07.15.08:25:01 Info: onchip_memory2_0: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"
2022.07.15.08:25:01 Info: onchip_memory2_1: Starting RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_onchip_memory2_1'
2022.07.15.08:25:01 Info: onchip_memory2_1:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_GRTOS_Multiprocessor_0_onchip_memory2_1 --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0021_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0021_onchip_memory2_1_gen//soc_system_GRTOS_Multiprocessor_0_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:25:01 Info: onchip_memory2_1: Done RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_onchip_memory2_1'
2022.07.15.08:25:01 Info: onchip_memory2_1: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_1</b>"
2022.07.15.08:25:01 Info: onchip_memory2_2: Starting RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_onchip_memory2_2'
2022.07.15.08:25:01 Info: onchip_memory2_2:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_GRTOS_Multiprocessor_0_onchip_memory2_2 --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0022_onchip_memory2_2_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0022_onchip_memory2_2_gen//soc_system_GRTOS_Multiprocessor_0_onchip_memory2_2_component_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:25:03 Info: onchip_memory2_2: Done RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_onchip_memory2_2'
2022.07.15.08:25:03 Info: onchip_memory2_2: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_2</b>"
2022.07.15.08:25:04 Info: nios2_qsys_1: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_qsys_1</b>"
2022.07.15.08:25:04 Info: nios2_qsys_2: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_qsys_2</b>"
2022.07.15.08:25:04 Info: nios2_qsys_3: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_qsys_3</b>"
2022.07.15.08:25:05 Info: nios2_qsys_4: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_qsys_4</b>"
2022.07.15.08:25:05 Info: jtag_uart_0: Starting RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_jtag_uart_0'
2022.07.15.08:25:05 Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_GRTOS_Multiprocessor_0_jtag_uart_0 --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0023_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0023_jtag_uart_0_gen//soc_system_GRTOS_Multiprocessor_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:25:05 Info: jtag_uart_0: Done RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_jtag_uart_0'
2022.07.15.08:25:05 Info: jtag_uart_0: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"
2022.07.15.08:25:06 Info: master_0: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"
2022.07.15.08:25:06 Info: GRTOS_Avalon_Bridge_1: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>GRTOS_Avalon_Bridge</b> "<b>GRTOS_Avalon_Bridge_1</b>"
2022.07.15.08:25:06 Info: sysid_qsys_0: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"
2022.07.15.08:25:06 Info: timer_0: Starting RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_timer_0'
2022.07.15.08:25:06 Info: timer_0:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_GRTOS_Multiprocessor_0_timer_0 --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0025_timer_0_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0025_timer_0_gen//soc_system_GRTOS_Multiprocessor_0_timer_0_component_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:25:06 Info: timer_0: Done RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_timer_0'
2022.07.15.08:25:06 Info: timer_0: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"
2022.07.15.08:25:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:08 Info: mm_interconnect_5: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_5</b>"
2022.07.15.08:25:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:09 Info: mm_interconnect_6: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_6</b>"
2022.07.15.08:25:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:11 Info: mm_interconnect_7: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_7</b>"
2022.07.15.08:25:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:13 Info: mm_interconnect_8: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_8</b>"
2022.07.15.08:25:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:23 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:23 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:24 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:24 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:25 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:25 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:25 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:25 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:26 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:26 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:26 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:26 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:27 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:27 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:27 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:27 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:28 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:28 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:28 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:28 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:29 Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:29 Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:29 Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
2022.07.15.08:25:37 Info: mm_interconnect_9: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_9</b>"
2022.07.15.08:25:37 Info: irq_mapper: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
2022.07.15.08:25:37 Info: irq_mapper_001: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"
2022.07.15.08:25:37 Info: irq_mapper_002: "<b>GRTOS_Multiprocessor_0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_002</b>"
2022.07.15.08:25:37 Info: fpga_interfaces: "<b>hps_0</b>" instantiated <b>altera_interface_generator</b> "<b>fpga_interfaces</b>"
2022.07.15.08:25:38 Info: hps_io: "<b>hps_0</b>" instantiated <b>altera_hps_io</b> "<b>hps_io</b>"
2022.07.15.08:25:38 Info: address_span_extender_sdram_expanded_master_translator: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>address_span_extender_sdram_expanded_master_translator</b>"
2022.07.15.08:25:38 Info: address_span_extender_sdram_expanded_master_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>address_span_extender_sdram_expanded_master_agent</b>"
2022.07.15.08:25:38 Info: hps_0_f2h_axi_slave_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_slave_ni</b> "<b>hps_0_f2h_axi_slave_agent</b>"
2022.07.15.08:25:38 Info: router: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.07.15.08:25:38 Info: router_001: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"
2022.07.15.08:25:38 Info: address_span_extender_sdram_expanded_master_limiter: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>address_span_extender_sdram_expanded_master_limiter</b>"
2022.07.15.08:25:38 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v</b>
2022.07.15.08:25:38 Info: cmd_demux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.07.15.08:25:38 Info: cmd_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.07.15.08:25:38 Info: rsp_demux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2022.07.15.08:25:38 Info: rsp_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.07.15.08:25:38 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:25:38 Info: limiter_pipeline: "<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"
2022.07.15.08:25:38 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>
2022.07.15.08:25:38 Info: GRTOS_Multiprocessor_0_h2f_axi_master_in_translator: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>GRTOS_Multiprocessor_0_h2f_axi_master_in_translator</b>"
2022.07.15.08:25:38 Info: address_span_extender_sdram_windowed_slave_agent: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>address_span_extender_sdram_windowed_slave_agent</b>"
2022.07.15.08:25:38 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>
2022.07.15.08:25:38 Info: address_span_extender_sdram_windowed_slave_agent_rsp_fifo: "<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>address_span_extender_sdram_windowed_slave_agent_rsp_fifo</b>"
2022.07.15.08:25:38 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v</b>
2022.07.15.08:25:38 Info: router: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.07.15.08:25:38 Info: router_005: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"
2022.07.15.08:25:38 Info: cmd_demux: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.07.15.08:25:38 Info: cmd_mux: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.07.15.08:25:38 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:25:38 Info: rsp_demux: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2022.07.15.08:25:38 Info: rsp_mux: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.07.15.08:25:38 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:25:38 Info: avalon_st_adapter: "<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"
2022.07.15.08:25:38 Info: hps_0_h2f_axi_master_agent: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_axi_master_ni</b> "<b>hps_0_h2f_axi_master_agent</b>"
2022.07.15.08:25:38 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv</b>
2022.07.15.08:25:39 Info: router: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.07.15.08:25:39 Info: router_002: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2022.07.15.08:25:39 Info: router_003: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"
2022.07.15.08:25:39 Info: address_span_extender_1_cntl_burst_adapter: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>address_span_extender_1_cntl_burst_adapter</b>"
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv</b>
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>
2022.07.15.08:25:39 Info: cmd_demux: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.07.15.08:25:39 Info: cmd_mux: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:25:39 Info: rsp_mux: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:25:39 Info: address_span_extender_1_cntl_rsp_width_adapter: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>address_span_extender_1_cntl_rsp_width_adapter</b>"
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv</b>
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>
2022.07.15.08:25:39 Info: avalon_st_adapter: "<b>mm_interconnect_3</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"
2022.07.15.08:25:39 Info: router: "<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.07.15.08:25:39 Info: router_002: "<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2022.07.15.08:25:39 Info: cmd_demux: "<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.07.15.08:25:39 Info: cmd_mux: "<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:25:39 Info: rsp_demux: "<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2022.07.15.08:25:39 Info: rsp_mux: "<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:25:39 Info: router: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.07.15.08:25:39 Info: router_001: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"
2022.07.15.08:25:39 Info: cmd_demux: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.07.15.08:25:39 Info: cmd_mux: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:25:39 Info: rsp_demux: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2022.07.15.08:25:39 Info: rsp_mux: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.07.15.08:25:39 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:25:39 Info: cpu: Starting RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_nios2_qsys_1_cpu'
2022.07.15.08:25:39 Info: cpu:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_GRTOS_Multiprocessor_0_nios2_qsys_1_cpu --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0071_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0071_cpu_gen//soc_system_GRTOS_Multiprocessor_0_nios2_qsys_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:40 (*) Starting Nios II generation
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:40 (*)   Checking for plaintext license.
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:41 (*)   Plaintext license not found.
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:41 (*)   Checking for encrypted license (non-evaluation).
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:42 (*)   Encrypted license found.  SOF will not be time-limited.
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:42 (*)   Elaborating CPU configuration settings
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:42 (*)   Creating all objects for CPU
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:42 (*)     Testbench
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:42 (*)     Instruction decoding
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:42 (*)       Instruction fields
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:42 (*)       Instruction decodes
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:43 (*)       Signals for RTL simulation waveforms
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:43 (*)       Instruction controls
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:43 (*)     Pipeline frontend
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:43 (*)     Pipeline backend
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:46 (*)   Generating RTL from CPU objects
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:47 (*)   Creating encrypted RTL
2022.07.15.08:25:48 Info: cpu: # 2022.07.15 12:25:48 (*) Done Nios II generation
2022.07.15.08:25:48 Info: cpu: Done RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_nios2_qsys_1_cpu'
2022.07.15.08:25:48 Info: cpu: "<b>nios2_qsys_1</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"
2022.07.15.08:25:48 Info: cpu: Starting RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_nios2_qsys_2_cpu'
2022.07.15.08:25:48 Info: cpu:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_GRTOS_Multiprocessor_0_nios2_qsys_2_cpu --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0072_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0072_cpu_gen//soc_system_GRTOS_Multiprocessor_0_nios2_qsys_2_cpu_processor_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:49 (*) Starting Nios II generation
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:49 (*)   Checking for plaintext license.
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:49 (*)   Plaintext license not found.
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:49 (*)   Checking for encrypted license (non-evaluation).
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:50 (*)   Encrypted license found.  SOF will not be time-limited.
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:50 (*)   Elaborating CPU configuration settings
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:50 (*)   Creating all objects for CPU
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:50 (*)     Testbench
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:50 (*)     Instruction decoding
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:50 (*)       Instruction fields
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:50 (*)       Instruction decodes
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:51 (*)       Signals for RTL simulation waveforms
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:51 (*)       Instruction controls
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:51 (*)     Pipeline frontend
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:51 (*)     Pipeline backend
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:53 (*)   Generating RTL from CPU objects
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:55 (*)   Creating encrypted RTL
2022.07.15.08:25:56 Info: cpu: # 2022.07.15 12:25:56 (*) Done Nios II generation
2022.07.15.08:25:56 Info: cpu: Done RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_nios2_qsys_2_cpu'
2022.07.15.08:25:56 Info: cpu: "<b>nios2_qsys_2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"
2022.07.15.08:25:56 Info: cpu: Starting RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_nios2_qsys_3_cpu'
2022.07.15.08:25:56 Info: cpu:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_GRTOS_Multiprocessor_0_nios2_qsys_3_cpu --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0073_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0073_cpu_gen//soc_system_GRTOS_Multiprocessor_0_nios2_qsys_3_cpu_processor_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:56 (*) Starting Nios II generation
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:56 (*)   Checking for plaintext license.
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:57 (*)   Plaintext license not found.
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:57 (*)   Checking for encrypted license (non-evaluation).
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:57 (*)   Encrypted license found.  SOF will not be time-limited.
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:57 (*)   Elaborating CPU configuration settings
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:57 (*)   Creating all objects for CPU
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:57 (*)     Testbench
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:58 (*)     Instruction decoding
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:58 (*)       Instruction fields
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:58 (*)       Instruction decodes
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:58 (*)       Signals for RTL simulation waveforms
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:58 (*)       Instruction controls
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:58 (*)     Pipeline frontend
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:25:58 (*)     Pipeline backend
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:26:00 (*)   Generating RTL from CPU objects
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:26:02 (*)   Creating encrypted RTL
2022.07.15.08:26:03 Info: cpu: # 2022.07.15 12:26:03 (*) Done Nios II generation
2022.07.15.08:26:03 Info: cpu: Done RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_nios2_qsys_3_cpu'
2022.07.15.08:26:03 Info: cpu: "<b>nios2_qsys_3</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"
2022.07.15.08:26:03 Info: cpu: Starting RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_nios2_qsys_4_cpu'
2022.07.15.08:26:03 Info: cpu:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_GRTOS_Multiprocessor_0_nios2_qsys_4_cpu --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0074_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9188_2252773023737129865.dir/0074_cpu_gen//soc_system_GRTOS_Multiprocessor_0_nios2_qsys_4_cpu_processor_configuration.pl  --do_build_sim=0  ]
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:03 (*) Starting Nios II generation
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:03 (*)   Checking for plaintext license.
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:04 (*)   Plaintext license not found.
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:04 (*)   Checking for encrypted license (non-evaluation).
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:05 (*)   Encrypted license found.  SOF will not be time-limited.
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:05 (*)   Elaborating CPU configuration settings
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:05 (*)   Creating all objects for CPU
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:05 (*)     Testbench
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:05 (*)     Instruction decoding
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:05 (*)       Instruction fields
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:05 (*)       Instruction decodes
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:06 (*)       Signals for RTL simulation waveforms
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:06 (*)       Instruction controls
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:06 (*)     Pipeline frontend
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:06 (*)     Pipeline backend
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:08 (*)   Generating RTL from CPU objects
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:09 (*)   Creating encrypted RTL
2022.07.15.08:26:10 Info: cpu: # 2022.07.15 12:26:10 (*) Done Nios II generation
2022.07.15.08:26:10 Info: cpu: Done RTL generation for module 'soc_system_GRTOS_Multiprocessor_0_nios2_qsys_4_cpu'
2022.07.15.08:26:10 Info: cpu: "<b>nios2_qsys_4</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"
2022.07.15.08:26:10 Info: jtag_phy_embedded_in_jtag_master: "<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"
2022.07.15.08:26:10 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v</b>
2022.07.15.08:26:10 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>
2022.07.15.08:26:10 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>
2022.07.15.08:26:10 Info: timing_adt: "<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"
2022.07.15.08:26:10 Info: b2p: "<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"
2022.07.15.08:26:10 Info: p2b: "<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"
2022.07.15.08:26:10 Info: transacto: "<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"
2022.07.15.08:26:10 Info: b2p_adapter: "<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"
2022.07.15.08:26:10 Info: p2b_adapter: "<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"
2022.07.15.08:26:10 Info: router: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.07.15.08:26:10 Info: router_002: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2022.07.15.08:26:11 Info: cmd_demux: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.07.15.08:26:11 Info: cmd_mux: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: rsp_demux: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2022.07.15.08:26:11 Info: rsp_mux: "<b>mm_interconnect_5</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: router: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.07.15.08:26:11 Info: router_001: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"
2022.07.15.08:26:11 Info: router_002: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2022.07.15.08:26:11 Info: router_003: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"
2022.07.15.08:26:11 Info: router_004: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"
2022.07.15.08:26:11 Info: router_005: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"
2022.07.15.08:26:11 Info: router_006: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"
2022.07.15.08:26:11 Info: router_007: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"
2022.07.15.08:26:11 Info: router_013: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"
2022.07.15.08:26:11 Info: router_014: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"
2022.07.15.08:26:11 Info: router_015: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_015</b>"
2022.07.15.08:26:11 Info: router_016: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_016</b>"
2022.07.15.08:26:11 Info: router_025: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_025</b>"
2022.07.15.08:26:11 Info: router_026: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_026</b>"
2022.07.15.08:26:11 Info: router_028: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_028</b>"
2022.07.15.08:26:11 Info: router_029: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_029</b>"
2022.07.15.08:26:11 Info: router_030: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_030</b>"
2022.07.15.08:26:11 Info: router_032: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_router</b> "<b>router_032</b>"
2022.07.15.08:26:11 Info: cmd_demux: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.07.15.08:26:11 Info: cmd_demux_001: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"
2022.07.15.08:26:11 Info: cmd_demux_002: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"
2022.07.15.08:26:11 Info: cmd_demux_005: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"
2022.07.15.08:26:11 Info: cmd_demux_006: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_006</b>"
2022.07.15.08:26:11 Info: cmd_mux: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: cmd_mux_006: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: cmd_mux_007: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_007</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: cmd_mux_008: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: cmd_mux_009: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_009</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: cmd_mux_022: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_022</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: rsp_demux: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2022.07.15.08:26:11 Info: rsp_demux_006: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"
2022.07.15.08:26:11 Info: rsp_demux_009: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_009</b>"
2022.07.15.08:26:11 Info: rsp_demux_022: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_022</b>"
2022.07.15.08:26:11 Info: rsp_mux: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: rsp_mux_001: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: rsp_mux_002: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: rsp_mux_005: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:11 Info: rsp_mux_006: "<b>mm_interconnect_9</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_006</b>"
2022.07.15.08:26:11 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.07.15.08:26:42 Info: border: "<b>hps_io</b>" instantiated <b>altera_interface_generator</b> "<b>border</b>"
2022.07.15.08:26:42 Info: error_adapter_0: "<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"
2022.07.15.08:26:42 Info: error_adapter_0: "<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"
2022.07.15.08:26:42 Info: soc_system: Done "<b>soc_system</b>" with 151 modules, 275 files
2022.07.15.08:26:45 Info: qsys-generate succeeded.
2022.07.15.08:26:45 Info: Finished: <b>Create HDL design files for synthesis</b>
2022.07.15.08:26:46 Info: Doing: <b>qsys-script --system-file=soc_system.qsys --script=qsysscript.tcl</b>
2022.07.15.08:27:17 Info: get_module_property NAME
2022.07.15.08:27:17 Info: get_project_properties 
2022.07.15.08:27:17 Info: get_instances 
2022.07.15.08:27:17 Info: get_composed_instances GRTOS_Multiprocessor_0
2022.07.15.08:27:17 Info: get_composed_instances ILC
2022.07.15.08:27:17 Info: get_composed_instances address_span_extender_1
2022.07.15.08:27:17 Info: get_composed_instances address_span_extender_sdram
2022.07.15.08:27:17 Info: get_composed_instances button_pio
2022.07.15.08:27:17 Info: get_composed_instances clk_0
2022.07.15.08:27:17 Info: get_composed_instances dipsw_pio
2022.07.15.08:27:17 Info: get_composed_instances hps_0
2022.07.15.08:27:17 Info: get_composed_instances jtag_uart
2022.07.15.08:27:17 Info: get_composed_instances led_pio
2022.07.15.08:27:17 Info: get_composed_instances mm_bridge_0
2022.07.15.08:27:17 Info: get_composed_instances pll_0
2022.07.15.08:27:17 Info: get_composed_instances reset_sequencer_0
2022.07.15.08:27:17 Info: get_composed_instances sysid_qsys
+ nios2-bsp hal ./software/hellogemrtos_bsp soc_system.sopcinfo --cpu-name GRTOS_Multiprocessor_0_nios2_qsys_1 --cmd 'set_setting hal.enable_reduced_device_drivers true' --cmd 'set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1' --cmd 'set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0' --cmd 'set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0' --cmd 'add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0'
+ DEFAULT_IFS=' 	
'
+ IFS=
+ SLASHPATH=/cygdrive/c/intelFPGA/18.0/nios2eds/sdk2/bin/nios2-bsp
+ PN=nios2-bsp
+ '[' -n 'C:\Windows\system32\cmd.exe' ']'
++ which cygpath
+ '[' -n /usr/bin/cygpath ']'
+ _IS_CYGWIN=1
++ cd /cygdrive/c/intelFPGA/18.0/nios2eds/sdk2/bin
+++ pwd
++ echo /cygdrive/c/intelFPGA/18.0/nios2eds/sdk2/bin/nios2-bsp
+ _this_script=/cygdrive/c/intelFPGA/18.0/nios2eds/sdk2/bin/nios2-bsp
+ _ACDS_ROOT=/cygdrive/c/intelFPGA/18.0
+ unset SLASHPATH
+ unset _this_script
+ '[' '!' -d /cygdrive/c/intelFPGA/18.0/nios2eds ']'
+ '[' -z '' ']'
+ '[' '!' -d /cygdrive/c/intelFPGA/18.0/quartus ']'
+ '[' 1 = 1 ']'
++ cygpath -m /cygdrive/c/intelFPGA/18.0
+ _ACDS_ROOT=C:/intelFPGA/18.0
+ unset _IS_CYGWIN
+ default_tcl=C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl
+ default_lwhal_tcl=C:/intelFPGA/18.0/nios2eds/sdk2/bin/lwhal-set-defaults.tcl
+ declare -a create_update_options
+ declare -a default_tcl_options
+ sopc_arg=
+ sopc_design_file=
+ log_fname=
+ first_log_fname=
+ second_log_fname=
+ trap cleanup EXIT
+ [[ hal = \-\-\h\e\l\p ]]
+ [[ hal = \-\-\e\x\t\e\n\d\e\d\-\h\e\l\p ]]
+ [[ 15 -lt 2 ]]
+ [[ -r C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl ]]
+ [[ -r C:/intelFPGA/18.0/nios2eds/sdk2/bin/lwhal-set-defaults.tcl ]]
+ bsp_type=hal
+ shift
+ bsp_dir=./software/hellogemrtos_bsp
+ shift
+ case $1 in
+ sopc_arg=soc_system.sopcinfo
+ shift
+ [[ ! -d ./software/hellogemrtos_bsp ]]
+ [[ -n --cpu-name GRTOS_Multiprocessor_0_nios2_qsys_1 --cmd set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]=--cpu-name
+ shift
+ [[ -n GRTOS_Multiprocessor_0_nios2_qsys_1 --cmd set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]=GRTOS_Multiprocessor_0_nios2_qsys_1
+ shift
+ [[ -n --cmd set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ [[ 10 -lt 2 ]]
+ [[ set_setting hal.enable_reduced_device_drivers true = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='set_setting hal.enable_reduced_device_drivers true'
+ shift
+ [[ -n --cmd set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ [[ 8 -lt 2 ]]
+ [[ set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1 = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1'
+ shift
+ [[ -n --cmd set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ [[ 6 -lt 2 ]]
+ [[ set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0'
+ shift
+ [[ -n --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ [[ 4 -lt 2 ]]
+ [[ set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0'
+ shift
+ [[ -n --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ [[ 2 -lt 2 ]]
+ [[ add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0'
+ shift
+ [[ -n '' ]]
+ IFS=' 	
'
++ echo hal
++ tr '[:upper:]' '[:lower:]'
+ '[' hal = lwhal ']'
+ echo 'nios2-bsp: Using C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl to set system-dependent settings.'
+ settings_pname=./software/hellogemrtos_bsp/settings.bsp
+ [[ -f ./software/hellogemrtos_bsp/settings.bsp ]]
+ echo 'nios2-bsp: Creating new BSP because ./software/hellogemrtos_bsp/settings.bsp doesn'\''t exist.'
+ set_sopc_design_file soc_system.sopcinfo
+ local sopc_design_dir
+ [[ -f soc_system.sopcinfo ]]
+ sopc_design_file=soc_system.sopcinfo
+ [[ -r soc_system.sopcinfo ]]
+ echo 'nios2-bsp: Running "nios2-bsp-create-settings --sopc soc_system.sopcinfo --type hal --settings ./software/hellogemrtos_bsp/settings.bsp --bsp-dir ./software/hellogemrtos_bsp --script C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl  --cpu-name' GRTOS_Multiprocessor_0_nios2_qsys_1 --cmd 'set_setting hal.enable_reduced_device_drivers true' --cmd 'set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1' --cmd 'set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0' --cmd 'set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0' --cmd 'add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0"'
+ nios2-bsp-create-settings --sopc soc_system.sopcinfo --type hal --settings ./software/hellogemrtos_bsp/settings.bsp --bsp-dir ./software/hellogemrtos_bsp --script C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl --cpu-name GRTOS_Multiprocessor_0_nios2_qsys_1 --cmd set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_0_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_0_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_0_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_0_onchip_memory2_0
+ exit 0
+ cleanup
+ [[ -r '' ]]
+ [[ -r '' ]]
+ cygpath -m /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/software/hellogemrtos_bsp
+ echo '[BSP' clean 'complete]'
+ cygpath -m /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/software/hellogemrtos_bsp
In file included from ./drivers/inc/grtos.h:43:0,
                 from alt_sys_init.c:65:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
In file included from drivers/src/ext_isr.c:33:0:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
In file included from drivers/src/gemrtos_core.c:30:0:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
In file included from drivers/src/grtos_init.c:29:0:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
In file included from drivers/src/grtos_kernel.c:53:0:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
In file included from drivers/src/grtosuserfunctions.c:32:0:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
In file included from drivers/src/listfunctions.c:30:0:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
In file included from ./drivers/inc/grtos.h:43:0,
                 from drivers/src/monitor.c:30:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
drivers/src/monitor.c: In function 'IsAListorNull':
drivers/src/monitor.c:172:6: warning: unused variable 'lcb' [-Wunused-variable]
  int lcb;
      ^
In file included from drivers/src/mq.c:31:0:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
In file included from drivers/src/sem.c:31:0:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
In file included from drivers/src/tasks.c:30:0:
./drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
./drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
+ echo '[BSP' build 'complete]'
+ cd ../hellogemrtos_bsp
+ pwd
+ echo /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/software/hellogemrtos_bsp
+ sed -e 's,^/cygdrive/\([a-zA-Z]\)/,\1:/,' -e 's,^/\([a-zA-Z]\)/,\1:/,'
+ echo '[hellogemrtos' clean 'complete]'
+ cd ../hellogemrtos_bsp
+ pwd
+ echo /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/software/hellogemrtos_bsp
+ sed -e 's,^/cygdrive/\([a-zA-Z]\)/,\1:/,' -e 's,^/\([a-zA-Z]\)/,\1:/,'
+ cygpath -m /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/software/hellogemrtos_bsp
+ echo '[BSP' build 'complete]'
In file included from hello_world.c:14:0:
../hellogemrtos_bsp/drivers/inc/grtosdefinitions.h:93:4: warning: multi-line comment [-Wcomment]
    //  if (G_Running == G_TRUE) { \
    ^
../hellogemrtos_bsp/drivers/inc/grtosdefinitions.h:102:5: warning: multi-line comment [-Wcomment]
     // if (G_Running == G_TRUE) { \
     ^
hello_world.c: In function 'task2':
hello_world.c:93:14: warning: unused variable 'pbuffer' [-Wunused-variable]
     GS_ECB  *pbuffer;
              ^
hello_world.c: In function 'task_generic':
hello_world.c:188:14: warning: unused variable 'pbuffer' [-Wunused-variable]
     GS_ECB  *pbuffer;
              ^
hello_world.c: In function 'main':
hello_world.c:258:13: warning: unused variable 'ptcb1' [-Wunused-variable]
     GS_TCB *ptcb1;
             ^
+ bash -c 'nios2-stackreport --prefix nios2-elf- hellogemrtos.elf'
+ nios2-stackreport --prefix nios2-elf- hellogemrtos.elf
+ IFS=
+ FILEPATH=/cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport
++ cd /cygdrive/c/intelFPGA/18.0/nios2eds/bin
+++ pwd
++ echo /cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport
+ _this_script=/cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport
++ dirname /cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport
+ _this_script_dir=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
+ export SOPC_KIT_NIOS2=/cygdrive/c/intelFPGA/18.0/nios2eds
+ SOPC_KIT_NIOS2=/cygdrive/c/intelFPGA/18.0/nios2eds
+ . /cygdrive/c/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --prefix nios2-elf- hellogemrtos.elf
+++ cd /cygdrive/c/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl /cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport.pl --prefix nios2-elf- hellogemrtos.elf
+ nios2-elf-objdump --disassemble --syms --all-header hellogemrtos.elf
+ echo '[hellogemrtos' build 'complete]'
+ cd ../hellogemrtos_bsp
+ pwd
+ echo /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/software/hellogemrtos_bsp
+ sed -e 's,^/cygdrive/\([a-zA-Z]\)/,\1:/,' -e 's,^/\([a-zA-Z]\)/,\1:/,'
+ cygpath -m /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/de10nano/software/hellogemrtos_bsp
+ echo '[BSP' build 'complete]'
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_0.dat --base=0x04040800 --end=0x04040fff --width=32 --little-endian-mem --create-lanes=0
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl 'C:\intelFPGA\18.0\nios2eds\bin\elf2dat.pl' --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_0.dat --base=0x04040800 --end=0x04040fff --width=32 --little-endian-mem --create-lanes=0
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_0.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_0.dat --width=32 --base=0x04040800 --end=0x04040fff --pad=0 --create-lanes=0 --little-endian-mem
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl /cygdrive/c/intelFPGA/18.0/nios2eds/bin/flash2dat.pl --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_0.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_0.dat --width=32 --base=0x04040800 --end=0x04040fff --pad=0 --create-lanes=0 --little-endian-mem
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_1.dat --base=0x04040000 --end=0x040407ff --width=32 --little-endian-mem --create-lanes=0
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl 'C:\intelFPGA\18.0\nios2eds\bin\elf2dat.pl' --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_1.dat --base=0x04040000 --end=0x040407ff --width=32 --little-endian-mem --create-lanes=0
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_1.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_1.dat --width=32 --base=0x04040000 --end=0x040407ff --pad=0 --create-lanes=0 --little-endian-mem
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl /cygdrive/c/intelFPGA/18.0/nios2eds/bin/flash2dat.pl --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_1.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_1.dat --width=32 --base=0x04040000 --end=0x040407ff --pad=0 --create-lanes=0 --little-endian-mem
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_2.dat --base=0x04000000 --end=0x0403ffff --width=32 --little-endian-mem --create-lanes=0
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl 'C:\intelFPGA\18.0\nios2eds\bin\elf2dat.pl' --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_2.dat --base=0x04000000 --end=0x0403ffff --width=32 --little-endian-mem --create-lanes=0
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_2.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_2.dat --width=32 --base=0x04000000 --end=0x0403ffff --pad=0 --create-lanes=0 --little-endian-mem
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl /cygdrive/c/intelFPGA/18.0/nios2eds/bin/flash2dat.pl --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_2.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_2.dat --width=32 --base=0x04000000 --end=0x0403ffff --pad=0 --create-lanes=0 --little-endian-mem
+ nios2-elf-nm -n hellogemrtos.elf
+ nios2-elf-nm -n hellogemrtos.elf
+ nios2-elf-nm -n hellogemrtos.elf
+ echo '<?xml version="1.0" encoding="UTF-8"?>'
+ echo '<simPackage>'
+ echo '<file path="hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_0.dat" type="DAT" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_0.onchip_memory2_0" />'
+ echo '<file path="hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_1.dat" type="DAT" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_0.onchip_memory2_1" />'
+ echo '<file path="hdl_sim/GRTOS_Multiprocessor_0_onchip_memory2_2.dat" type="DAT" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_0.onchip_memory2_2" />'
+ true
+ echo '<file path="GRTOS_Multiprocessor_0_onchip_memory2_0.hex" type="HEX" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_0.onchip_memory2_0" />'
+ echo '<file path="GRTOS_Multiprocessor_0_onchip_memory2_1.hex" type="HEX" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_0.onchip_memory2_1" />'
+ echo '<file path="GRTOS_Multiprocessor_0_onchip_memory2_2.hex" type="HEX" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_0.onchip_memory2_2" />'
+ true
+ echo '</simPackage>'
+ echo 'set_global_assignment -name SEARCH_PATH $::quartus(qip_path)'
