<!DOCTYPE html>
<meta charset="utf-8">
<title>Ning Dong's homepage</title>

<h1>Ning Dong’s homepage</h1>
 
<h2>About</h2>
 
<p>I am a Ph.D. student for computer science at <a href="https://www.kth.se/">KTH Royal Institute of Technology</a>, supervised by Prof. <a href="https://www.kth.se/profile/mfd">Mads Dam</a>  and Assoc Prof. <a href="https://www.kth.se/profile/robertog">Roberto Guanciale</a>.<p>
<p>My research work focuses on formal modelling and verification of low-level hardware and software such as pipelined processors and I/O devices, information flow analysis, and microarchitecture security.</p>

<h2>Publication</h2>
<p>“<a href="https://doi.org/10.34727/2023/isbn.978-3-85448-060-0_33">Formal Verification of Correctness and Information Flow Security for an In-Order Pipelined Processor</a>”, <a href="https://fmcad.org/FMCAD23/">FMCAD'23</a>, Ning Dong, Roberto Guanciale, Mads Dam, Andreas Lööw.
<p>“<a href="https://doi.org/10.34727/2022/isbn.978-3-85448-053-2_19">Foundations and Tools in HOL4 for Analysis of Microarchitectural Out-of-Order Execution</a>”, <a href="https://fmcad.org/FMCAD22/">FMCAD'22</a>, Karl Palmskog, Xiaomo Yao, Ning Dong, Roberto Guanciale, Mads Dam.
<p>“<a href="https://doi.org/10.34727/2021/isbn.978-3-85448-046-4_21">Refinement-Based Verification of Device-to-Device Information Flow</a>”, <a href="https://fmcad.org/FMCAD21/">FMCAD'21</a>, Ning Dong, Roberto Guanciale, Mads Dam.

<h2>Education</h2>
<p>2019 - est. Jan 2024, KTH Royal Institute of Technology, Doctoral student, Computer Science.</p>
<p>2016 - 2019, Beijing Jiaotong University, Master of Engineering, Communication and Information Systems.</p> 
<p>2012 - 2016, Beijing Jiaotong University, Bachelor of Engineering, Communication Engineering. </p>


<h2>Contact</h2>
<p>E-mail</b>: <a href="mailto:dongn@kth.se">dongn@kth.se</a></p>
<p>Others</b>: <a href="https://github.com/ningdongywq">Github</a>, <a href="https://www.linkedin.com/in/ning-dong/">LinkedIn</a></p>

</body>
</html>
