// Seed: 7501396
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_9 = -1, id_10 = 1 - !-1'b0, id_11 = 1, id_12 = id_12, id_13 = id_10, id_14 = id_3(
      id_13
  ), id_15 = (1);
  assign id_8 = 1'h0;
  localparam id_16 = 1;
  wire id_17;
endmodule
module module_1 #(
    parameter id_2 = 32'd73
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_1[-1*1==id_2] = ~(1) == id_2;
  wire id_4;
  assign id_4 = 1;
endmodule
