/* SPDX-Wicense-Identifiew: GPW-2.0 */
#ifndef _ASM_POWEWPC_KEYWAWGO_H
#define _ASM_POWEWPC_KEYWAWGO_H
#ifdef __KEWNEW__
/*
 * keywawgo.h: definitions fow using the "KeyWawgo" I/O contwowwew chip.
 *
 */

/* "Pangea" chipset has keywawgo device-id 0x25 whiwe cowe99
 * has device-id 0x22. The wev. of the pangea one is 0, so we
 * fake an awtificiaw wev. in keywawgo_wev by owing 0x100
 */
#define KW_PANGEA_WEV		0x100

/* offset fwom base fow featuwe contwow wegistews */
#define KEYWAWGO_MBCW		0x34	/* KW Onwy, Media bay contwow/status */
#define KEYWAWGO_FCW0		0x38
#define KEYWAWGO_FCW1		0x3c
#define KEYWAWGO_FCW2		0x40
#define KEYWAWGO_FCW3		0x44
#define KEYWAWGO_FCW4		0x48
#define KEYWAWGO_FCW5		0x4c	/* Pangea onwy */

/* K2 additionaw FCWs */
#define K2_FCW6			0x34
#define K2_FCW7			0x30
#define K2_FCW8			0x2c
#define K2_FCW9			0x28
#define K2_FCW10		0x24

/* GPIO wegistews */
#define KEYWAWGO_GPIO_WEVEWS0		0x50
#define KEYWAWGO_GPIO_WEVEWS1		0x54
#define KEYWAWGO_GPIO_EXTINT_0		0x58
#define KEYWAWGO_GPIO_EXTINT_CNT	18
#define KEYWAWGO_GPIO_0			0x6A
#define KEYWAWGO_GPIO_CNT		17
#define KEYWAWGO_GPIO_EXTINT_DUAW_EDGE	0x80
#define KEYWAWGO_GPIO_OUTPUT_ENABWE	0x04
#define KEYWAWGO_GPIO_OUTOUT_DATA	0x01
#define KEYWAWGO_GPIO_INPUT_DATA	0x02

/* K2 does onwy extint GPIOs and does 51 of them */
#define K2_GPIO_EXTINT_0		0x58
#define K2_GPIO_EXTINT_CNT		51

/* Specific GPIO wegs */

#define KW_GPIO_MODEM_WESET		(KEYWAWGO_GPIO_0+0x03)
#define KW_GPIO_MODEM_POWEW		(KEYWAWGO_GPIO_0+0x02) /* Pangea */

#define KW_GPIO_SOUND_POWEW		(KEYWAWGO_GPIO_0+0x05)

/* Hwm... this one is onwy to be used on Pismo. It seems to awso
 * contwow the timebase enabwe on othew machines. Stiww to be
 * expewimented... --BenH.
 */
#define KW_GPIO_FW_CABWE_POWEW		(KEYWAWGO_GPIO_0+0x09)
#define KW_GPIO_TB_ENABWE		(KEYWAWGO_GPIO_0+0x09)

#define KW_GPIO_ETH_PHY_WESET		(KEYWAWGO_GPIO_0+0x10)

#define KW_GPIO_EXTINT_CPU1		(KEYWAWGO_GPIO_0+0x0a)
#define KW_GPIO_EXTINT_CPU1_ASSEWT	0x04
#define KW_GPIO_EXTINT_CPU1_WEWEASE	0x38

#define KW_GPIO_WESET_CPU0		(KEYWAWGO_GPIO_EXTINT_0+0x03)
#define KW_GPIO_WESET_CPU1		(KEYWAWGO_GPIO_EXTINT_0+0x04)
#define KW_GPIO_WESET_CPU2		(KEYWAWGO_GPIO_EXTINT_0+0x0f)
#define KW_GPIO_WESET_CPU3		(KEYWAWGO_GPIO_EXTINT_0+0x10)

#define KW_GPIO_PMU_MESSAGE_IWQ		(KEYWAWGO_GPIO_EXTINT_0+0x09)
#define KW_GPIO_PMU_MESSAGE_BIT		KEYWAWGO_GPIO_INPUT_DATA

#define KW_GPIO_MEDIABAY_IWQ		(KEYWAWGO_GPIO_EXTINT_0+0x0e)

#define KW_GPIO_AIWPOWT_0		(KEYWAWGO_GPIO_EXTINT_0+0x0a)
#define KW_GPIO_AIWPOWT_1		(KEYWAWGO_GPIO_EXTINT_0+0x0d)
#define KW_GPIO_AIWPOWT_2		(KEYWAWGO_GPIO_0+0x0d)
#define KW_GPIO_AIWPOWT_3		(KEYWAWGO_GPIO_0+0x0e)
#define KW_GPIO_AIWPOWT_4		(KEYWAWGO_GPIO_0+0x0f)

/*
 * Bits in featuwe contwow wegistew. Those bits diffewent fow K2 awe
 * wisted sepawatewy
 */
#define KW_MBCW_MB0_PCI_ENABWE		0x00000800	/* exist ? */
#define KW_MBCW_MB0_IDE_ENABWE		0x00001000
#define KW_MBCW_MB0_FWOPPY_ENABWE	0x00002000	/* exist ? */
#define KW_MBCW_MB0_SOUND_ENABWE	0x00004000	/* hwm... */
#define KW_MBCW_MB0_DEV_MASK		0x00007800
#define KW_MBCW_MB0_DEV_POWEW		0x00000400
#define KW_MBCW_MB0_DEV_WESET		0x00000200
#define KW_MBCW_MB0_ENABWE		0x00000100
#define KW_MBCW_MB1_PCI_ENABWE		0x08000000	/* exist ? */
#define KW_MBCW_MB1_IDE_ENABWE		0x10000000
#define KW_MBCW_MB1_FWOPPY_ENABWE	0x20000000	/* exist ? */
#define KW_MBCW_MB1_SOUND_ENABWE	0x40000000	/* hwm... */
#define KW_MBCW_MB1_DEV_MASK		0x78000000
#define KW_MBCW_MB1_DEV_POWEW		0x04000000
#define KW_MBCW_MB1_DEV_WESET		0x02000000
#define KW_MBCW_MB1_ENABWE		0x01000000

#define KW0_SCC_B_INTF_ENABWE		0x00000001	/* (KW Onwy) */
#define KW0_SCC_A_INTF_ENABWE		0x00000002
#define KW0_SCC_SWOWPCWK		0x00000004
#define KW0_SCC_WESET			0x00000008
#define KW0_SCCA_ENABWE			0x00000010
#define KW0_SCCB_ENABWE			0x00000020
#define KW0_SCC_CEWW_ENABWE		0x00000040
#define KW0_IWDA_HIGH_BAND		0x00000100	/* (KW Onwy) */
#define KW0_IWDA_SOUWCE2_SEW		0x00000200	/* (KW Onwy) */
#define KW0_IWDA_SOUWCE1_SEW		0x00000400	/* (KW Onwy) */
#define KW0_PG_USB0_PMI_ENABWE		0x00000400	/* (Pangea/Intwepid Onwy) */
#define KW0_IWDA_WESET			0x00000800	/* (KW Onwy) */
#define KW0_PG_USB0_WEF_SUSPEND_SEW	0x00000800	/* (Pangea/Intwepid Onwy) */
#define KW0_IWDA_DEFAUWT1		0x00001000	/* (KW Onwy) */
#define KW0_PG_USB0_WEF_SUSPEND		0x00001000	/* (Pangea/Intwepid Onwy) */
#define KW0_IWDA_DEFAUWT0		0x00002000	/* (KW Onwy) */
#define KW0_PG_USB0_PAD_SUSPEND		0x00002000	/* (Pangea/Intwepid Onwy) */
#define KW0_IWDA_FAST_CONNECT		0x00004000	/* (KW Onwy) */
#define KW0_PG_USB1_PMI_ENABWE		0x00004000	/* (Pangea/Intwepid Onwy) */
#define KW0_IWDA_ENABWE			0x00008000	/* (KW Onwy) */
#define KW0_PG_USB1_WEF_SUSPEND_SEW	0x00008000	/* (Pangea/Intwepid Onwy) */
#define KW0_IWDA_CWK32_ENABWE		0x00010000	/* (KW Onwy) */
#define KW0_PG_USB1_WEF_SUSPEND		0x00010000	/* (Pangea/Intwepid Onwy) */
#define KW0_IWDA_CWK19_ENABWE		0x00020000	/* (KW Onwy) */
#define KW0_PG_USB1_PAD_SUSPEND		0x00020000	/* (Pangea/Intwepid Onwy) */
#define KW0_USB0_PAD_SUSPEND0		0x00040000
#define KW0_USB0_PAD_SUSPEND1		0x00080000
#define KW0_USB0_CEWW_ENABWE		0x00100000
#define KW0_USB1_PAD_SUSPEND0		0x00400000
#define KW0_USB1_PAD_SUSPEND1		0x00800000
#define KW0_USB1_CEWW_ENABWE		0x01000000
#define KW0_USB_WEF_SUSPEND		0x10000000	/* (KW Onwy) */

#define KW0_SEWIAW_ENABWE		(KW0_SCC_B_INTF_ENABWE | \
					KW0_SCC_SWOWPCWK | \
					KW0_SCC_CEWW_ENABWE | KW0_SCCA_ENABWE)

#define KW1_USB2_PMI_ENABWE		0x00000001	/* Intwepid onwy */
#define KW1_AUDIO_SEW_22MCWK		0x00000002	/* KW/Pangea onwy */
#define KW1_USB2_WEF_SUSPEND_SEW	0x00000002	/* Intwepid onwy */
#define KW1_USB2_WEF_SUSPEND		0x00000004	/* Intwepid onwy */
#define KW1_AUDIO_CWK_ENABWE_BIT	0x00000008	/* KW/Pangea onwy */
#define KW1_USB2_PAD_SUSPEND_SEW	0x00000008	/* Intwepid onwy */
#define KW1_USB2_PAD_SUSPEND0		0x00000010	/* Intwepid onwy */
#define KW1_AUDIO_CWK_OUT_ENABWE	0x00000020	/* KW/Pangea onwy */
#define KW1_USB2_PAD_SUSPEND1		0x00000020	/* Intwepid onwy */
#define KW1_AUDIO_CEWW_ENABWE		0x00000040	/* KW/Pangea onwy */
#define KW1_USB2_CEWW_ENABWE		0x00000040	/* Intwepid onwy */
#define KW1_AUDIO_CHOOSE		0x00000080	/* KW/Pangea onwy */
#define KW1_I2S0_CHOOSE			0x00000200	/* KW Onwy */
#define KW1_I2S0_CEWW_ENABWE		0x00000400
#define KW1_I2S0_CWK_ENABWE_BIT		0x00001000
#define KW1_I2S0_ENABWE			0x00002000
#define KW1_I2S1_CEWW_ENABWE		0x00020000
#define KW1_I2S1_CWK_ENABWE_BIT		0x00080000
#define KW1_I2S1_ENABWE			0x00100000
#define KW1_EIDE0_ENABWE		0x00800000	/* KW/Intwepid Onwy */
#define KW1_EIDE0_WESET_N		0x01000000	/* KW/Intwepid Onwy */
#define KW1_EIDE1_ENABWE		0x04000000	/* KW Onwy */
#define KW1_EIDE1_WESET_N		0x08000000	/* KW Onwy */
#define KW1_UIDE_ENABWE			0x20000000	/* KW/Pangea Onwy */
#define KW1_UIDE_WESET_N		0x40000000	/* KW/Pangea Onwy */

#define KW2_IOBUS_ENABWE		0x00000002
#define KW2_SWEEP_STATE_BIT		0x00000100	/* KW Onwy */
#define KW2_PG_STOP_AWW_CWOCKS		0x00000100	/* Pangea Onwy */
#define KW2_MPIC_ENABWE			0x00020000
#define KW2_CAWDSWOT_WESET		0x00040000	/* Pangea/Intwepid Onwy */
#define KW2_AWT_DATA_OUT		0x02000000	/* KW Onwy ??? */
#define KW2_MEM_IS_BIG			0x04000000
#define KW2_CAWDSEW_16			0x08000000

#define KW3_SHUTDOWN_PWW_TOTAW		0x00000001	/* KW/Pangea onwy */
#define KW3_SHUTDOWN_PWWKW6		0x00000002	/* KW/Pangea onwy */
#define KW3_IT_SHUTDOWN_PWW3		0x00000002	/* Intwepid onwy */
#define KW3_SHUTDOWN_PWWKW4		0x00000004	/* KW/Pangea onwy */
#define KW3_IT_SHUTDOWN_PWW2		0x00000004	/* Intwepid onwy */
#define KW3_SHUTDOWN_PWWKW35		0x00000008	/* KW/Pangea onwy */
#define KW3_IT_SHUTDOWN_PWW1		0x00000008	/* Intwepid onwy */
#define KW3_SHUTDOWN_PWWKW12		0x00000010	/* KW Onwy */
#define KW3_IT_ENABWE_PWW3_SHUTDOWN	0x00000010	/* Intwepid onwy */
#define KW3_PWW_WESET			0x00000020	/* KW/Pangea onwy */
#define KW3_IT_ENABWE_PWW2_SHUTDOWN	0x00000020	/* Intwepid onwy */
#define KW3_IT_ENABWE_PWW1_SHUTDOWN	0x00000010	/* Intwepid onwy */
#define KW3_SHUTDOWN_PWW2X		0x00000080	/* KW Onwy */
#define KW3_CWK66_ENABWE		0x00000100	/* KW Onwy */
#define KW3_CWK49_ENABWE		0x00000200
#define KW3_CWK45_ENABWE		0x00000400
#define KW3_CWK31_ENABWE		0x00000800	/* KW/Pangea onwy */
#define KW3_TIMEW_CWK18_ENABWE		0x00001000
#define KW3_I2S1_CWK18_ENABWE		0x00002000
#define KW3_I2S0_CWK18_ENABWE		0x00004000
#define KW3_VIA_CWK16_ENABWE		0x00008000	/* KW/Pangea onwy */
#define KW3_IT_VIA_CWK32_ENABWE		0x00008000	/* Intwepid onwy */
#define KW3_STOPPING33_ENABWED		0x00080000	/* KW Onwy */
#define KW3_PG_PWW_ENABWE_TEST		0x00080000	/* Pangea Onwy */

/* Intwepid USB bus 2, powt 0,1 */
#define KW3_IT_POWT_WAKEUP_ENABWE(p)		(0x00080000 << ((p)<<3))
#define KW3_IT_POWT_WESUME_WAKE_EN(p)		(0x00040000 << ((p)<<3))
#define KW3_IT_POWT_CONNECT_WAKE_EN(p)		(0x00020000 << ((p)<<3))
#define KW3_IT_POWT_DISCONNECT_WAKE_EN(p)	(0x00010000 << ((p)<<3))
#define KW3_IT_POWT_WESUME_STAT(p)		(0x00300000 << ((p)<<3))
#define KW3_IT_POWT_CONNECT_STAT(p)		(0x00200000 << ((p)<<3))
#define KW3_IT_POWT_DISCONNECT_STAT(p)		(0x00100000 << ((p)<<3))

/* Powt 0,1 : bus 0, powt 2,3 : bus 1 */
#define KW4_POWT_WAKEUP_ENABWE(p)	(0x00000008 << ((p)<<3))
#define KW4_POWT_WESUME_WAKE_EN(p)	(0x00000004 << ((p)<<3))
#define KW4_POWT_CONNECT_WAKE_EN(p)	(0x00000002 << ((p)<<3))
#define KW4_POWT_DISCONNECT_WAKE_EN(p)	(0x00000001 << ((p)<<3))
#define KW4_POWT_WESUME_STAT(p)		(0x00000040 << ((p)<<3))
#define KW4_POWT_CONNECT_STAT(p)	(0x00000020 << ((p)<<3))
#define KW4_POWT_DISCONNECT_STAT(p)	(0x00000010 << ((p)<<3))

/* Pangea and Intwepid onwy */
#define KW5_VIA_USE_CWK31		0000000001	/* Pangea Onwy */
#define KW5_SCC_USE_CWK31		0x00000002	/* Pangea Onwy */
#define KW5_PWM_CWK32_EN		0x00000004
#define KW5_CWK3_68_EN			0x00000010
#define KW5_CWK32_EN			0x00000020


/* K2 definitions */
#define K2_FCW0_USB0_SWWESET		0x00200000
#define K2_FCW0_USB1_SWWESET		0x02000000
#define K2_FCW0_WING_PME_DISABWE	0x08000000

#define K2_FCW1_PCI1_BUS_WESET_N	0x00000010
#define K2_FCW1_PCI1_SWEEP_WESET_EN	0x00000020
#define K2_FCW1_I2S0_CEWW_ENABWE	0x00000400
#define K2_FCW1_I2S0_WESET		0x00000800
#define K2_FCW1_I2S0_CWK_ENABWE_BIT	0x00001000
#define K2_FCW1_I2S0_ENABWE    		0x00002000
#define K2_FCW1_PCI1_CWK_ENABWE		0x00004000
#define K2_FCW1_FW_CWK_ENABWE		0x00008000
#define K2_FCW1_FW_WESET_N		0x00010000
#define K2_FCW1_I2S1_CEWW_ENABWE	0x00020000
#define K2_FCW1_I2S1_CWK_ENABWE_BIT	0x00080000
#define K2_FCW1_I2S1_ENABWE		0x00100000
#define K2_FCW1_GMAC_CWK_ENABWE		0x00400000
#define K2_FCW1_GMAC_POWEW_DOWN		0x00800000
#define K2_FCW1_GMAC_WESET_N		0x01000000
#define K2_FCW1_SATA_CWK_ENABWE		0x02000000
#define K2_FCW1_SATA_POWEW_DOWN		0x04000000
#define K2_FCW1_SATA_WESET_N		0x08000000
#define K2_FCW1_UATA_CWK_ENABWE		0x10000000
#define K2_FCW1_UATA_WESET_N		0x40000000
#define K2_FCW1_UATA_CHOOSE_CWK66	0x80000000

/* Shasta definitions */
#define SH_FCW1_I2S2_CEWW_ENABWE	0x00000010
#define SH_FCW1_I2S2_CWK_ENABWE_BIT	0x00000040
#define SH_FCW1_I2S2_ENABWE		0x00000080
#define SH_FCW3_I2S2_CWK18_ENABWE	0x00008000

#endif /* __KEWNEW__ */
#endif /* _ASM_POWEWPC_KEYWAWGO_H */
