=========================================================================================================
Auto created by Tang Dynasty v5.6.88061
   Copyright (c) 2012-2023 Anlogic Inc.
Sun May 12 14:22:40 2024
=========================================================================================================


Top Model:                CortexM0_SoC                                                    
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../adc_sdc/hdmi_ph1.sdc                                      
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: sys_clk                                                  
Clock = sys_clk, period 20ns, rising at 0ns, falling at 10ns

5456 endpoints analyzed totally, and 521460084 paths analyzed
9 errors detected : 9 setup errors (TNS = -56.076), 0 hold errors (TNS = 0.000)
Minimum period is 21.701ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Bfjpw6_reg_syn_3643 (6708989 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.701 ns                                                        
 Start Point:             u_logic/Ydopw6_reg_syn_10.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Bfjpw6_reg_syn_3643.a[0] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         21.549ns  (logic 10.937ns, net 10.612ns, 50% logic)             
 Logic Levels:            16 ( LUT5=9 ADDER=2 LUT4=1 LUT3=1 LUT2=1 MULT18=1 )             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Ydopw6_reg_syn_10.clk (sysclk_dup_1)                net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Ydopw6_reg_syn_10.q[0]                              clk2q                   0.146 r     4.098
 u_logic/Glphu6_syn_4010.c[1]                                net  (fanout = 22)      0.882 r     4.980
 u_logic/Glphu6_syn_4010.f[1]                                cell (LUT5)             0.348 r     5.328
 u_logic/Tgfpw6[16]_syn_30.c[1]                              net  (fanout = 33)      1.286 r     6.614
 u_logic/Tgfpw6[16]_syn_30.fx[0]                             cell (LUT5)             0.448 r     7.062
 u_logic/Mifpw6[21]_syn_11.b[0]                              net  (fanout = 27)      1.040 r     8.102
 u_logic/Mifpw6[21]_syn_11.f[0]                              cell (LUT5)             0.431 r     8.533
 u_logic/mult0_syn_201.a[3]                                  net  (fanout = 1)       0.720 r     9.253
 u_logic/mult0_syn_201.p[3]                                  cell (MULT18)           3.563 r    12.816
 u_logic/mult0_syn_381.a[0]                                  net  (fanout = 1)       0.625 r    13.441
 u_logic/mult0_syn_381.fx[1]                                 cell                    1.268 r    14.709
 u_logic/mult0_syn_385.e[1]                                  net  (fanout = 1)       0.610 r    15.319
 u_logic/mult0_syn_385.fco                                   cell (ADDER)            0.715 r    16.034
 u_logic/mult0_syn_386.fci                                   net  (fanout = 1)       0.000 f    16.034
 u_logic/mult0_syn_386.fx[0]                                 cell (ADDER)            0.387 r    16.421
 u_logic/Bfjpw6_reg_syn_4398.d[0]                            net  (fanout = 1)       0.737 r    17.158
 u_logic/Bfjpw6_reg_syn_4398.f[0]                            cell (LUT2)             0.205 r    17.363
 u_logic/Bfjpw6_reg_syn_3869.b[1]                            net  (fanout = 2)       0.594 r    17.957
 u_logic/Bfjpw6_reg_syn_3869.fx[0]                           cell (LUT5)             0.543 r    18.500
 u_logic/Bfjpw6_reg_syn_4413.d[0]                            net  (fanout = 3)       0.508 r    19.008
 u_logic/Bfjpw6_reg_syn_4413.f[0]                            cell (LUT3)             0.205 r    19.213
 u_logic/Bqyiu6_syn_273.d[1]                                 net  (fanout = 2)       0.618 r    19.831
 u_logic/Bqyiu6_syn_273.f[1]                                 cell (LUT5)             0.262 r    20.093
 u_logic/Bfjpw6_reg_syn_4060.a[0]                            net  (fanout = 1)       0.594 r    20.687
 u_logic/Bfjpw6_reg_syn_4060.f[0]                            cell (LUT5)             0.424 r    21.111
 u_logic/Bqyiu6_syn_271.a[1]                                 net  (fanout = 1)       0.603 r    21.714
 u_logic/Bqyiu6_syn_271.f[1]                                 cell (LUT5)             0.424 r    22.138
 u_logic/Bfjpw6_reg_syn_3687.a[0]                            net  (fanout = 1)       0.456 r    22.594
 u_logic/Bfjpw6_reg_syn_3687.f[0]                            cell (LUT5)             0.424 r    23.018
 u_logic/Bqyiu6_syn_264.a[1]                                 net  (fanout = 12)      0.714 r    23.732
 u_logic/Bqyiu6_syn_264.fx[0]                                cell (LUT5)             0.618 r    24.350
 u_logic/Bfjpw6_reg_syn_3643.a[0]                            net  (fanout = 1)       0.625 r    24.975
 u_logic/Bfjpw6_reg_syn_3643                                 path2reg0 (LUT4)        0.526      25.501
 Arrival time                                                                       25.501                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Bfjpw6_reg_syn_3643.clk (sysclk_dup_1)              net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.437
 clock uncertainty                                                                  -0.000      23.437
 clock recovergence pessimism                                                        0.363      23.800
 Required time                                                                      23.800            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.701ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.701 ns                                                        
 Start Point:             u_logic/Ydopw6_reg_syn_10.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Bfjpw6_reg_syn_3643.a[0] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         21.549ns  (logic 10.937ns, net 10.612ns, 50% logic)             
 Logic Levels:            16 ( LUT5=9 ADDER=2 LUT4=1 LUT3=1 LUT2=1 MULT18=1 )             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Ydopw6_reg_syn_10.clk (sysclk_dup_1)                net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Ydopw6_reg_syn_10.q[0]                              clk2q                   0.146 r     4.098
 u_logic/Glphu6_syn_4010.c[1]                                net  (fanout = 22)      0.882 r     4.980
 u_logic/Glphu6_syn_4010.f[1]                                cell (LUT5)             0.348 r     5.328
 u_logic/Tgfpw6[16]_syn_30.c[0]                              net  (fanout = 33)      1.286 r     6.614
 u_logic/Tgfpw6[16]_syn_30.fx[0]                             cell (LUT5)             0.448 r     7.062
 u_logic/Mifpw6[21]_syn_11.b[0]                              net  (fanout = 27)      1.040 r     8.102
 u_logic/Mifpw6[21]_syn_11.f[0]                              cell (LUT5)             0.431 r     8.533
 u_logic/mult0_syn_201.a[3]                                  net  (fanout = 1)       0.720 r     9.253
 u_logic/mult0_syn_201.p[3]                                  cell (MULT18)           3.563 r    12.816
 u_logic/mult0_syn_381.a[0]                                  net  (fanout = 1)       0.625 r    13.441
 u_logic/mult0_syn_381.fx[1]                                 cell                    1.268 r    14.709
 u_logic/mult0_syn_385.e[1]                                  net  (fanout = 1)       0.610 r    15.319
 u_logic/mult0_syn_385.fco                                   cell (ADDER)            0.715 r    16.034
 u_logic/mult0_syn_386.fci                                   net  (fanout = 1)       0.000 f    16.034
 u_logic/mult0_syn_386.fx[0]                                 cell (ADDER)            0.387 r    16.421
 u_logic/Bfjpw6_reg_syn_4398.d[0]                            net  (fanout = 1)       0.737 r    17.158
 u_logic/Bfjpw6_reg_syn_4398.f[0]                            cell (LUT2)             0.205 r    17.363
 u_logic/Bfjpw6_reg_syn_3869.b[1]                            net  (fanout = 2)       0.594 r    17.957
 u_logic/Bfjpw6_reg_syn_3869.fx[0]                           cell (LUT5)             0.543 r    18.500
 u_logic/Bfjpw6_reg_syn_4413.d[0]                            net  (fanout = 3)       0.508 r    19.008
 u_logic/Bfjpw6_reg_syn_4413.f[0]                            cell (LUT3)             0.205 r    19.213
 u_logic/Bqyiu6_syn_273.d[1]                                 net  (fanout = 2)       0.618 r    19.831
 u_logic/Bqyiu6_syn_273.f[1]                                 cell (LUT5)             0.262 r    20.093
 u_logic/Bfjpw6_reg_syn_4060.a[0]                            net  (fanout = 1)       0.594 r    20.687
 u_logic/Bfjpw6_reg_syn_4060.f[0]                            cell (LUT5)             0.424 r    21.111
 u_logic/Bqyiu6_syn_271.a[1]                                 net  (fanout = 1)       0.603 r    21.714
 u_logic/Bqyiu6_syn_271.f[1]                                 cell (LUT5)             0.424 r    22.138
 u_logic/Bfjpw6_reg_syn_3687.a[0]                            net  (fanout = 1)       0.456 r    22.594
 u_logic/Bfjpw6_reg_syn_3687.f[0]                            cell (LUT5)             0.424 r    23.018
 u_logic/Bqyiu6_syn_264.a[1]                                 net  (fanout = 12)      0.714 r    23.732
 u_logic/Bqyiu6_syn_264.fx[0]                                cell (LUT5)             0.618 r    24.350
 u_logic/Bfjpw6_reg_syn_3643.a[0]                            net  (fanout = 1)       0.625 r    24.975
 u_logic/Bfjpw6_reg_syn_3643                                 path2reg0 (LUT4)        0.526      25.501
 Arrival time                                                                       25.501                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Bfjpw6_reg_syn_3643.clk (sysclk_dup_1)              net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.437
 clock uncertainty                                                                  -0.000      23.437
 clock recovergence pessimism                                                        0.363      23.800
 Required time                                                                      23.800            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.701ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.701 ns                                                        
 Start Point:             u_logic/Ydopw6_reg_syn_10.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Bfjpw6_reg_syn_3643.a[0] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         21.549ns  (logic 10.937ns, net 10.612ns, 50% logic)             
 Logic Levels:            16 ( LUT5=9 ADDER=2 LUT4=1 LUT3=1 LUT2=1 MULT18=1 )             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Ydopw6_reg_syn_10.clk (sysclk_dup_1)                net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Ydopw6_reg_syn_10.q[0]                              clk2q                   0.146 r     4.098
 u_logic/Glphu6_syn_4010.c[1]                                net  (fanout = 22)      0.882 r     4.980
 u_logic/Glphu6_syn_4010.f[1]                                cell (LUT5)             0.348 r     5.328
 u_logic/Tgfpw6[16]_syn_30.c[1]                              net  (fanout = 33)      1.286 r     6.614
 u_logic/Tgfpw6[16]_syn_30.fx[0]                             cell (LUT5)             0.448 r     7.062
 u_logic/Mifpw6[21]_syn_11.b[0]                              net  (fanout = 27)      1.040 r     8.102
 u_logic/Mifpw6[21]_syn_11.f[0]                              cell (LUT5)             0.431 r     8.533
 u_logic/mult0_syn_201.a[3]                                  net  (fanout = 1)       0.720 r     9.253
 u_logic/mult0_syn_201.p[3]                                  cell (MULT18)           3.563 r    12.816
 u_logic/mult0_syn_381.a[0]                                  net  (fanout = 1)       0.625 r    13.441
 u_logic/mult0_syn_381.fx[1]                                 cell                    1.268 r    14.709
 u_logic/mult0_syn_385.e[1]                                  net  (fanout = 1)       0.610 r    15.319
 u_logic/mult0_syn_385.fco                                   cell (ADDER)            0.715 r    16.034
 u_logic/mult0_syn_386.fci                                   net  (fanout = 1)       0.000 f    16.034
 u_logic/mult0_syn_386.fx[0]                                 cell (ADDER)            0.387 r    16.421
 u_logic/Bfjpw6_reg_syn_4398.d[0]                            net  (fanout = 1)       0.737 r    17.158
 u_logic/Bfjpw6_reg_syn_4398.f[0]                            cell (LUT2)             0.205 r    17.363
 u_logic/Bfjpw6_reg_syn_3869.b[0]                            net  (fanout = 2)       0.594 r    17.957
 u_logic/Bfjpw6_reg_syn_3869.fx[0]                           cell (LUT5)             0.543 r    18.500
 u_logic/Bfjpw6_reg_syn_4413.d[0]                            net  (fanout = 3)       0.508 r    19.008
 u_logic/Bfjpw6_reg_syn_4413.f[0]                            cell (LUT3)             0.205 r    19.213
 u_logic/Bqyiu6_syn_273.d[1]                                 net  (fanout = 2)       0.618 r    19.831
 u_logic/Bqyiu6_syn_273.f[1]                                 cell (LUT5)             0.262 r    20.093
 u_logic/Bfjpw6_reg_syn_4060.a[0]                            net  (fanout = 1)       0.594 r    20.687
 u_logic/Bfjpw6_reg_syn_4060.f[0]                            cell (LUT5)             0.424 r    21.111
 u_logic/Bqyiu6_syn_271.a[1]                                 net  (fanout = 1)       0.603 r    21.714
 u_logic/Bqyiu6_syn_271.f[1]                                 cell (LUT5)             0.424 r    22.138
 u_logic/Bfjpw6_reg_syn_3687.a[0]                            net  (fanout = 1)       0.456 r    22.594
 u_logic/Bfjpw6_reg_syn_3687.f[0]                            cell (LUT5)             0.424 r    23.018
 u_logic/Bqyiu6_syn_264.a[0]                                 net  (fanout = 12)      0.714 r    23.732
 u_logic/Bqyiu6_syn_264.fx[0]                                cell (LUT5)             0.618 r    24.350
 u_logic/Bfjpw6_reg_syn_3643.a[0]                            net  (fanout = 1)       0.625 r    24.975
 u_logic/Bfjpw6_reg_syn_3643                                 path2reg0 (LUT4)        0.526      25.501
 Arrival time                                                                       25.501                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Bfjpw6_reg_syn_3643.clk (sysclk_dup_1)              net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.437
 clock uncertainty                                                                  -0.000      23.437
 clock recovergence pessimism                                                        0.363      23.800
 Required time                                                                      23.800            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.701ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Ozopw6_reg_syn_5 (351861 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.525 ns                                                        
 Start Point:             u_logic/Glphu6_syn_3809.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Ozopw6_reg_syn_5.mi[1] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         21.273ns  (logic 7.321ns, net 13.952ns, 34% logic)              
 Logic Levels:            17 ( LUT5=10 LUT4=4 LUT3=3 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Glphu6_syn_3809.clk (sysclk_dup_1)                  net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3809.q[0]                                clk2q                   0.146 r     4.098
 u_logic/Glphu6_syn_4659.c[1]                                net  (fanout = 6)       1.125 r     5.223
 u_logic/Glphu6_syn_4659.f[1]                                cell (LUT3)             0.348 r     5.571
 u_logic/Hbgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.594 r     6.165
 u_logic/Hbgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r     6.589
 u_logic/Unyax6_reg_syn_5.c[0]                               net  (fanout = 3)       0.601 r     7.190
 u_logic/Unyax6_reg_syn_5.f[0]                               cell (LUT5)             0.348 r     7.538
 u_logic/Glphu6_syn_3809.a[1]                                net  (fanout = 1)       0.468 r     8.006
 u_logic/Glphu6_syn_3809.f[1]                                cell (LUT3)             0.424 r     8.430
 u_logic/Ohyax6_reg_syn_5.c[1]                               net  (fanout = 3)       0.799 r     9.229
 u_logic/Ohyax6_reg_syn_5.f[1]                               cell (LUT4)             0.348 r     9.577
 u_logic/Glphu6_syn_3775.d[1]                                net  (fanout = 2)       0.456 r    10.033
 u_logic/Glphu6_syn_3775.f[1]                                cell (LUT4)             0.262 r    10.295
 u_logic/Cy4bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.307 r    10.602
 u_logic/Cy4bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r    11.026
 u_logic/Wr4bx6_reg_syn_5.c[1]                               net  (fanout = 5)       1.040 r    12.066
 u_logic/Wr4bx6_reg_syn_5.f[1]                               cell (LUT3)             0.348 r    12.414
 u_logic/Pjgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.456 r    12.870
 u_logic/Pjgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r    13.294
 u_logic/Glphu6_syn_4164.a[0]                                net  (fanout = 2)       0.468 r    13.762
 u_logic/Glphu6_syn_4164.f[0]                                cell (LUT5)             0.424 r    14.186
 u_logic/Glphu6_syn_4696.c[0]                                net  (fanout = 5)       0.485 r    14.671
 u_logic/Glphu6_syn_4696.f[0]                                cell (LUT4)             0.348 r    15.019
 u_logic/Glphu6_syn_4096.a[0]                                net  (fanout = 2)       0.456 r    15.475
 u_logic/Glphu6_syn_4096.f[0]                                cell (LUT5)             0.424 r    15.899
 u_logic/Glphu6_syn_4075.a[1]                                net  (fanout = 2)       0.790 r    16.689
 u_logic/Glphu6_syn_4075.fx[0]                               cell (LUT5)             0.618 r    17.307
 u_logic/W2vhu6_syn_662.a[0]                                 net  (fanout = 4)       0.932 r    18.239
 u_logic/W2vhu6_syn_662.f[0]                                 cell (LUT4)             0.424 r    18.663
 u_logic/Qijpw6_reg_syn_302.a[0]                             net  (fanout = 2)       1.002 r    19.665
 u_logic/Qijpw6_reg_syn_302.f[0]                             cell (LUT5)             0.424 r    20.089
 u_logic/Bnohu6_syn_20.a[0]                                  net  (fanout = 5)       0.823 r    20.912
 u_logic/Bnohu6_syn_20.fx[0]                                 cell (LUT5)             0.618 r    21.530
 u_logic/T80qw6_reg_syn_5.d[1]                               net  (fanout = 3)       1.110 r    22.640
 u_logic/T80qw6_reg_syn_5.fx[0]                              cell (LUT5)             0.402 r    23.042
 u_logic/Ozopw6_reg_syn_5.mi[1]                              net  (fanout = 15)      2.040 r    25.082
 u_logic/Ozopw6_reg_syn_5                                    path2reg1               0.143      25.225
 Arrival time                                                                       25.225                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Ozopw6_reg_syn_5.clk (sysclk_dup_1)                 net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.437
 clock uncertainty                                                                  -0.000      23.437
 clock recovergence pessimism                                                        0.263      23.700
 Required time                                                                      23.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.525ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.525 ns                                                        
 Start Point:             u_logic/Glphu6_syn_3809.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Ozopw6_reg_syn_5.mi[1] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         21.273ns  (logic 7.321ns, net 13.952ns, 34% logic)              
 Logic Levels:            17 ( LUT5=10 LUT4=4 LUT3=3 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Glphu6_syn_3809.clk (sysclk_dup_1)                  net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3809.q[0]                                clk2q                   0.146 r     4.098
 u_logic/Glphu6_syn_4659.c[1]                                net  (fanout = 6)       1.125 r     5.223
 u_logic/Glphu6_syn_4659.f[1]                                cell (LUT3)             0.348 r     5.571
 u_logic/Hbgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.594 r     6.165
 u_logic/Hbgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r     6.589
 u_logic/Unyax6_reg_syn_5.c[0]                               net  (fanout = 3)       0.601 r     7.190
 u_logic/Unyax6_reg_syn_5.f[0]                               cell (LUT5)             0.348 r     7.538
 u_logic/Glphu6_syn_3809.a[1]                                net  (fanout = 1)       0.468 r     8.006
 u_logic/Glphu6_syn_3809.f[1]                                cell (LUT3)             0.424 r     8.430
 u_logic/Ohyax6_reg_syn_5.c[1]                               net  (fanout = 3)       0.799 r     9.229
 u_logic/Ohyax6_reg_syn_5.f[1]                               cell (LUT4)             0.348 r     9.577
 u_logic/Glphu6_syn_3775.d[1]                                net  (fanout = 2)       0.456 r    10.033
 u_logic/Glphu6_syn_3775.f[1]                                cell (LUT4)             0.262 r    10.295
 u_logic/Cy4bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.307 r    10.602
 u_logic/Cy4bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r    11.026
 u_logic/Wr4bx6_reg_syn_5.c[1]                               net  (fanout = 5)       1.040 r    12.066
 u_logic/Wr4bx6_reg_syn_5.f[1]                               cell (LUT3)             0.348 r    12.414
 u_logic/Pjgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.456 r    12.870
 u_logic/Pjgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r    13.294
 u_logic/Glphu6_syn_4164.a[0]                                net  (fanout = 2)       0.468 r    13.762
 u_logic/Glphu6_syn_4164.f[0]                                cell (LUT5)             0.424 r    14.186
 u_logic/Glphu6_syn_4696.c[0]                                net  (fanout = 5)       0.485 r    14.671
 u_logic/Glphu6_syn_4696.f[0]                                cell (LUT4)             0.348 r    15.019
 u_logic/Glphu6_syn_4096.a[0]                                net  (fanout = 2)       0.456 r    15.475
 u_logic/Glphu6_syn_4096.f[0]                                cell (LUT5)             0.424 r    15.899
 u_logic/Glphu6_syn_4075.a[1]                                net  (fanout = 2)       0.790 r    16.689
 u_logic/Glphu6_syn_4075.fx[0]                               cell (LUT5)             0.618 r    17.307
 u_logic/W2vhu6_syn_662.a[0]                                 net  (fanout = 4)       0.932 r    18.239
 u_logic/W2vhu6_syn_662.f[0]                                 cell (LUT4)             0.424 r    18.663
 u_logic/Qijpw6_reg_syn_302.a[0]                             net  (fanout = 2)       1.002 r    19.665
 u_logic/Qijpw6_reg_syn_302.f[0]                             cell (LUT5)             0.424 r    20.089
 u_logic/Bnohu6_syn_20.a[1]                                  net  (fanout = 5)       0.823 r    20.912
 u_logic/Bnohu6_syn_20.fx[0]                                 cell (LUT5)             0.618 r    21.530
 u_logic/T80qw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.110 r    22.640
 u_logic/T80qw6_reg_syn_5.fx[0]                              cell (LUT5)             0.402 r    23.042
 u_logic/Ozopw6_reg_syn_5.mi[1]                              net  (fanout = 15)      2.040 r    25.082
 u_logic/Ozopw6_reg_syn_5                                    path2reg1               0.143      25.225
 Arrival time                                                                       25.225                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Ozopw6_reg_syn_5.clk (sysclk_dup_1)                 net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.437
 clock uncertainty                                                                  -0.000      23.437
 clock recovergence pessimism                                                        0.263      23.700
 Required time                                                                      23.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.525ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.525 ns                                                        
 Start Point:             u_logic/Glphu6_syn_3809.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Ozopw6_reg_syn_5.mi[1] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         21.273ns  (logic 7.321ns, net 13.952ns, 34% logic)              
 Logic Levels:            17 ( LUT5=10 LUT4=4 LUT3=3 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Glphu6_syn_3809.clk (sysclk_dup_1)                  net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3809.q[0]                                clk2q                   0.146 r     4.098
 u_logic/Glphu6_syn_4659.c[1]                                net  (fanout = 6)       1.125 r     5.223
 u_logic/Glphu6_syn_4659.f[1]                                cell (LUT3)             0.348 r     5.571
 u_logic/Hbgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.594 r     6.165
 u_logic/Hbgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r     6.589
 u_logic/Unyax6_reg_syn_5.c[0]                               net  (fanout = 3)       0.601 r     7.190
 u_logic/Unyax6_reg_syn_5.f[0]                               cell (LUT5)             0.348 r     7.538
 u_logic/Glphu6_syn_3809.a[1]                                net  (fanout = 1)       0.468 r     8.006
 u_logic/Glphu6_syn_3809.f[1]                                cell (LUT3)             0.424 r     8.430
 u_logic/Ohyax6_reg_syn_5.c[1]                               net  (fanout = 3)       0.799 r     9.229
 u_logic/Ohyax6_reg_syn_5.f[1]                               cell (LUT4)             0.348 r     9.577
 u_logic/Glphu6_syn_3775.d[1]                                net  (fanout = 2)       0.456 r    10.033
 u_logic/Glphu6_syn_3775.f[1]                                cell (LUT4)             0.262 r    10.295
 u_logic/Cy4bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.307 r    10.602
 u_logic/Cy4bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r    11.026
 u_logic/Wr4bx6_reg_syn_5.c[1]                               net  (fanout = 5)       1.040 r    12.066
 u_logic/Wr4bx6_reg_syn_5.f[1]                               cell (LUT3)             0.348 r    12.414
 u_logic/Pjgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.456 r    12.870
 u_logic/Pjgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r    13.294
 u_logic/Glphu6_syn_4164.a[0]                                net  (fanout = 2)       0.468 r    13.762
 u_logic/Glphu6_syn_4164.f[0]                                cell (LUT5)             0.424 r    14.186
 u_logic/Glphu6_syn_4696.c[0]                                net  (fanout = 5)       0.485 r    14.671
 u_logic/Glphu6_syn_4696.f[0]                                cell (LUT4)             0.348 r    15.019
 u_logic/Glphu6_syn_4096.a[0]                                net  (fanout = 2)       0.456 r    15.475
 u_logic/Glphu6_syn_4096.f[0]                                cell (LUT5)             0.424 r    15.899
 u_logic/Glphu6_syn_4075.a[0]                                net  (fanout = 2)       0.790 r    16.689
 u_logic/Glphu6_syn_4075.fx[0]                               cell (LUT5)             0.618 r    17.307
 u_logic/W2vhu6_syn_662.a[0]                                 net  (fanout = 4)       0.932 r    18.239
 u_logic/W2vhu6_syn_662.f[0]                                 cell (LUT4)             0.424 r    18.663
 u_logic/Qijpw6_reg_syn_302.a[0]                             net  (fanout = 2)       1.002 r    19.665
 u_logic/Qijpw6_reg_syn_302.f[0]                             cell (LUT5)             0.424 r    20.089
 u_logic/Bnohu6_syn_20.a[1]                                  net  (fanout = 5)       0.823 r    20.912
 u_logic/Bnohu6_syn_20.fx[0]                                 cell (LUT5)             0.618 r    21.530
 u_logic/T80qw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.110 r    22.640
 u_logic/T80qw6_reg_syn_5.fx[0]                              cell (LUT5)             0.402 r    23.042
 u_logic/Ozopw6_reg_syn_5.mi[1]                              net  (fanout = 15)      2.040 r    25.082
 u_logic/Ozopw6_reg_syn_5                                    path2reg1               0.143      25.225
 Arrival time                                                                       25.225                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Ozopw6_reg_syn_5.clk (sysclk_dup_1)                 net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.437
 clock uncertainty                                                                  -0.000      23.437
 clock recovergence pessimism                                                        0.263      23.700
 Required time                                                                      23.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.525ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Bfjpw6_reg_syn_3613 (351861 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.271 ns                                                        
 Start Point:             u_logic/Glphu6_syn_3809.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Bfjpw6_reg_syn_3613.mi[0] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         21.019ns  (logic 7.321ns, net 13.698ns, 34% logic)              
 Logic Levels:            17 ( LUT5=10 LUT4=4 LUT3=3 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Glphu6_syn_3809.clk (sysclk_dup_1)                  net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3809.q[0]                                clk2q                   0.146 r     4.098
 u_logic/Glphu6_syn_4659.c[1]                                net  (fanout = 6)       1.125 r     5.223
 u_logic/Glphu6_syn_4659.f[1]                                cell (LUT3)             0.348 r     5.571
 u_logic/Hbgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.594 r     6.165
 u_logic/Hbgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r     6.589
 u_logic/Unyax6_reg_syn_5.c[0]                               net  (fanout = 3)       0.601 r     7.190
 u_logic/Unyax6_reg_syn_5.f[0]                               cell (LUT5)             0.348 r     7.538
 u_logic/Glphu6_syn_3809.a[1]                                net  (fanout = 1)       0.468 r     8.006
 u_logic/Glphu6_syn_3809.f[1]                                cell (LUT3)             0.424 r     8.430
 u_logic/Ohyax6_reg_syn_5.c[1]                               net  (fanout = 3)       0.799 r     9.229
 u_logic/Ohyax6_reg_syn_5.f[1]                               cell (LUT4)             0.348 r     9.577
 u_logic/Glphu6_syn_3775.d[1]                                net  (fanout = 2)       0.456 r    10.033
 u_logic/Glphu6_syn_3775.f[1]                                cell (LUT4)             0.262 r    10.295
 u_logic/Cy4bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.307 r    10.602
 u_logic/Cy4bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r    11.026
 u_logic/Wr4bx6_reg_syn_5.c[1]                               net  (fanout = 5)       1.040 r    12.066
 u_logic/Wr4bx6_reg_syn_5.f[1]                               cell (LUT3)             0.348 r    12.414
 u_logic/Pjgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.456 r    12.870
 u_logic/Pjgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r    13.294
 u_logic/Glphu6_syn_4164.a[0]                                net  (fanout = 2)       0.468 r    13.762
 u_logic/Glphu6_syn_4164.f[0]                                cell (LUT5)             0.424 r    14.186
 u_logic/Glphu6_syn_4696.c[0]                                net  (fanout = 5)       0.485 r    14.671
 u_logic/Glphu6_syn_4696.f[0]                                cell (LUT4)             0.348 r    15.019
 u_logic/Glphu6_syn_4096.a[0]                                net  (fanout = 2)       0.456 r    15.475
 u_logic/Glphu6_syn_4096.f[0]                                cell (LUT5)             0.424 r    15.899
 u_logic/Glphu6_syn_4075.a[1]                                net  (fanout = 2)       0.790 r    16.689
 u_logic/Glphu6_syn_4075.fx[0]                               cell (LUT5)             0.618 r    17.307
 u_logic/W2vhu6_syn_662.a[0]                                 net  (fanout = 4)       0.932 r    18.239
 u_logic/W2vhu6_syn_662.f[0]                                 cell (LUT4)             0.424 r    18.663
 u_logic/Qijpw6_reg_syn_302.a[0]                             net  (fanout = 2)       1.002 r    19.665
 u_logic/Qijpw6_reg_syn_302.f[0]                             cell (LUT5)             0.424 r    20.089
 u_logic/Bnohu6_syn_20.a[0]                                  net  (fanout = 5)       0.823 r    20.912
 u_logic/Bnohu6_syn_20.fx[0]                                 cell (LUT5)             0.618 r    21.530
 u_logic/T80qw6_reg_syn_5.d[1]                               net  (fanout = 3)       1.110 r    22.640
 u_logic/T80qw6_reg_syn_5.fx[0]                              cell (LUT5)             0.402 r    23.042
 u_logic/Bfjpw6_reg_syn_3613.mi[0]                           net  (fanout = 15)      1.786 r    24.828
 u_logic/Bfjpw6_reg_syn_3613                                 path2reg0               0.143      24.971
 Arrival time                                                                       24.971                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Bfjpw6_reg_syn_3613.clk (sysclk_dup_1)              net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.437
 clock uncertainty                                                                  -0.000      23.437
 clock recovergence pessimism                                                        0.263      23.700
 Required time                                                                      23.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.271ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.271 ns                                                        
 Start Point:             u_logic/Glphu6_syn_3809.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Bfjpw6_reg_syn_3613.mi[0] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         21.019ns  (logic 7.321ns, net 13.698ns, 34% logic)              
 Logic Levels:            17 ( LUT5=10 LUT4=4 LUT3=3 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Glphu6_syn_3809.clk (sysclk_dup_1)                  net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3809.q[0]                                clk2q                   0.146 r     4.098
 u_logic/Glphu6_syn_4659.c[1]                                net  (fanout = 6)       1.125 r     5.223
 u_logic/Glphu6_syn_4659.f[1]                                cell (LUT3)             0.348 r     5.571
 u_logic/Hbgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.594 r     6.165
 u_logic/Hbgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r     6.589
 u_logic/Unyax6_reg_syn_5.c[0]                               net  (fanout = 3)       0.601 r     7.190
 u_logic/Unyax6_reg_syn_5.f[0]                               cell (LUT5)             0.348 r     7.538
 u_logic/Glphu6_syn_3809.a[1]                                net  (fanout = 1)       0.468 r     8.006
 u_logic/Glphu6_syn_3809.f[1]                                cell (LUT3)             0.424 r     8.430
 u_logic/Ohyax6_reg_syn_5.c[1]                               net  (fanout = 3)       0.799 r     9.229
 u_logic/Ohyax6_reg_syn_5.f[1]                               cell (LUT4)             0.348 r     9.577
 u_logic/Glphu6_syn_3775.d[1]                                net  (fanout = 2)       0.456 r    10.033
 u_logic/Glphu6_syn_3775.f[1]                                cell (LUT4)             0.262 r    10.295
 u_logic/Cy4bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.307 r    10.602
 u_logic/Cy4bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r    11.026
 u_logic/Wr4bx6_reg_syn_5.c[1]                               net  (fanout = 5)       1.040 r    12.066
 u_logic/Wr4bx6_reg_syn_5.f[1]                               cell (LUT3)             0.348 r    12.414
 u_logic/Pjgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.456 r    12.870
 u_logic/Pjgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r    13.294
 u_logic/Glphu6_syn_4164.a[0]                                net  (fanout = 2)       0.468 r    13.762
 u_logic/Glphu6_syn_4164.f[0]                                cell (LUT5)             0.424 r    14.186
 u_logic/Glphu6_syn_4696.c[0]                                net  (fanout = 5)       0.485 r    14.671
 u_logic/Glphu6_syn_4696.f[0]                                cell (LUT4)             0.348 r    15.019
 u_logic/Glphu6_syn_4096.a[0]                                net  (fanout = 2)       0.456 r    15.475
 u_logic/Glphu6_syn_4096.f[0]                                cell (LUT5)             0.424 r    15.899
 u_logic/Glphu6_syn_4075.a[1]                                net  (fanout = 2)       0.790 r    16.689
 u_logic/Glphu6_syn_4075.fx[0]                               cell (LUT5)             0.618 r    17.307
 u_logic/W2vhu6_syn_662.a[0]                                 net  (fanout = 4)       0.932 r    18.239
 u_logic/W2vhu6_syn_662.f[0]                                 cell (LUT4)             0.424 r    18.663
 u_logic/Qijpw6_reg_syn_302.a[0]                             net  (fanout = 2)       1.002 r    19.665
 u_logic/Qijpw6_reg_syn_302.f[0]                             cell (LUT5)             0.424 r    20.089
 u_logic/Bnohu6_syn_20.a[1]                                  net  (fanout = 5)       0.823 r    20.912
 u_logic/Bnohu6_syn_20.fx[0]                                 cell (LUT5)             0.618 r    21.530
 u_logic/T80qw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.110 r    22.640
 u_logic/T80qw6_reg_syn_5.fx[0]                              cell (LUT5)             0.402 r    23.042
 u_logic/Bfjpw6_reg_syn_3613.mi[0]                           net  (fanout = 15)      1.786 r    24.828
 u_logic/Bfjpw6_reg_syn_3613                                 path2reg0               0.143      24.971
 Arrival time                                                                       24.971                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Bfjpw6_reg_syn_3613.clk (sysclk_dup_1)              net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.437
 clock uncertainty                                                                  -0.000      23.437
 clock recovergence pessimism                                                        0.263      23.700
 Required time                                                                      23.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.271ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.271 ns                                                        
 Start Point:             u_logic/Glphu6_syn_3809.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Bfjpw6_reg_syn_3613.mi[0] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         21.019ns  (logic 7.321ns, net 13.698ns, 34% logic)              
 Logic Levels:            17 ( LUT5=10 LUT4=4 LUT3=3 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Glphu6_syn_3809.clk (sysclk_dup_1)                  net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3809.q[0]                                clk2q                   0.146 r     4.098
 u_logic/Glphu6_syn_4659.c[1]                                net  (fanout = 6)       1.125 r     5.223
 u_logic/Glphu6_syn_4659.f[1]                                cell (LUT3)             0.348 r     5.571
 u_logic/Hbgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.594 r     6.165
 u_logic/Hbgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r     6.589
 u_logic/Unyax6_reg_syn_5.c[0]                               net  (fanout = 3)       0.601 r     7.190
 u_logic/Unyax6_reg_syn_5.f[0]                               cell (LUT5)             0.348 r     7.538
 u_logic/Glphu6_syn_3809.a[1]                                net  (fanout = 1)       0.468 r     8.006
 u_logic/Glphu6_syn_3809.f[1]                                cell (LUT3)             0.424 r     8.430
 u_logic/Ohyax6_reg_syn_5.c[1]                               net  (fanout = 3)       0.799 r     9.229
 u_logic/Ohyax6_reg_syn_5.f[1]                               cell (LUT4)             0.348 r     9.577
 u_logic/Glphu6_syn_3775.d[1]                                net  (fanout = 2)       0.456 r    10.033
 u_logic/Glphu6_syn_3775.f[1]                                cell (LUT4)             0.262 r    10.295
 u_logic/Cy4bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.307 r    10.602
 u_logic/Cy4bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r    11.026
 u_logic/Wr4bx6_reg_syn_5.c[1]                               net  (fanout = 5)       1.040 r    12.066
 u_logic/Wr4bx6_reg_syn_5.f[1]                               cell (LUT3)             0.348 r    12.414
 u_logic/Pjgbx6_reg_syn_5.a[1]                               net  (fanout = 2)       0.456 r    12.870
 u_logic/Pjgbx6_reg_syn_5.f[1]                               cell (LUT5)             0.424 r    13.294
 u_logic/Glphu6_syn_4164.a[0]                                net  (fanout = 2)       0.468 r    13.762
 u_logic/Glphu6_syn_4164.f[0]                                cell (LUT5)             0.424 r    14.186
 u_logic/Glphu6_syn_4696.c[0]                                net  (fanout = 5)       0.485 r    14.671
 u_logic/Glphu6_syn_4696.f[0]                                cell (LUT4)             0.348 r    15.019
 u_logic/Glphu6_syn_4096.a[0]                                net  (fanout = 2)       0.456 r    15.475
 u_logic/Glphu6_syn_4096.f[0]                                cell (LUT5)             0.424 r    15.899
 u_logic/Glphu6_syn_4075.a[0]                                net  (fanout = 2)       0.790 r    16.689
 u_logic/Glphu6_syn_4075.fx[0]                               cell (LUT5)             0.618 r    17.307
 u_logic/W2vhu6_syn_662.a[0]                                 net  (fanout = 4)       0.932 r    18.239
 u_logic/W2vhu6_syn_662.f[0]                                 cell (LUT4)             0.424 r    18.663
 u_logic/Qijpw6_reg_syn_302.a[0]                             net  (fanout = 2)       1.002 r    19.665
 u_logic/Qijpw6_reg_syn_302.f[0]                             cell (LUT5)             0.424 r    20.089
 u_logic/Bnohu6_syn_20.a[1]                                  net  (fanout = 5)       0.823 r    20.912
 u_logic/Bnohu6_syn_20.fx[0]                                 cell (LUT5)             0.618 r    21.530
 u_logic/T80qw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.110 r    22.640
 u_logic/T80qw6_reg_syn_5.fx[0]                              cell (LUT5)             0.402 r    23.042
 u_logic/Bfjpw6_reg_syn_3613.mi[0]                           net  (fanout = 15)      1.786 r    24.828
 u_logic/Bfjpw6_reg_syn_3613                                 path2reg0               0.143      24.971
 Arrival time                                                                       24.971                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Bfjpw6_reg_syn_3613.clk (sysclk_dup_1)              net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.437
 clock uncertainty                                                                  -0.000      23.437
 clock recovergence pessimism                                                        0.263      23.700
 Required time                                                                      23.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.271ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_logic/U31bx6_reg_syn_5 (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.006 ns                                                        
 Start Point:             u_logic/Vnfpw6[3]_syn_5.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_logic/U31bx6_reg_syn_5.d[1] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.987ns  (logic 0.943ns, net 1.044ns, 47% logic)                
 Logic Levels:            2 ( LUT5=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_logic/Vnfpw6[3]_syn_5.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 u_logic/Vnfpw6[3]_syn_5.q[0]                                clk2q                   0.128 r     2.173
 u_logic/J4xhu6_syn_730.b[1]                                 net  (fanout = 2)       0.509 r     2.682
 u_logic/J4xhu6_syn_730.f[1]                                 cell (LUT2)             0.376 r     3.058
 u_logic/U31bx6_reg_syn_5.d[1]                               net  (fanout = 3)       0.535 r     3.593
 u_logic/U31bx6_reg_syn_5                                    path2reg0 (LUT5)        0.439       4.032
 Arrival time                                                                        4.032                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/U31bx6_reg_syn_5.clk (sysclk_dup_1)                 net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.006ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.006 ns                                                        
 Start Point:             u_logic/Vnfpw6[3]_syn_5.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_logic/U31bx6_reg_syn_5.d[0] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.987ns  (logic 0.943ns, net 1.044ns, 47% logic)                
 Logic Levels:            2 ( LUT5=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_logic/Vnfpw6[3]_syn_5.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 u_logic/Vnfpw6[3]_syn_5.q[0]                                clk2q                   0.128 r     2.173
 u_logic/J4xhu6_syn_730.b[1]                                 net  (fanout = 2)       0.509 r     2.682
 u_logic/J4xhu6_syn_730.f[1]                                 cell (LUT2)             0.376 r     3.058
 u_logic/U31bx6_reg_syn_5.d[0]                               net  (fanout = 3)       0.535 r     3.593
 u_logic/U31bx6_reg_syn_5                                    path2reg0 (LUT5)        0.439       4.032
 Arrival time                                                                        4.032                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/U31bx6_reg_syn_5.clk (sysclk_dup_1)                 net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.006ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.636 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/get_sddata_overflag_reg_syn_8.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_logic/U31bx6_reg_syn_5.d[1] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.617ns  (logic 0.845ns, net 1.772ns, 32% logic)                
 Logic Levels:            2 ( LUT5=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/get_sddata_overflag_reg_syn_8.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/get_sddata_overflag_reg_syn_8.q[1]  clk2q                   0.128 r     2.173
 u_logic/J4xhu6_syn_730.c[1]                                 net  (fanout = 8)       1.237 r     3.410
 u_logic/J4xhu6_syn_730.f[1]                                 cell (LUT2)             0.278 r     3.688
 u_logic/U31bx6_reg_syn_5.d[1]                               net  (fanout = 3)       0.535 r     4.223
 u_logic/U31bx6_reg_syn_5                                    path2reg0 (LUT5)        0.439       4.662
 Arrival time                                                                        4.662                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/U31bx6_reg_syn_5.clk (sysclk_dup_1)                 net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.636ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/S11bx6_reg_syn_5 (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.084 ns                                                        
 Start Point:             u_logic/Vnfpw6[3]_syn_5.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_logic/S11bx6_reg_syn_5.d[1] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.065ns  (logic 1.022ns, net 1.043ns, 49% logic)                
 Logic Levels:            3 ( LUT4=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_logic/Vnfpw6[3]_syn_5.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 u_logic/Vnfpw6[3]_syn_5.q[0]                                clk2q                   0.128 r     2.173
 u_logic/Mivhu6_syn_29.c[1]                                  net  (fanout = 2)       0.281 r     2.454
 u_logic/Mivhu6_syn_29.f[1]                                  cell (LUT4)             0.177 r     2.631
 u_logic/Mivhu6_syn_31.c[0]                                  net  (fanout = 1)       0.488 r     3.119
 u_logic/Mivhu6_syn_31.f[0]                                  cell (LUT4)             0.278 r     3.397
 u_logic/S11bx6_reg_syn_5.d[1]                               net  (fanout = 2)       0.274 r     3.671
 u_logic/S11bx6_reg_syn_5                                    path2reg0 (LUT5)        0.439       4.110
 Arrival time                                                                        4.110                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/S11bx6_reg_syn_5.clk (sysclk_dup_1)                 net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.084ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.084 ns                                                        
 Start Point:             u_logic/Vnfpw6[3]_syn_5.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_logic/S11bx6_reg_syn_5.d[0] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.065ns  (logic 1.022ns, net 1.043ns, 49% logic)                
 Logic Levels:            3 ( LUT4=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_logic/Vnfpw6[3]_syn_5.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 u_logic/Vnfpw6[3]_syn_5.q[0]                                clk2q                   0.128 r     2.173
 u_logic/Mivhu6_syn_29.c[1]                                  net  (fanout = 2)       0.281 r     2.454
 u_logic/Mivhu6_syn_29.f[1]                                  cell (LUT4)             0.177 r     2.631
 u_logic/Mivhu6_syn_31.c[0]                                  net  (fanout = 1)       0.488 r     3.119
 u_logic/Mivhu6_syn_31.f[0]                                  cell (LUT4)             0.278 r     3.397
 u_logic/S11bx6_reg_syn_5.d[0]                               net  (fanout = 2)       0.274 r     3.671
 u_logic/S11bx6_reg_syn_5                                    path2reg0 (LUT5)        0.439       4.110
 Arrival time                                                                        4.110                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/S11bx6_reg_syn_5.clk (sysclk_dup_1)                 net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.084ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.074 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/get_sddata_overflag_reg_syn_8.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_logic/S11bx6_reg_syn_5.d[1] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         3.055ns  (logic 0.993ns, net 2.062ns, 32% logic)                
 Logic Levels:            3 ( LUT4=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/get_sddata_overflag_reg_syn_8.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/get_sddata_overflag_reg_syn_8.q[1]  clk2q                   0.128 r     2.173
 u_logic/Mivhu6_syn_29.d[1]                                  net  (fanout = 8)       1.300 r     3.473
 u_logic/Mivhu6_syn_29.f[1]                                  cell (LUT4)             0.148 r     3.621
 u_logic/Mivhu6_syn_31.c[0]                                  net  (fanout = 1)       0.488 r     4.109
 u_logic/Mivhu6_syn_31.f[0]                                  cell (LUT4)             0.278 r     4.387
 u_logic/S11bx6_reg_syn_5.d[1]                               net  (fanout = 2)       0.274 r     4.661
 u_logic/S11bx6_reg_syn_5                                    path2reg0 (LUT5)        0.439       5.100
 Arrival time                                                                        5.100                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/S11bx6_reg_syn_5.clk (sysclk_dup_1)                 net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.074ns          

---------------------------------------------------------------------------------------------------------

Paths for end point RAM_CODE/ramread0_syn_48 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.130 ns                                                        
 Start Point:             RAMCODE_Interface/reg0_syn_57.clk (rising edge triggered by clock sys_clk)
 End Point:               RAM_CODE/ramread0_syn_48.addra[5] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.375ns  (logic 0.109ns, net 0.266ns, 29% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.310       1.310                    
 RAMCODE_Interface/reg0_syn_57.clk (sysclk_dup_1)            net                     1.756       3.066      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.066
---------------------------------------------------------------------------------------------------------
 RAMCODE_Interface/reg0_syn_57.q[0]                          clk2q                   0.109 r     3.175
 RAM_CODE/ramread0_syn_48.addra[5]                           net  (fanout = 4)       0.266 r     3.441
 RAM_CODE/ramread0_syn_48                                    path2reg (EMB)          0.000       3.441
 Arrival time                                                                        3.441                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.440       1.440                    
 RAM_CODE/ramread0_syn_48.clka (sysclk_dup_1)                net                     1.930       3.370      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       3.570
 clock uncertainty                                                                   0.000       3.570
 clock recovergence pessimism                                                       -0.259       3.311
 Required time                                                                       3.311            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.130ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.137 ns                                                        
 Start Point:             RAMCODE_Interface/reg0_syn_65.clk (rising edge triggered by clock sys_clk)
 End Point:               RAM_CODE/ramread0_syn_48.addra[6] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.382ns  (logic 0.109ns, net 0.273ns, 28% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.310       1.310                    
 RAMCODE_Interface/reg0_syn_65.clk (sysclk_dup_1)            net                     1.756       3.066      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.066
---------------------------------------------------------------------------------------------------------
 RAMCODE_Interface/reg0_syn_65.q[0]                          clk2q                   0.109 r     3.175
 RAM_CODE/ramread0_syn_48.addra[6]                           net  (fanout = 4)       0.273 r     3.448
 RAM_CODE/ramread0_syn_48                                    path2reg (EMB)          0.000       3.448
 Arrival time                                                                        3.448                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.440       1.440                    
 RAM_CODE/ramread0_syn_48.clka (sysclk_dup_1)                net                     1.930       3.370      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       3.570
 clock uncertainty                                                                   0.000       3.570
 clock recovergence pessimism                                                       -0.259       3.311
 Required time                                                                       3.311            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.137ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.244 ns                                                        
 Start Point:             RAMCODE_Interface/reg0_syn_71.clk (rising edge triggered by clock sys_clk)
 End Point:               RAM_CODE/ramread0_syn_48.addra[7] (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.489ns  (logic 0.109ns, net 0.380ns, 22% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.310       1.310                    
 RAMCODE_Interface/reg0_syn_71.clk (sysclk_dup_1)            net                     1.756       3.066      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.066
---------------------------------------------------------------------------------------------------------
 RAMCODE_Interface/reg0_syn_71.q[1]                          clk2q                   0.109 r     3.175
 RAM_CODE/ramread0_syn_48.addra[7]                           net  (fanout = 4)       0.380 r     3.555
 RAM_CODE/ramread0_syn_48                                    path2reg (EMB)          0.000       3.555
 Arrival time                                                                        3.555                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.440       1.440                    
 RAM_CODE/ramread0_syn_48.clka (sysclk_dup_1)                net                     1.930       3.370      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       3.570
 clock uncertainty                                                                   0.000       3.570
 clock recovergence pessimism                                                       -0.259       3.311
 Required time                                                                       3.311            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.244ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_AHBlite_ISP/reg2_syn_146 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  15.854 ns                                                       
 Start Point:             cpuresetn_reg_syn_53.clk (rising edge triggered by clock sys_clk)
 End Point:               u_AHBlite_ISP/reg2_syn_146.sr (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         3.710ns  (logic 0.289ns, net 3.421ns, 7% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 cpuresetn_reg_syn_53.clk (sysclk_dup_1)                     net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 cpuresetn_reg_syn_53.q[0]                                   clk2q                   0.146 r     4.098
 u_AHBlite_ISP/reg2_syn_146.sr                               net  (fanout = 33)      3.421 r     7.519
 u_AHBlite_ISP/reg2_syn_146                                  path2reg                0.143       7.662
 Arrival time                                                                        7.662                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_AHBlite_ISP/reg2_syn_146.clk (sysclk_dup_1)               net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      23.253
 clock uncertainty                                                                  -0.000      23.253
 clock recovergence pessimism                                                        0.263      23.516
 Required time                                                                      23.516            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              15.854ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Bfjpw6_reg_syn_3563 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.185 ns                                                       
 Start Point:             u_logic/Pzkpw6_reg_syn_469.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Bfjpw6_reg_syn_3563.sr (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         3.451ns  (logic 0.289ns, net 3.162ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Pzkpw6_reg_syn_469.clk (sysclk_dup_1)               net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_469.q[0]                             clk2q                   0.146 r     4.098
 u_logic/Bfjpw6_reg_syn_3563.sr                              net  (fanout = 52)      3.162 r     7.260
 u_logic/Bfjpw6_reg_syn_3563                                 path2reg                0.143       7.403
 Arrival time                                                                        7.403                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Bfjpw6_reg_syn_3563.clk (sysclk_dup_1)              net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      23.253
 clock uncertainty                                                                  -0.000      23.253
 clock recovergence pessimism                                                        0.335      23.588
 Required time                                                                      23.588            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.185ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Knhax6_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.423 ns                                                       
 Start Point:             u_logic/Mpohu6_syn_12.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Knhax6_reg_syn_5.sr (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         3.213ns  (logic 0.289ns, net 2.924ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.890       1.890                    
 u_logic/Mpohu6_syn_12.clk (sysclk_dup_1)                    net                     2.062       3.952      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 u_logic/Mpohu6_syn_12.q[0]                                  clk2q                   0.146 r     4.098
 u_logic/Knhax6_reg_syn_5.sr                                 net  (fanout = 47)      2.924 r     7.022
 u_logic/Knhax6_reg_syn_5                                    path2reg                0.143       7.165
 Arrival time                                                                        7.165                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.700       1.700                    
 u_logic/Knhax6_reg_syn_5.clk (sysclk_dup_1)                 net                     1.853       3.553      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                 20.000      23.553
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      23.253
 clock uncertainty                                                                  -0.000      23.253
 clock recovergence pessimism                                                        0.335      23.588
 Required time                                                                      23.588            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.423ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point RAMDATA_Interface/reg1_syn_173 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.262 ns                                                        
 Start Point:             u_logic/Zcqhu6_syn_10.clk (rising edge triggered by clock sys_clk)
 End Point:               RAMDATA_Interface/reg1_syn_173.sr (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.560ns  (logic 0.196ns, net 0.364ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.310       1.310                    
 u_logic/Zcqhu6_syn_10.clk (sysclk_dup_1)                    net                     1.756       3.066      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.066
---------------------------------------------------------------------------------------------------------
 u_logic/Zcqhu6_syn_10.q[0]                                  clk2q                   0.109 r     3.175
 RAMDATA_Interface/reg1_syn_173.sr                           net  (fanout = 16)      0.364 r     3.539
 RAMDATA_Interface/reg1_syn_173                              path2reg                0.087       3.626
 Arrival time                                                                        3.626                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.440       1.440                    
 RAMDATA_Interface/reg1_syn_173.clk (sysclk_dup_1)           net                     1.930       3.370      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.370
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.623
 clock uncertainty                                                                   0.000       3.623
 clock recovergence pessimism                                                       -0.259       3.364
 Required time                                                                       3.364            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.262ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Glphu6_syn_3771 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.263 ns                                                        
 Start Point:             u_logic/Glphu6_syn_3685.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Glphu6_syn_3771.sr (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.561ns  (logic 0.196ns, net 0.365ns, 34% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.310       1.310                    
 u_logic/Glphu6_syn_3685.clk (sysclk_dup_1)                  net                     1.756       3.066      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.066
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3685.q[0]                                clk2q                   0.109 r     3.175
 u_logic/Glphu6_syn_3771.sr                                  net  (fanout = 28)      0.365 r     3.540
 u_logic/Glphu6_syn_3771                                     path2reg                0.087       3.627
 Arrival time                                                                        3.627                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.440       1.440                    
 u_logic/Glphu6_syn_3771.clk (sysclk_dup_1)                  net                     1.930       3.370      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.370
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.623
 clock uncertainty                                                                   0.000       3.623
 clock recovergence pessimism                                                       -0.259       3.364
 Required time                                                                       3.364            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.263ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Pzkpw6_reg_syn_475 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.263 ns                                                        
 Start Point:             u_logic/Pzkpw6_reg_syn_469.clk (rising edge triggered by clock sys_clk)
 End Point:               u_logic/Pzkpw6_reg_syn_475.sr (rising edge triggered by clock sys_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.561ns  (logic 0.196ns, net 0.365ns, 34% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.310       1.310                    
 u_logic/Pzkpw6_reg_syn_469.clk (sysclk_dup_1)               net                     1.756       3.066      ../../../rtl/m0/CortexM0_SoC.v(2)
 launch clock edge                                                                   0.000       3.066
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_469.q[0]                             clk2q                   0.109 r     3.175
 u_logic/Pzkpw6_reg_syn_475.sr                               net  (fanout = 52)      0.365 r     3.540
 u_logic/Pzkpw6_reg_syn_475                                  path2reg                0.087       3.627
 Arrival time                                                                        3.627                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk                                                                              0.000       0.000                    
 sysclk_syn_2.ipad                                           hier                    0.000       0.000                    
 sysclk_syn_2.di                                             cell (PAD)              1.440       1.440                    
 u_logic/Pzkpw6_reg_syn_475.clk (sysclk_dup_1)               net                     1.930       3.370      ../../../rtl/m0/CortexM0_SoC.v(2)
 capture clock edge                                                                  0.000       3.370
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.623
 clock uncertainty                                                                   0.000       3.623
 clock recovergence pessimism                                                       -0.259       3.364
 Required time                                                                       3.364            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.263ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: sdcard_clk                                               
Clock = sdcard_clk, period 10ns, rising at 0ns, falling at 0.05ns

1750 endpoints analyzed totally, and 65082 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 8.546ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg14_syn_21 (269 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.454 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg34_syn_33.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg14_syn_21.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.366ns  (logic 3.373ns, net 4.993ns, 40% logic)                
 Logic Levels:            8 ( LUT5=3 LUT4=3 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg34_syn_33.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.276       2.276      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg34_syn_33.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.c[1]  net  (fanout = 28)      0.714 r     3.136
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.f[1]  cell (LUT4)             0.348 r     3.484
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.d[1]   net  (fanout = 7)       0.656 r     4.140
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.f[1]   cell (LUT3)             0.262 r     4.402
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.a[1]  net  (fanout = 5)       0.319 r     4.721
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.f[1]  cell (LUT4)             0.408 r     5.129
 u_sd_top/u_sd_operation/reg9_syn_101.d[0]                   net  (fanout = 35)      1.120 r     6.249
 u_sd_top/u_sd_operation/reg9_syn_101.f[0]                   cell (LUT2)             0.205 r     6.454
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50.a[1] net  (fanout = 5)       0.470 r     6.924
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50.f[1] cell (LUT5)             0.424 r     7.348
 u_sd_top/u_sd_operation/reg9_syn_85.a[0]                    net  (fanout = 3)       0.664 r     8.012
 u_sd_top/u_sd_operation/reg9_syn_85.f[0]                    cell (LUT5)             0.424 r     8.436
 u_sd_top/u_sd_operation/reg13_syn_108.a[0]                  net  (fanout = 1)       0.456 r     8.892
 u_sd_top/u_sd_operation/reg13_syn_108.f[0]                  cell (LUT4)             0.424 r     9.316
 u_sd_top/u_sd_operation/reg14_syn_21.a[1]                   net  (fanout = 2)       0.594 r     9.910
 u_sd_top/u_sd_operation/reg14_syn_21                        path2reg0 (LUT5)        0.732      10.642
 Arrival time                                                                       10.642                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg14_syn_21.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.454ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.454 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg34_syn_33.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg14_syn_21.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.366ns  (logic 3.373ns, net 4.993ns, 40% logic)                
 Logic Levels:            8 ( LUT5=3 LUT4=3 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg34_syn_33.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.276       2.276      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg34_syn_33.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.c[1]  net  (fanout = 28)      0.714 r     3.136
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.f[1]  cell (LUT4)             0.348 r     3.484
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.d[1]   net  (fanout = 7)       0.656 r     4.140
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.f[1]   cell (LUT3)             0.262 r     4.402
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.a[1]  net  (fanout = 5)       0.319 r     4.721
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.f[1]  cell (LUT4)             0.408 r     5.129
 u_sd_top/u_sd_operation/reg9_syn_101.d[0]                   net  (fanout = 35)      1.120 r     6.249
 u_sd_top/u_sd_operation/reg9_syn_101.f[0]                   cell (LUT2)             0.205 r     6.454
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50.a[1] net  (fanout = 5)       0.470 r     6.924
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50.f[1] cell (LUT5)             0.424 r     7.348
 u_sd_top/u_sd_operation/reg9_syn_85.a[0]                    net  (fanout = 3)       0.664 r     8.012
 u_sd_top/u_sd_operation/reg9_syn_85.f[0]                    cell (LUT5)             0.424 r     8.436
 u_sd_top/u_sd_operation/reg13_syn_108.a[0]                  net  (fanout = 1)       0.456 r     8.892
 u_sd_top/u_sd_operation/reg13_syn_108.f[0]                  cell (LUT4)             0.424 r     9.316
 u_sd_top/u_sd_operation/reg14_syn_21.a[0]                   net  (fanout = 2)       0.594 r     9.910
 u_sd_top/u_sd_operation/reg14_syn_21                        path2reg0 (LUT5)        0.732      10.642
 Arrival time                                                                       10.642                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg14_syn_21.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.454ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.481 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_41.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg14_syn_21.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.339ns  (logic 3.287ns, net 5.052ns, 39% logic)                
 Logic Levels:            8 ( LUT5=3 LUT4=3 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_41.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.276       2.276      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_41.q[0]      clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.d[1]  net  (fanout = 28)      0.773 r     3.195
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.f[1]  cell (LUT4)             0.262 r     3.457
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.d[1]   net  (fanout = 7)       0.656 r     4.113
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.f[1]   cell (LUT3)             0.262 r     4.375
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.a[1]  net  (fanout = 5)       0.319 r     4.694
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.f[1]  cell (LUT4)             0.408 r     5.102
 u_sd_top/u_sd_operation/reg9_syn_101.d[0]                   net  (fanout = 35)      1.120 r     6.222
 u_sd_top/u_sd_operation/reg9_syn_101.f[0]                   cell (LUT2)             0.205 r     6.427
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50.a[1] net  (fanout = 5)       0.470 r     6.897
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50.f[1] cell (LUT5)             0.424 r     7.321
 u_sd_top/u_sd_operation/reg9_syn_85.a[0]                    net  (fanout = 3)       0.664 r     7.985
 u_sd_top/u_sd_operation/reg9_syn_85.f[0]                    cell (LUT5)             0.424 r     8.409
 u_sd_top/u_sd_operation/reg13_syn_108.a[0]                  net  (fanout = 1)       0.456 r     8.865
 u_sd_top/u_sd_operation/reg13_syn_108.f[0]                  cell (LUT4)             0.424 r     9.289
 u_sd_top/u_sd_operation/reg14_syn_21.a[1]                   net  (fanout = 2)       0.594 r     9.883
 u_sd_top/u_sd_operation/reg14_syn_21                        path2reg0 (LUT5)        0.732      10.615
 Arrival time                                                                       10.615                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg14_syn_21.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.481ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg20_syn_206 (134 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.710 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg34_syn_33.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_206.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.110ns  (logic 2.914ns, net 5.196ns, 35% logic)                
 Logic Levels:            8 ( LUT4=4 LUT2=2 LUT3=2 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg34_syn_33.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.276       2.276      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg34_syn_33.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.c[1]  net  (fanout = 28)      0.714 r     3.136
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.f[1]  cell (LUT4)             0.348 r     3.484
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.d[1]   net  (fanout = 7)       0.656 r     4.140
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.f[1]   cell (LUT3)             0.262 r     4.402
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.a[1]  net  (fanout = 5)       0.319 r     4.721
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.f[1]  cell (LUT4)             0.408 r     5.129
 u_sd_top/u_sd_operation/reg9_syn_91.a[1]                    net  (fanout = 35)      0.970 r     6.099
 u_sd_top/u_sd_operation/reg9_syn_91.f[1]                    cell (LUT4)             0.424 r     6.523
 u_sd_top/u_sd_operation/reg9_syn_93.b[1]                    net  (fanout = 1)       0.158 r     6.681
 u_sd_top/u_sd_operation/reg9_syn_93.f[1]                    cell (LUT3)             0.333 r     7.014
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.d[0]  net  (fanout = 5)       0.638 r     7.652
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.f[0]  cell (LUT2)             0.262 r     7.914
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.d[0] net  (fanout = 10)      0.323 r     8.237
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.f[0] cell (LUT2)             0.205 r     8.442
 u_sd_top/u_sd_operation/reg20_syn_206.a[0]                  net  (fanout = 30)      1.418 r     9.860
 u_sd_top/u_sd_operation/reg20_syn_206                       path2reg0 (LUT4)        0.526      10.386
 Arrival time                                                                       10.386                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_206.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.710ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.737 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_41.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_206.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.083ns  (logic 2.828ns, net 5.255ns, 34% logic)                
 Logic Levels:            8 ( LUT4=4 LUT2=2 LUT3=2 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_41.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.276       2.276      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_41.q[0]      clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.d[1]  net  (fanout = 28)      0.773 r     3.195
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.f[1]  cell (LUT4)             0.262 r     3.457
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.d[1]   net  (fanout = 7)       0.656 r     4.113
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.f[1]   cell (LUT3)             0.262 r     4.375
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.a[1]  net  (fanout = 5)       0.319 r     4.694
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.f[1]  cell (LUT4)             0.408 r     5.102
 u_sd_top/u_sd_operation/reg9_syn_91.a[1]                    net  (fanout = 35)      0.970 r     6.072
 u_sd_top/u_sd_operation/reg9_syn_91.f[1]                    cell (LUT4)             0.424 r     6.496
 u_sd_top/u_sd_operation/reg9_syn_93.b[1]                    net  (fanout = 1)       0.158 r     6.654
 u_sd_top/u_sd_operation/reg9_syn_93.f[1]                    cell (LUT3)             0.333 r     6.987
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.d[0]  net  (fanout = 5)       0.638 r     7.625
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.f[0]  cell (LUT2)             0.262 r     7.887
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.d[0] net  (fanout = 10)      0.323 r     8.210
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.f[0] cell (LUT2)             0.205 r     8.415
 u_sd_top/u_sd_operation/reg20_syn_206.a[0]                  net  (fanout = 30)      1.418 r     9.833
 u_sd_top/u_sd_operation/reg20_syn_206                       path2reg0 (LUT4)        0.526      10.359
 Arrival time                                                                       10.359                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_206.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.737ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.109 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_23.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_206.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         7.711ns  (logic 2.660ns, net 5.051ns, 34% logic)                
 Logic Levels:            7 ( LUT4=3 LUT2=2 LUT3=2 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_23.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.276       2.276      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_23.q[0]     clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.b[0]   net  (fanout = 49)      0.929 r     3.351
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.f[0]   cell (LUT3)             0.431 r     3.782
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.b[1]  net  (fanout = 2)       0.615 r     4.397
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.f[1]  cell (LUT4)             0.333 r     4.730
 u_sd_top/u_sd_operation/reg9_syn_91.a[1]                    net  (fanout = 35)      0.970 r     5.700
 u_sd_top/u_sd_operation/reg9_syn_91.f[1]                    cell (LUT4)             0.424 r     6.124
 u_sd_top/u_sd_operation/reg9_syn_93.b[1]                    net  (fanout = 1)       0.158 r     6.282
 u_sd_top/u_sd_operation/reg9_syn_93.f[1]                    cell (LUT3)             0.333 r     6.615
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.d[0]  net  (fanout = 5)       0.638 r     7.253
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.f[0]  cell (LUT2)             0.262 r     7.515
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.d[0] net  (fanout = 10)      0.323 r     7.838
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.f[0] cell (LUT2)             0.205 r     8.043
 u_sd_top/u_sd_operation/reg20_syn_206.a[0]                  net  (fanout = 30)      1.418 r     9.461
 u_sd_top/u_sd_operation/reg20_syn_206                       path2reg0 (LUT4)        0.526       9.987
 Arrival time                                                                        9.987                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_206.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.109ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg20_syn_206 (134 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.710 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg34_syn_33.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_206.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.110ns  (logic 2.914ns, net 5.196ns, 35% logic)                
 Logic Levels:            8 ( LUT4=4 LUT2=2 LUT3=2 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg34_syn_33.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.276       2.276      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg34_syn_33.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.c[1]  net  (fanout = 28)      0.714 r     3.136
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.f[1]  cell (LUT4)             0.348 r     3.484
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.d[1]   net  (fanout = 7)       0.656 r     4.140
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.f[1]   cell (LUT3)             0.262 r     4.402
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.a[1]  net  (fanout = 5)       0.319 r     4.721
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.f[1]  cell (LUT4)             0.408 r     5.129
 u_sd_top/u_sd_operation/reg9_syn_91.a[1]                    net  (fanout = 35)      0.970 r     6.099
 u_sd_top/u_sd_operation/reg9_syn_91.f[1]                    cell (LUT4)             0.424 r     6.523
 u_sd_top/u_sd_operation/reg9_syn_93.b[1]                    net  (fanout = 1)       0.158 r     6.681
 u_sd_top/u_sd_operation/reg9_syn_93.f[1]                    cell (LUT3)             0.333 r     7.014
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.d[0]  net  (fanout = 5)       0.638 r     7.652
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.f[0]  cell (LUT2)             0.262 r     7.914
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.d[0] net  (fanout = 10)      0.323 r     8.237
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.f[0] cell (LUT2)             0.205 r     8.442
 u_sd_top/u_sd_operation/reg20_syn_206.a[1]                  net  (fanout = 30)      1.418 r     9.860
 u_sd_top/u_sd_operation/reg20_syn_206                       path2reg1 (LUT4)        0.526      10.386
 Arrival time                                                                       10.386                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_206.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.710ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.737 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_41.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_206.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.083ns  (logic 2.828ns, net 5.255ns, 34% logic)                
 Logic Levels:            8 ( LUT4=4 LUT2=2 LUT3=2 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_41.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.276       2.276      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_41.q[0]      clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.d[1]  net  (fanout = 28)      0.773 r     3.195
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_118.f[1]  cell (LUT4)             0.262 r     3.457
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.d[1]   net  (fanout = 7)       0.656 r     4.113
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.f[1]   cell (LUT3)             0.262 r     4.375
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.a[1]  net  (fanout = 5)       0.319 r     4.694
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.f[1]  cell (LUT4)             0.408 r     5.102
 u_sd_top/u_sd_operation/reg9_syn_91.a[1]                    net  (fanout = 35)      0.970 r     6.072
 u_sd_top/u_sd_operation/reg9_syn_91.f[1]                    cell (LUT4)             0.424 r     6.496
 u_sd_top/u_sd_operation/reg9_syn_93.b[1]                    net  (fanout = 1)       0.158 r     6.654
 u_sd_top/u_sd_operation/reg9_syn_93.f[1]                    cell (LUT3)             0.333 r     6.987
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.d[0]  net  (fanout = 5)       0.638 r     7.625
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.f[0]  cell (LUT2)             0.262 r     7.887
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.d[0] net  (fanout = 10)      0.323 r     8.210
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.f[0] cell (LUT2)             0.205 r     8.415
 u_sd_top/u_sd_operation/reg20_syn_206.a[1]                  net  (fanout = 30)      1.418 r     9.833
 u_sd_top/u_sd_operation/reg20_syn_206                       path2reg1 (LUT4)        0.526      10.359
 Arrival time                                                                       10.359                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_206.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.737ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.109 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_23.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_206.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         7.711ns  (logic 2.660ns, net 5.051ns, 34% logic)                
 Logic Levels:            7 ( LUT4=3 LUT2=2 LUT3=2 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_23.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.276       2.276      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/send_tran_cmd_b[36]_syn_23.q[0]     clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.b[0]   net  (fanout = 49)      0.929 r     3.351
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_99.f[0]   cell (LUT3)             0.431 r     3.782
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.b[1]  net  (fanout = 2)       0.615 r     4.397
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_114.f[1]  cell (LUT4)             0.333 r     4.730
 u_sd_top/u_sd_operation/reg9_syn_91.a[1]                    net  (fanout = 35)      0.970 r     5.700
 u_sd_top/u_sd_operation/reg9_syn_91.f[1]                    cell (LUT4)             0.424 r     6.124
 u_sd_top/u_sd_operation/reg9_syn_93.b[1]                    net  (fanout = 1)       0.158 r     6.282
 u_sd_top/u_sd_operation/reg9_syn_93.f[1]                    cell (LUT3)             0.333 r     6.615
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.d[0]  net  (fanout = 5)       0.638 r     7.253
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_110.f[0]  cell (LUT2)             0.262 r     7.515
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.d[0] net  (fanout = 10)      0.323 r     7.838
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg1_syn_54.f[0] cell (LUT2)             0.205 r     8.043
 u_sd_top/u_sd_operation/reg20_syn_206.a[1]                  net  (fanout = 30)      1.418 r     9.461
 u_sd_top/u_sd_operation/reg20_syn_206                       path2reg1 (LUT4)        0.526       9.987
 Arrival time                                                                        9.987                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_206.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.045       2.045      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.109ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sd_top/u_sd_operation/reg25_syn_213 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg29_syn_943.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg25_syn_213.mi[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg29_syn_943.clk (u_sd_top/u_sd_operation/sys_clk) net                     1.938       1.938      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg29_syn_943.q[0]                  clk2q                   0.109 r     2.047
 u_sd_top/u_sd_operation/reg25_syn_213.mi[0]                 net  (fanout = 3)       0.216 r     2.263
 u_sd_top/u_sd_operation/reg25_syn_213                       path2reg0               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg25_syn_213.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.130       2.130      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg25_syn_209 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.330 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg29_syn_943.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg25_syn_209.mi[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.204ns, net 0.232ns, 46% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg29_syn_943.clk (u_sd_top/u_sd_operation/sys_clk) net                     1.938       1.938      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg29_syn_943.q[1]                  clk2q                   0.109 r     2.047
 u_sd_top/u_sd_operation/reg25_syn_209.mi[1]                 net  (fanout = 3)       0.232 r     2.279
 u_sd_top/u_sd_operation/reg25_syn_209                       path2reg1               0.095       2.374
 Arrival time                                                                        2.374                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg25_syn_209.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.130       2.130      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.330ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg38_syn_36 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.339 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg38_syn_38.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg38_syn_36.mi[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg38_syn_38.clk (u_sd_top/u_sd_operation/sys_clk) net                     1.938       1.938      ../../../rtl/sdcard_top/sd_operation.v(51)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg38_syn_38.q[1]                   clk2q                   0.109 r     2.047
 u_sd_top/u_sd_operation/reg38_syn_36.mi[1]                  net  (fanout = 1)       0.225 r     2.272
 u_sd_top/u_sd_operation/reg38_syn_36                        path2reg1               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg38_syn_36.clk (u_sd_top/u_sd_operation/sys_clk) net                     2.130       2.130      ../../../rtl/sdcard_top/sd_operation.v(51)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.163       2.028
 Required time                                                                       2.028            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.339ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: mux_clk                                                  
Clock = mux_clk, period 5ns, rising at 0ns, falling at 0.025ns

2090 endpoints analyzed totally, and 100640 paths analyzed
9 errors detected : 9 setup errors (TNS = -601.658), 0 hold errors (TNS = 0.000)
Minimum period is 8.382ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.382 ns                                                        
 Start Point:             u_ispMUX/u_bayer2rgb/reg1_syn_58.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.a[3] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.395ns  (logic 1.200ns, net 3.195ns, 27% logic)                
 Logic Levels:            4 ( LUT5=3 MULT18=1 )                                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/reg1_syn_58.clk (raw_clk)              net                     2.410       2.410      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_bayer2rgb/reg1_syn_58.q[0]                       clk2q                   0.146 r     2.556
 u_ispMUX/ispTempData[4]_b[11]_syn_11.e[1]                   net  (fanout = 11)      0.634 r     3.190
 u_ispMUX/ispTempData[4]_b[11]_syn_11.f[1]                   cell (LUT5)             0.282 r     3.472
 u_ispMUX/ispTempData[4]_b[11]_syn_11.c[0]                   net  (fanout = 1)       0.456 r     3.928
 u_ispMUX/ispTempData[4]_b[11]_syn_11.f[0]                   cell (LUT5)             0.348 r     4.276
 u_ispMUX/reg10_syn_129.a[1]                                 net  (fanout = 1)       0.456 r     4.732
 u_ispMUX/reg10_syn_129.f[1]                                 cell (LUT5)             0.424 r     5.156
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.a[3]    net  (fanout = 2)       1.649 r     6.805
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93         path2reg (MULT18)       0.000       6.805
 Arrival time                                                                        6.805                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.clk (mux_clk) net                     1.857       1.857      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  1.666       3.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       3.423
 clock uncertainty                                                                  -0.000       3.423
 clock recovergence pessimism                                                        0.000       3.423
 Required time                                                                       3.423            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.382ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.200 ns                                                        
 Start Point:             u_ispMUX/u_bayer2rgb/reg1_syn_55.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.a[7] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.213ns  (logic 0.859ns, net 3.354ns, 20% logic)                
 Logic Levels:            3 ( LUT5=2 MULT18=1 )                                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/reg1_syn_55.clk (raw_clk)              net                     2.410       2.410      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_bayer2rgb/reg1_syn_55.q[1]                       clk2q                   0.146 r     2.556
 u_AHBlite_ISP/reg1_syn_149.e[0]                             net  (fanout = 7)       0.675 r     3.231
 u_AHBlite_ISP/reg1_syn_149.f[0]                             cell (LUT5)             0.282 r     3.513
 u_ispMUX/reg17_syn_179.b[0]                                 net  (fanout = 1)       0.594 r     4.107
 u_ispMUX/reg17_syn_179.f[0]                                 cell (LUT5)             0.431 r     4.538
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.a[7]    net  (fanout = 2)       2.085 r     6.623
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93         path2reg (MULT18)       0.000       6.623
 Arrival time                                                                        6.623                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.clk (mux_clk) net                     1.857       1.857      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  1.666       3.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       3.423
 clock uncertainty                                                                  -0.000       3.423
 clock recovergence pessimism                                                        0.000       3.423
 Required time                                                                       3.423            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.200ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.177 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageB_recip[7]_syn_8.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.a[6] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.190ns  (logic 1.037ns, net 3.153ns, 24% logic)                
 Logic Levels:            3 ( MULT18=1 LUT5=1 LUT4=1 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageB_recip[7]_syn_8.clk (raw_clk) net                     2.410       2.410      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageB_recip[7]_syn_8.q[0] clk2q                   0.146 r     2.556
 u_ispMUX/ispTempData[4]_b[14]_syn_11.c[1]                   net  (fanout = 9)       0.530 r     3.086
 u_ispMUX/ispTempData[4]_b[14]_syn_11.f[1]                   cell (LUT4)             0.348 r     3.434
 u_ispMUX/reg10_syn_142.b[1]                                 net  (fanout = 2)       0.456 r     3.890
 u_ispMUX/reg10_syn_142.fx[0]                                cell (LUT5)             0.543 r     4.433
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.a[6]    net  (fanout = 2)       2.167 r     6.600
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93         path2reg (MULT18)       0.000       6.600
 Arrival time                                                                        6.600                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.clk (mux_clk) net                     1.857       1.857      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  1.666       3.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       3.423
 clock uncertainty                                                                  -0.000       3.423
 clock recovergence pessimism                                                        0.000       3.423
 Required time                                                                       3.423            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.177ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.382 ns                                                        
 Start Point:             u_ispMUX/u_bayer2rgb/reg1_syn_58.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94.a[3] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.395ns  (logic 1.200ns, net 3.195ns, 27% logic)                
 Logic Levels:            4 ( LUT5=3 MULT18=1 )                                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/reg1_syn_58.clk (raw_clk)              net                     2.410       2.410      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_bayer2rgb/reg1_syn_58.q[0]                       clk2q                   0.146 r     2.556
 u_ispMUX/ispTempData[4]_b[11]_syn_11.e[1]                   net  (fanout = 11)      0.634 r     3.190
 u_ispMUX/ispTempData[4]_b[11]_syn_11.f[1]                   cell (LUT5)             0.282 r     3.472
 u_ispMUX/ispTempData[4]_b[11]_syn_11.c[0]                   net  (fanout = 1)       0.456 r     3.928
 u_ispMUX/ispTempData[4]_b[11]_syn_11.f[0]                   cell (LUT5)             0.348 r     4.276
 u_ispMUX/reg10_syn_129.a[1]                                 net  (fanout = 1)       0.456 r     4.732
 u_ispMUX/reg10_syn_129.f[1]                                 cell (LUT5)             0.424 r     5.156
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94.a[3]    net  (fanout = 2)       1.649 r     6.805
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94         path2reg (MULT18)       0.000       6.805
 Arrival time                                                                        6.805                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94.clk (mux_clk) net                     1.857       1.857      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  1.666       3.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       3.423
 clock uncertainty                                                                  -0.000       3.423
 clock recovergence pessimism                                                        0.000       3.423
 Required time                                                                       3.423            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.382ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.185 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageB_recip[7]_syn_8.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94.a[6] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.198ns  (logic 1.037ns, net 3.161ns, 24% logic)                
 Logic Levels:            3 ( MULT18=1 LUT5=1 LUT4=1 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageB_recip[7]_syn_8.clk (raw_clk) net                     2.410       2.410      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageB_recip[7]_syn_8.q[0] clk2q                   0.146 r     2.556
 u_ispMUX/ispTempData[4]_b[14]_syn_11.c[1]                   net  (fanout = 9)       0.530 r     3.086
 u_ispMUX/ispTempData[4]_b[14]_syn_11.f[1]                   cell (LUT4)             0.348 r     3.434
 u_ispMUX/reg10_syn_142.b[1]                                 net  (fanout = 2)       0.456 r     3.890
 u_ispMUX/reg10_syn_142.fx[0]                                cell (LUT5)             0.543 r     4.433
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94.a[6]    net  (fanout = 2)       2.175 r     6.608
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94         path2reg (MULT18)       0.000       6.608
 Arrival time                                                                        6.608                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94.clk (mux_clk) net                     1.857       1.857      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  1.666       3.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       3.423
 clock uncertainty                                                                  -0.000       3.423
 clock recovergence pessimism                                                        0.000       3.423
 Required time                                                                       3.423            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.185ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.185 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageB_recip[7]_syn_8.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94.a[6] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.198ns  (logic 1.037ns, net 3.161ns, 24% logic)                
 Logic Levels:            3 ( MULT18=1 LUT5=1 LUT4=1 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageB_recip[7]_syn_8.clk (raw_clk) net                     2.410       2.410      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageB_recip[7]_syn_8.q[0] clk2q                   0.146 r     2.556
 u_ispMUX/ispTempData[4]_b[14]_syn_11.c[1]                   net  (fanout = 9)       0.530 r     3.086
 u_ispMUX/ispTempData[4]_b[14]_syn_11.f[1]                   cell (LUT4)             0.348 r     3.434
 u_ispMUX/reg10_syn_142.b[0]                                 net  (fanout = 2)       0.456 r     3.890
 u_ispMUX/reg10_syn_142.fx[0]                                cell (LUT5)             0.543 r     4.433
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94.a[6]    net  (fanout = 2)       2.175 r     6.608
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94         path2reg (MULT18)       0.000       6.608
 Arrival time                                                                        6.608                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_94.clk (mux_clk) net                     1.857       1.857      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  1.666       3.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       3.423
 clock uncertainty                                                                  -0.000       3.423
 clock recovergence pessimism                                                        0.000       3.423
 Required time                                                                       3.423            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.185ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/reg5_syn_110 (8 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.379 ns                                                        
 Start Point:             u_ispMUX/ispTempData[15]_b[4]_syn_60.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/reg5_syn_110.b[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.698ns  (logic 1.897ns, net 2.801ns, 40% logic)                
 Logic Levels:            4 ( LUT4=2 LUT5=2 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/ispTempData[15]_b[4]_syn_60.clk (yuv_clk)          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(90)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/ispTempData[15]_b[4]_syn_60.q[0]                   clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg2_syn_77.d[1]             net  (fanout = 2)       0.822 r     3.244
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg2_syn_77.f[1]             cell (LUT5)             0.262 r     3.506
 u_ispMUX/ispTempData[15]_b[5]_syn_59.a[1]                   net  (fanout = 16)      0.761 r     4.267
 u_ispMUX/ispTempData[15]_b[5]_syn_59.f[1]                   cell (LUT4)             0.424 r     4.691
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.a[1]            net  (fanout = 1)       0.603 r     5.294
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.f[1]            cell (LUT4)             0.408 r     5.702
 u_ispMUX/reg5_syn_110.b[1]                                  net  (fanout = 2)       0.615 r     6.317
 u_ispMUX/reg5_syn_110                                       path2reg0 (LUT5)        0.657       6.974
 Arrival time                                                                        6.974                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg5_syn_110.clk (mux_clk)                         net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  1.666       3.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.595
 clock uncertainty                                                                  -0.000       3.595
 clock recovergence pessimism                                                        0.000       3.595
 Required time                                                                       3.595            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.379ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.379 ns                                                        
 Start Point:             u_ispMUX/ispTempData[15]_b[4]_syn_60.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/reg5_syn_110.b[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.698ns  (logic 1.897ns, net 2.801ns, 40% logic)                
 Logic Levels:            4 ( LUT4=2 LUT5=2 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/ispTempData[15]_b[4]_syn_60.clk (yuv_clk)          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(90)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/ispTempData[15]_b[4]_syn_60.q[0]                   clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg2_syn_77.d[1]             net  (fanout = 2)       0.822 r     3.244
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg2_syn_77.f[1]             cell (LUT5)             0.262 r     3.506
 u_ispMUX/ispTempData[15]_b[5]_syn_59.a[1]                   net  (fanout = 16)      0.761 r     4.267
 u_ispMUX/ispTempData[15]_b[5]_syn_59.f[1]                   cell (LUT4)             0.424 r     4.691
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.a[1]            net  (fanout = 1)       0.603 r     5.294
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.f[1]            cell (LUT4)             0.408 r     5.702
 u_ispMUX/reg5_syn_110.b[0]                                  net  (fanout = 2)       0.615 r     6.317
 u_ispMUX/reg5_syn_110                                       path2reg0 (LUT5)        0.657       6.974
 Arrival time                                                                        6.974                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg5_syn_110.clk (mux_clk)                         net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  1.666       3.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.595
 clock uncertainty                                                                  -0.000       3.595
 clock recovergence pessimism                                                        0.000       3.595
 Required time                                                                       3.595            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.379ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -2.184 ns                                                        
 Start Point:             u_ispMUX/u_VIP_YCbCr444_RGB888/reg0_syn_57.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/reg5_syn_110.b[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         3.503ns  (logic 1.473ns, net 2.030ns, 42% logic)                
 Logic Levels:            3 ( LUT4=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg0_syn_57.clk (yuv_clk)    net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(90)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg0_syn_57.q[0]             clk2q                   0.146 r     2.422
 u_ispMUX/ispTempData[15]_b[5]_syn_59.d[1]                   net  (fanout = 5)       0.812 r     3.234
 u_ispMUX/ispTempData[15]_b[5]_syn_59.f[1]                   cell (LUT4)             0.262 r     3.496
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.a[1]            net  (fanout = 1)       0.603 r     4.099
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.f[1]            cell (LUT4)             0.408 r     4.507
 u_ispMUX/reg5_syn_110.b[1]                                  net  (fanout = 2)       0.615 r     5.122
 u_ispMUX/reg5_syn_110                                       path2reg0 (LUT5)        0.657       5.779
 Arrival time                                                                        5.779                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg5_syn_110.clk (mux_clk)                         net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  1.666       3.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.595
 clock uncertainty                                                                  -0.000       3.595
 clock recovergence pessimism                                                        0.000       3.595
 Required time                                                                       3.595            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.184ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.096 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/reg0_syn_68.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.addrb[4] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.341ns  (logic 0.109ns, net 0.232ns, 31% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/reg0_syn_68.clk (mux_clk)       net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/reg0_syn_68.q[0]                clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.addrb[4] net  (fanout = 6)       0.232 r     2.279
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21        path2reg (EMB)          0.000       2.279
 Arrival time                                                                        2.279                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.clkb (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.096ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.212 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/reg0_syn_51.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.addrb[3] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.457ns  (logic 0.109ns, net 0.348ns, 23% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/reg0_syn_51.clk (mux_clk)       net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/reg0_syn_51.q[1]                clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.addrb[3] net  (fanout = 5)       0.348 r     2.395
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21        path2reg (EMB)          0.000       2.395
 Arrival time                                                                        2.395                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.clkb (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.212ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.319 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/reg0_syn_56.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.addrb[7] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.564ns  (logic 0.109ns, net 0.455ns, 19% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/reg0_syn_56.clk (mux_clk)       net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/reg0_syn_56.q[1]                clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.addrb[7] net  (fanout = 6)       0.455 r     2.502
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21        path2reg (EMB)          0.000       2.502
 Arrival time                                                                        2.502                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.clkb (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.319ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.096 ns                                                        
 Start Point:             u_logic/add2_syn_182.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11.addra[11] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.341ns  (logic 0.109ns, net 0.232ns, 31% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_logic/add2_syn_182.clk (mux_clk)                          net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/add2_syn_182.q[1]                                   clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11.addra[11] net  (fanout = 6)       0.232 r     2.279
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11        path2reg (EMB)          0.000       2.279
 Arrival time                                                                        2.279                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11.clka (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.096ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.104 ns                                                        
 Start Point:             u_logic/add2_syn_182.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11.addra[10] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.349ns  (logic 0.109ns, net 0.240ns, 31% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_logic/add2_syn_182.clk (mux_clk)                          net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/add2_syn_182.q[0]                                   clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11.addra[10] net  (fanout = 6)       0.240 r     2.287
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11        path2reg (EMB)          0.000       2.287
 Arrival time                                                                        2.287                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11.clka (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.104ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.246 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/reg1_syn_47.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11.addra[7] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.491ns  (logic 0.109ns, net 0.382ns, 22% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/reg1_syn_47.clk (mux_clk)       net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/reg1_syn_47.q[0]                clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11.addra[7] net  (fanout = 6)       0.382 r     2.429
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11        path2reg (EMB)          0.000       2.429
 Arrival time                                                                        2.429                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_11.clka (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.246ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.112 ns                                                        
 Start Point:             u_logic/Y9phu6_syn_50.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addrb[12] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.357ns  (logic 0.109ns, net 0.248ns, 30% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_logic/Y9phu6_syn_50.clk (mux_clk)                         net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Y9phu6_syn_50.q[0]                                  clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addrb[12] net  (fanout = 6)       0.248 r     2.295
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21        path2reg (EMB)          0.000       2.295
 Arrival time                                                                        2.295                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.clkb (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.112ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.132 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/reg0_syn_51.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addrb[11] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.377ns  (logic 0.109ns, net 0.268ns, 28% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/reg0_syn_51.clk (mux_clk)       net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/reg0_syn_51.q[0]                clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addrb[11] net  (fanout = 6)       0.268 r     2.315
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21        path2reg (EMB)          0.000       2.315
 Arrival time                                                                        2.315                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.clkb (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.132ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.148 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/reg0_syn_54.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addrb[6] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.393ns  (logic 0.109ns, net 0.284ns, 27% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/reg0_syn_54.clk (mux_clk)       net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/reg0_syn_54.q[1]                clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addrb[6] net  (fanout = 6)       0.284 r     2.331
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21        path2reg (EMB)          0.000       2.331
 Arrival time                                                                        2.331                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.clkb (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.148ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_window_split/u_tempfifoR1/wr_to_rd_cross_inst/reg2_syn_64 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.598 ns                                                        
 Start Point:             u_window_split/add0_syn_68.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/wr_to_rd_cross_inst/reg2_syn_64.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.966ns  (logic 0.232ns, net 1.734ns, 11% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/add0_syn_68.clk (mux_clk)                    net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/add0_syn_68.q[0]                             clk2q                   0.146 r     2.422
 u_window_split/u_tempfifoR1/wr_to_rd_cross_inst/reg2_syn_64.sr net  (fanout = 31)      1.734 r     4.156
 u_window_split/u_tempfifoR1/wr_to_rd_cross_inst/reg2_syn_64 path2reg                0.086       4.242
 Arrival time                                                                        4.242                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/wr_to_rd_cross_inst/reg2_syn_64.clk (mux_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       6.745
 clock uncertainty                                                                  -0.000       6.745
 clock recovergence pessimism                                                        0.095       6.840
 Required time                                                                       6.840            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.598ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.909 ns                                                        
 Start Point:             u_window_split/u_tempfifoR0/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_54.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.727ns  (logic 0.232ns, net 1.495ns, 13% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/asy_r_rst1_reg_syn_5.clk (mux_clk) net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR0/asy_r_rst1_reg_syn_5.q[1]       clk2q                   0.146 r     2.422
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_54.sr net  (fanout = 32)      1.495 r     3.917
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_54 path2reg                0.086       4.003
 Arrival time                                                                        4.003                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_54.clk (mux_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       6.745
 clock uncertainty                                                                  -0.000       6.745
 clock recovergence pessimism                                                        0.167       6.912
 Required time                                                                       6.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.909ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR0/reg0_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.909 ns                                                        
 Start Point:             u_window_split/u_tempfifoR0/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR0/reg0_syn_44.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.727ns  (logic 0.232ns, net 1.495ns, 13% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/asy_r_rst1_reg_syn_5.clk (mux_clk) net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR0/asy_r_rst1_reg_syn_5.q[1]       clk2q                   0.146 r     2.422
 u_window_split/u_tempfifoR0/reg0_syn_44.sr                  net  (fanout = 32)      1.495 r     3.917
 u_window_split/u_tempfifoR0/reg0_syn_44                     path2reg                0.086       4.003
 Arrival time                                                                        4.003                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/reg0_syn_44.clk (mux_clk)       net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       6.745
 clock uncertainty                                                                  -0.000       6.745
 clock recovergence pessimism                                                        0.167       6.912
 Required time                                                                       6.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.909ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_63 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.298 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_63.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.659ns  (logic 0.161ns, net 0.498ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/asy_w_rst1_reg_syn_5.clk (mux_clk) net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/asy_w_rst1_reg_syn_5.q[1]       clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_63.sr net  (fanout = 28)      0.498 r     2.545
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_63 path2reg                0.052       2.597
 Arrival time                                                                        2.597                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_63.clk (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.084       2.299
 Required time                                                                       2.299            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.298ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_48 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.298 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_48.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.659ns  (logic 0.161ns, net 0.498ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/asy_w_rst1_reg_syn_5.clk (mux_clk) net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/asy_w_rst1_reg_syn_5.q[1]       clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_48.sr net  (fanout = 28)      0.498 r     2.545
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_48 path2reg                0.052       2.597
 Arrival time                                                                        2.597                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_48.clk (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.084       2.299
 Required time                                                                       2.299            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.298ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_57 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.307 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_57.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.668ns  (logic 0.161ns, net 0.507ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/asy_w_rst1_reg_syn_5.clk (mux_clk) net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/asy_w_rst1_reg_syn_5.q[1]       clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_57.sr net  (fanout = 28)      0.507 r     2.554
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_57 path2reg                0.052       2.606
 Arrival time                                                                        2.606                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_57.clk (mux_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(92)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.084       2.299
 Required time                                                                       2.299            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.307ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: rgb_clk                                                  
Clock = rgb_clk, period 5ns, rising at 0ns, falling at 0.025ns

1368 endpoints analyzed totally, and 122526 paths analyzed
9 errors detected : 9 setup errors (TNS = -601.463), 0 hold errors (TNS = 0.000)
Minimum period is 8.822ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51 (347 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.822 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.570ns  (logic 5.525ns, net 3.045ns, 64% logic)                
 Logic Levels:            7 ( ADDER=6 MULT18=1 )                                          

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.clk (rgb_clk) net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.q[0]   clk2q                   0.146 r     2.422
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.b[4]    net  (fanout = 1)       0.885 r     3.307
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.p[19]   cell (MULT18)           3.563 r     6.870
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.a[1]   net  (fanout = 1)       1.488 r     8.358
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.fco    cell (ADDER)            0.881 r     9.239
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fci    net  (fanout = 1)       0.000 f     9.239
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fco    cell (ADDER)            0.132 r     9.371
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fci    net  (fanout = 1)       0.000 f     9.371
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fco    cell (ADDER)            0.132 r     9.503
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fci    net  (fanout = 1)       0.000 f     9.503
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fco    cell (ADDER)            0.132 r     9.635
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fci    net  (fanout = 1)       0.000 f     9.635
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fco    cell (ADDER)            0.132 r     9.767
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.fci    net  (fanout = 1)       0.000 f     9.767
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.f[1]   cell (ADDER)            0.264 r    10.031
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51.mi[0]    net  (fanout = 1)       0.672 r    10.703
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51          path2reg0               0.143      10.846
 Arrival time                                                                       10.846                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.822ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.821 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.569ns  (logic 5.525ns, net 3.044ns, 64% logic)                
 Logic Levels:            7 ( ADDER=6 MULT18=1 )                                          

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.clk (rgb_clk) net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.q[1]   clk2q                   0.146 r     2.422
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.b[13]   net  (fanout = 1)       0.884 r     3.306
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.p[19]   cell (MULT18)           3.563 r     6.869
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.a[1]   net  (fanout = 1)       1.488 r     8.357
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.fco    cell (ADDER)            0.881 r     9.238
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fci    net  (fanout = 1)       0.000 f     9.238
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fco    cell (ADDER)            0.132 r     9.370
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fci    net  (fanout = 1)       0.000 f     9.370
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fco    cell (ADDER)            0.132 r     9.502
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fci    net  (fanout = 1)       0.000 f     9.502
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fco    cell (ADDER)            0.132 r     9.634
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fci    net  (fanout = 1)       0.000 f     9.634
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fco    cell (ADDER)            0.132 r     9.766
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.fci    net  (fanout = 1)       0.000 f     9.766
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.f[1]   cell (ADDER)            0.264 r    10.030
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51.mi[0]    net  (fanout = 1)       0.672 r    10.702
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51          path2reg0               0.143      10.845
 Arrival time                                                                       10.845                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.821ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.819 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_225.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.567ns  (logic 5.525ns, net 3.042ns, 64% logic)                
 Logic Levels:            7 ( ADDER=6 MULT18=1 )                                          

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_225.clk (rgb_clk) net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_225.q[0]   clk2q                   0.146 r     2.422
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.b[3]    net  (fanout = 1)       0.882 r     3.304
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.p[19]   cell (MULT18)           3.563 r     6.867
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.a[1]   net  (fanout = 1)       1.488 r     8.355
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.fco    cell (ADDER)            0.881 r     9.236
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fci    net  (fanout = 1)       0.000 f     9.236
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fco    cell (ADDER)            0.132 r     9.368
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fci    net  (fanout = 1)       0.000 f     9.368
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fco    cell (ADDER)            0.132 r     9.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fci    net  (fanout = 1)       0.000 f     9.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fco    cell (ADDER)            0.132 r     9.632
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fci    net  (fanout = 1)       0.000 f     9.632
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fco    cell (ADDER)            0.132 r     9.764
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.fci    net  (fanout = 1)       0.000 f     9.764
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.f[1]   cell (ADDER)            0.264 r    10.028
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51.mi[0]    net  (fanout = 1)       0.672 r    10.700
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51          path2reg0               0.143      10.843
 Arrival time                                                                       10.843                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_51.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.819ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119 (319 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.814 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.562ns  (logic 5.582ns, net 2.980ns, 65% logic)                
 Logic Levels:            6 ( ADDER=5 MULT18=1 )                                          

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.clk (rgb_clk) net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.q[0]   clk2q                   0.146 r     2.422
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.b[4]    net  (fanout = 1)       0.885 r     3.307
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.p[19]   cell (MULT18)           3.563 r     6.870
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.a[1]   net  (fanout = 1)       1.488 r     8.358
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.fco    cell (ADDER)            0.881 r     9.239
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fci    net  (fanout = 1)       0.000 f     9.239
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fco    cell (ADDER)            0.132 r     9.371
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fci    net  (fanout = 1)       0.000 f     9.371
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fco    cell (ADDER)            0.132 r     9.503
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fci    net  (fanout = 1)       0.000 f     9.503
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fco    cell (ADDER)            0.132 r     9.635
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fci    net  (fanout = 1)       0.000 f     9.635
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fx[1]  cell (ADDER)            0.453 r    10.088
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119.mi[0]   net  (fanout = 1)       0.607 r    10.695
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119         path2reg0               0.143      10.838
 Arrival time                                                                       10.838                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.814ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.813 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.561ns  (logic 5.582ns, net 2.979ns, 65% logic)                
 Logic Levels:            6 ( ADDER=5 MULT18=1 )                                          

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.clk (rgb_clk) net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_228.q[1]   clk2q                   0.146 r     2.422
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.b[13]   net  (fanout = 1)       0.884 r     3.306
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.p[19]   cell (MULT18)           3.563 r     6.869
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.a[1]   net  (fanout = 1)       1.488 r     8.357
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.fco    cell (ADDER)            0.881 r     9.238
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fci    net  (fanout = 1)       0.000 f     9.238
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fco    cell (ADDER)            0.132 r     9.370
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fci    net  (fanout = 1)       0.000 f     9.370
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fco    cell (ADDER)            0.132 r     9.502
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fci    net  (fanout = 1)       0.000 f     9.502
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fco    cell (ADDER)            0.132 r     9.634
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fci    net  (fanout = 1)       0.000 f     9.634
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fx[1]  cell (ADDER)            0.453 r    10.087
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119.mi[0]   net  (fanout = 1)       0.607 r    10.694
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119         path2reg0               0.143      10.837
 Arrival time                                                                       10.837                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.813ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.811 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_225.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.559ns  (logic 5.582ns, net 2.977ns, 65% logic)                
 Logic Levels:            6 ( ADDER=5 MULT18=1 )                                          

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_225.clk (rgb_clk) net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg8_syn_225.q[0]   clk2q                   0.146 r     2.422
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.b[3]    net  (fanout = 1)       0.882 r     3.304
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.p[19]   cell (MULT18)           3.563 r     6.867
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.a[1]   net  (fanout = 1)       1.488 r     8.355
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_244.fco    cell (ADDER)            0.881 r     9.236
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fci    net  (fanout = 1)       0.000 f     9.236
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fco    cell (ADDER)            0.132 r     9.368
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fci    net  (fanout = 1)       0.000 f     9.368
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fco    cell (ADDER)            0.132 r     9.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fci    net  (fanout = 1)       0.000 f     9.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fco    cell (ADDER)            0.132 r     9.632
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fci    net  (fanout = 1)       0.000 f     9.632
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fx[1]  cell (ADDER)            0.453 r    10.085
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119.mi[0]   net  (fanout = 1)       0.607 r    10.692
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119         path2reg0               0.143      10.835
 Arrival time                                                                       10.835                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_119.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.811ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177 (30 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.806 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_98.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177.mi[1] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.763ns  (logic 5.261ns, net 3.502ns, 60% logic)                
 Logic Levels:            5 ( ADDER=5 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_98.clk (rgb_clk) net                     2.067       2.067      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_98.p[18]  clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_239.b[0]  net  (fanout = 1)       2.479 r     7.979
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_239.fco   cell (ADDER)            0.836 r     8.815
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_240.fci   net  (fanout = 1)       0.000 f     8.815
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_240.fco   cell (ADDER)            0.132 r     8.947
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_241.fci   net  (fanout = 1)       0.000 f     8.947
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_241.fco   cell (ADDER)            0.132 r     9.079
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_242.fci   net  (fanout = 1)       0.000 f     9.079
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_242.fco   cell (ADDER)            0.132 r     9.211
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_243.fci   net  (fanout = 1)       0.000 f     9.211
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_243.fx[1] cell (ADDER)            0.453 r     9.664
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177.mi[1]  net  (fanout = 5)       1.023 r    10.687
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177        path2reg1               0.143      10.830
 Arrival time                                                                       10.830                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.806ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.740 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_98.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177.mi[1] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.697ns  (logic 5.195ns, net 3.502ns, 59% logic)                
 Logic Levels:            5 ( ADDER=5 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_98.clk (rgb_clk) net                     2.067       2.067      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_98.p[20]  clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_239.b[1]  net  (fanout = 1)       2.479 r     7.979
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_239.fco   cell (ADDER)            0.770 r     8.749
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_240.fci   net  (fanout = 1)       0.000 f     8.749
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_240.fco   cell (ADDER)            0.132 r     8.881
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_241.fci   net  (fanout = 1)       0.000 f     8.881
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_241.fco   cell (ADDER)            0.132 r     9.013
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_242.fci   net  (fanout = 1)       0.000 f     9.013
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_242.fco   cell (ADDER)            0.132 r     9.145
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_243.fci   net  (fanout = 1)       0.000 f     9.145
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_243.fx[1] cell (ADDER)            0.453 r     9.598
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177.mi[1]  net  (fanout = 5)       1.023 r    10.621
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177        path2reg1               0.143      10.764
 Arrival time                                                                       10.764                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.740ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.690 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_98.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177.mi[1] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.647ns  (logic 5.129ns, net 3.518ns, 59% logic)                
 Logic Levels:            4 ( ADDER=4 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_98.clk (rgb_clk) net                     2.067       2.067      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_98.p[22]  clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_240.b[0]  net  (fanout = 1)       2.495 r     7.995
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_240.fco   cell (ADDER)            0.836 r     8.831
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_241.fci   net  (fanout = 1)       0.000 f     8.831
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_241.fco   cell (ADDER)            0.132 r     8.963
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_242.fci   net  (fanout = 1)       0.000 f     8.963
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_242.fco   cell (ADDER)            0.132 r     9.095
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_243.fci   net  (fanout = 1)       0.000 f     9.095
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult2_syn_243.fx[1] cell (ADDER)            0.453 r     9.548
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177.mi[1]  net  (fanout = 5)       1.023 r    10.571
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177        path2reg1               0.143      10.714
 Arrival time                                                                       10.714                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg3_syn_177.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.690ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ispMUX/ispTempData[5]_b[4]_syn_16 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.339 ns                                                        
 Start Point:             u_ispMUX/u_isp_ccm/reg18_syn_39.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/ispTempData[5]_b[4]_syn_16.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_isp_ccm/reg18_syn_39.clk (rgb_clk)               net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_isp_ccm/reg18_syn_39.q[1]                        clk2q                   0.109 r     2.047
 u_ispMUX/ispTempData[5]_b[4]_syn_16.mi[0]                   net  (fanout = 1)       0.225 r     2.272
 u_ispMUX/ispTempData[5]_b[4]_syn_16                         path2reg0               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/ispTempData[5]_b[4]_syn_16.clk (rgb_clk)           net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.163       2.028
 Required time                                                                       2.028            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.339ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.465 ns                                                        
 Start Point:             u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.526ns  (logic 0.204ns, net 0.322ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.clk (rgb_clk)   net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(89)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.q[1]            clk2q                   0.109 r     2.047
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.mi[0]           net  (fanout = 1)       0.322 r     2.369
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23                 path2reg0               0.095       2.464
 Arrival time                                                                        2.464                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_RGB888_YCbCr444/reg15_syn_23.clk (rgb_clk)   net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.465ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_isp_ccm/reg18_syn_39 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.475 ns                                                        
 Start Point:             u_ispMUX/ispTempData[7]_b[8]_syn_19.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_ccm/reg18_syn_39.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.728ns  (logic 0.204ns, net 0.524ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/ispTempData[7]_b[8]_syn_19.clk (mux_clk)           net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/ispTempData[7]_b[8]_syn_19.q[0]                    clk2q                   0.109 r     2.047
 u_ispMUX/u_isp_ccm/reg18_syn_39.mi[0]                       net  (fanout = 1)       0.524 r     2.571
 u_ispMUX/u_isp_ccm/reg18_syn_39                             path2reg0               0.095       2.666
 Arrival time                                                                        2.666                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_isp_ccm/reg18_syn_39.clk (rgb_clk)               net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(89)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.475ns          

---------------------------------------------------------------------------------------------------------

Period checks:
---------------------------------------------------------------------------------------------------------
 Point                                             Type          Setting(ns)    Requied(ns)     Slack(ns)  
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_isp_ccm/mult5_syn_3.clk                min period       5.000          3.414          1.586    
 u_ispMUX/u_isp_ccm/mult4_syn_3.clk                min period       5.000          3.414          1.586    
 u_ispMUX/u_isp_ccm/mult0_syn_3.clk                min period       5.000          3.414          1.586    

=========================================================================================================
Timing constraint:        clock: yuv_clk                                                  
Clock = yuv_clk, period 6.666ns, rising at 0ns, falling at 0.033ns

2448 endpoints analyzed totally, and 18664 paths analyzed
5 errors detected : 5 setup errors (TNS = -89.393), 0 hold errors (TNS = 0.000)
Minimum period is 10.072ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1 (8 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.406 ns                                                        
 Start Point:             u_ispMUX/reg1_syn_153.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[1] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.553ns  (logic 3.709ns, net 0.844ns, 81% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg1_syn_153.clk (mux_clk)                         net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg1_syn_153.q[0]                                  clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[1]             net  (fanout = 1)       0.844 r     3.266
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1                  path2reg (MULT18)       3.563       6.829
 Arrival time                                                                        6.829                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.clk (yuv_clk)    net                     1.857       1.857      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  1.666       3.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       3.423
 clock uncertainty                                                                  -0.000       3.423
 clock recovergence pessimism                                                        0.000       3.423
 Required time                                                                       3.423            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.406ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.300 ns                                                        
 Start Point:             u_ispMUX/reg1_syn_150.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[0] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.447ns  (logic 3.709ns, net 0.738ns, 83% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg1_syn_150.clk (mux_clk)                         net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg1_syn_150.q[0]                                  clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[0]             net  (fanout = 1)       0.738 r     3.160
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1                  path2reg (MULT18)       3.563       6.723
 Arrival time                                                                        6.723                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.clk (yuv_clk)    net                     1.857       1.857      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  1.666       3.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       3.423
 clock uncertainty                                                                  -0.000       3.423
 clock recovergence pessimism                                                        0.000       3.423
 Required time                                                                       3.423            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.300ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.296 ns                                                        
 Start Point:             u_ispMUX/reg1_syn_150.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[3] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.443ns  (logic 3.709ns, net 0.734ns, 83% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg1_syn_150.clk (mux_clk)                         net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg1_syn_150.q[1]                                  clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[3]             net  (fanout = 1)       0.734 r     3.156
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1                  path2reg (MULT18)       3.563       6.719
 Arrival time                                                                        6.719                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.clk (yuv_clk)    net                     1.857       1.857      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  1.666       3.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       3.423
 clock uncertainty                                                                  -0.000       3.423
 clock recovergence pessimism                                                        0.000       3.423
 Required time                                                                       3.423            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.296ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_110 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.261 ns                                                        
 Start Point:             u_ispMUX/u_VIP_RGB888_YCbCr444/mult2_syn_2.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_110.mi[0] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.789ns  (logic 3.576ns, net 1.213ns, 74% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_RGB888_YCbCr444/mult2_syn_2.clk (mux_clk)    net                     2.067       2.067      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_VIP_RGB888_YCbCr444/mult2_syn_2.p[19]            clk2q                   3.433 r     5.500
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_110.mi[0]           net  (fanout = 1)       1.213 r     6.713
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_110                 path2reg0               0.143       6.856
 Arrival time                                                                        6.856                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_110.clk (yuv_clk)   net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  1.666       3.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.595
 clock uncertainty                                                                  -0.000       3.595
 clock recovergence pessimism                                                        0.000       3.595
 Required time                                                                       3.595            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.261ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_105 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.255 ns                                                        
 Start Point:             u_ispMUX/u_VIP_RGB888_YCbCr444/mult2_syn_2.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_105.mi[0] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.783ns  (logic 3.576ns, net 1.207ns, 74% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_RGB888_YCbCr444/mult2_syn_2.clk (mux_clk)    net                     2.067       2.067      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_VIP_RGB888_YCbCr444/mult2_syn_2.p[32]            clk2q                   3.433 r     5.500
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_105.mi[0]           net  (fanout = 1)       1.207 r     6.707
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_105                 path2reg0               0.143       6.850
 Arrival time                                                                        6.850                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg4_syn_105.clk (yuv_clk)   net                     2.045       2.045      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  1.666       3.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.595
 clock uncertainty                                                                  -0.000       3.595
 clock recovergence pessimism                                                        0.000       3.595
 Required time                                                                       3.595            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.255ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.096 ns                                                        
 Start Point:             u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_73.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addra[11] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.341ns  (logic 0.109ns, net 0.232ns, 31% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_73.clk (yuv_clk) net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(90)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_73.q[1] clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addra[11] net  (fanout = 4)       0.232 r     2.279
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17 path2reg (EMB)          0.000       2.279
 Arrival time                                                                        2.279                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.clka (yuv_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.096ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.205 ns                                                        
 Start Point:             u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_68.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addra[2] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.450ns  (logic 0.109ns, net 0.341ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_68.clk (yuv_clk) net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(90)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_68.q[1] clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addra[2] net  (fanout = 4)       0.341 r     2.388
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17 path2reg (EMB)          0.000       2.388
 Arrival time                                                                        2.388                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.clka (yuv_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.205ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.241 ns                                                        
 Start Point:             u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_65.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addra[5] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.486ns  (logic 0.109ns, net 0.377ns, 22% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_65.clk (yuv_clk) net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(90)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_65.q[1] clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addra[5] net  (fanout = 4)       0.377 r     2.424
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17 path2reg (EMB)          0.000       2.424
 Arrival time                                                                        2.424                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.clka (yuv_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.241ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.096 ns                                                        
 Start Point:             u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_71.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addrb[9] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.341ns  (logic 0.109ns, net 0.232ns, 31% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_71.clk (yuv_clk) net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(90)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_71.q[0] clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addrb[9] net  (fanout = 7)       0.232 r     2.279
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12 path2reg (EMB)          0.000       2.279
 Arrival time                                                                        2.279                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.clkb (yuv_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.096ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.112 ns                                                        
 Start Point:             u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_71.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addrb[11] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.357ns  (logic 0.109ns, net 0.248ns, 30% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_71.clk (yuv_clk) net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(90)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_71.q[1] clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addrb[11] net  (fanout = 7)       0.248 r     2.295
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12 path2reg (EMB)          0.000       2.295
 Arrival time                                                                        2.295                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.clkb (yuv_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.112ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.210 ns                                                        
 Start Point:             u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_68.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addrb[2] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.455ns  (logic 0.109ns, net 0.346ns, 23% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_68.clk (yuv_clk) net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(90)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_68.q[0] clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addrb[2] net  (fanout = 7)       0.346 r     2.393
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12 path2reg (EMB)          0.000       2.393
 Arrival time                                                                        2.393                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.clkb (yuv_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.210ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_90 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.167 ns                                                        
 Start Point:             u_ispMUX/reg14_syn_141.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_90.mi[0] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg14_syn_141.clk (mux_clk)                        net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg14_syn_141.q[0]                                 clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_90.mi[0]         net  (fanout = 1)       0.216 r     2.263
 u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_90               path2reg0               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_90.clk (yuv_clk) net                     2.130       2.130      ../../../rtl/m0/CortexM0_SoC.v(90)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.167ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: raw_clk                                                  
Clock = raw_clk, period 6.666ns, rising at 0ns, falling at 0.033ns

2504 endpoints analyzed totally, and 56890 paths analyzed
9 errors detected : 9 setup errors (TNS = -24.198), 0 hold errors (TNS = 0.000)
Minimum period is 8.002ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_isp_blc/reg1_syn_63 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.336 ns                                                        
 Start Point:             u_ispMUX/reg7_syn_63.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_blc/reg1_syn_63.d[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.776ns  (logic 1.289ns, net 1.487ns, 46% logic)                
 Logic Levels:            5 ( ADDER=4 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg7_syn_63.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg7_syn_63.q[0]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_isp_blc/lt0_syn_42.b[1]                          net  (fanout = 2)       0.773 r     3.195
 u_ispMUX/u_isp_blc/lt0_syn_42.fco                           cell (ADDER)            0.539 r     3.734
 u_ispMUX/u_isp_blc/lt0_syn_45.fci                           net  (fanout = 1)       0.000 f     3.734
 u_ispMUX/u_isp_blc/lt0_syn_45.fco                           cell (ADDER)            0.073 r     3.807
 u_ispMUX/u_isp_blc/lt0_syn_48.fci                           net  (fanout = 1)       0.000 f     3.807
 u_ispMUX/u_isp_blc/lt0_syn_48.fco                           cell (ADDER)            0.073 r     3.880
 u_ispMUX/u_isp_blc/lt0_syn_50.fci                           net  (fanout = 1)       0.000 f     3.880
 u_ispMUX/u_isp_blc/lt0_syn_50.f[0]                          cell (ADDER)            0.144 r     4.024
 u_ispMUX/u_isp_blc/reg1_syn_63.d[1]                         net  (fanout = 8)       0.714 r     4.738
 u_ispMUX/u_isp_blc/reg1_syn_63                              path2reg1               0.314       5.052
 Arrival time                                                                        5.052                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_isp_blc/reg1_syn_63.clk (raw_clk)                net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  1.666       3.832
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.716
 clock uncertainty                                                                  -0.000       3.716
 clock recovergence pessimism                                                        0.000       3.716
 Required time                                                                       3.716            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.336ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.334 ns                                                        
 Start Point:             u_ispMUX/reg8_syn_62.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_blc/reg1_syn_63.d[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.774ns  (logic 1.377ns, net 1.397ns, 49% logic)                
 Logic Levels:            5 ( ADDER=4 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg8_syn_62.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg8_syn_62.q[0]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_isp_blc/lt0_syn_42.b[0]                          net  (fanout = 2)       0.683 r     3.105
 u_ispMUX/u_isp_blc/lt0_syn_42.fco                           cell (ADDER)            0.627 r     3.732
 u_ispMUX/u_isp_blc/lt0_syn_45.fci                           net  (fanout = 1)       0.000 f     3.732
 u_ispMUX/u_isp_blc/lt0_syn_45.fco                           cell (ADDER)            0.073 r     3.805
 u_ispMUX/u_isp_blc/lt0_syn_48.fci                           net  (fanout = 1)       0.000 f     3.805
 u_ispMUX/u_isp_blc/lt0_syn_48.fco                           cell (ADDER)            0.073 r     3.878
 u_ispMUX/u_isp_blc/lt0_syn_50.fci                           net  (fanout = 1)       0.000 f     3.878
 u_ispMUX/u_isp_blc/lt0_syn_50.f[0]                          cell (ADDER)            0.144 r     4.022
 u_ispMUX/u_isp_blc/reg1_syn_63.d[1]                         net  (fanout = 8)       0.714 r     4.736
 u_ispMUX/u_isp_blc/reg1_syn_63                              path2reg1               0.314       5.050
 Arrival time                                                                        5.050                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_isp_blc/reg1_syn_63.clk (raw_clk)                net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  1.666       3.832
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.716
 clock uncertainty                                                                  -0.000       3.716
 clock recovergence pessimism                                                        0.000       3.716
 Required time                                                                       3.716            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.334ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.321 ns                                                        
 Start Point:             u_ispMUX/reg8_syn_68.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_blc/reg1_syn_63.d[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.761ns  (logic 1.362ns, net 1.399ns, 49% logic)                
 Logic Levels:            6 ( ADDER=5 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg8_syn_68.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg8_syn_68.q[1]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_isp_blc/lt0_syn_39.b[1]                          net  (fanout = 2)       0.685 r     3.107
 u_ispMUX/u_isp_blc/lt0_syn_39.fco                           cell (ADDER)            0.539 r     3.646
 u_ispMUX/u_isp_blc/lt0_syn_42.fci                           net  (fanout = 1)       0.000 f     3.646
 u_ispMUX/u_isp_blc/lt0_syn_42.fco                           cell (ADDER)            0.073 r     3.719
 u_ispMUX/u_isp_blc/lt0_syn_45.fci                           net  (fanout = 1)       0.000 f     3.719
 u_ispMUX/u_isp_blc/lt0_syn_45.fco                           cell (ADDER)            0.073 r     3.792
 u_ispMUX/u_isp_blc/lt0_syn_48.fci                           net  (fanout = 1)       0.000 f     3.792
 u_ispMUX/u_isp_blc/lt0_syn_48.fco                           cell (ADDER)            0.073 r     3.865
 u_ispMUX/u_isp_blc/lt0_syn_50.fci                           net  (fanout = 1)       0.000 f     3.865
 u_ispMUX/u_isp_blc/lt0_syn_50.f[0]                          cell (ADDER)            0.144 r     4.009
 u_ispMUX/u_isp_blc/reg1_syn_63.d[1]                         net  (fanout = 8)       0.714 r     4.723
 u_ispMUX/u_isp_blc/reg1_syn_63                              path2reg1               0.314       5.037
 Arrival time                                                                        5.037                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_isp_blc/reg1_syn_63.clk (raw_clk)                net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  1.666       3.832
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.716
 clock uncertainty                                                                  -0.000       3.716
 clock recovergence pessimism                                                        0.000       3.716
 Required time                                                                       3.716            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.321ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_isp_blc/reg1_syn_59 (14 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.332 ns                                                        
 Start Point:             u_ispMUX/reg7_syn_63.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_blc/reg1_syn_59.d[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.772ns  (logic 1.289ns, net 1.483ns, 46% logic)                
 Logic Levels:            5 ( ADDER=4 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg7_syn_63.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg7_syn_63.q[0]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_isp_blc/lt0_syn_42.b[1]                          net  (fanout = 2)       0.773 r     3.195
 u_ispMUX/u_isp_blc/lt0_syn_42.fco                           cell (ADDER)            0.539 r     3.734
 u_ispMUX/u_isp_blc/lt0_syn_45.fci                           net  (fanout = 1)       0.000 f     3.734
 u_ispMUX/u_isp_blc/lt0_syn_45.fco                           cell (ADDER)            0.073 r     3.807
 u_ispMUX/u_isp_blc/lt0_syn_48.fci                           net  (fanout = 1)       0.000 f     3.807
 u_ispMUX/u_isp_blc/lt0_syn_48.fco                           cell (ADDER)            0.073 r     3.880
 u_ispMUX/u_isp_blc/lt0_syn_50.fci                           net  (fanout = 1)       0.000 f     3.880
 u_ispMUX/u_isp_blc/lt0_syn_50.f[0]                          cell (ADDER)            0.144 r     4.024
 u_ispMUX/u_isp_blc/reg1_syn_59.d[1]                         net  (fanout = 8)       0.710 r     4.734
 u_ispMUX/u_isp_blc/reg1_syn_59                              path2reg1               0.314       5.048
 Arrival time                                                                        5.048                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_isp_blc/reg1_syn_59.clk (raw_clk)                net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  1.666       3.832
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.716
 clock uncertainty                                                                  -0.000       3.716
 clock recovergence pessimism                                                        0.000       3.716
 Required time                                                                       3.716            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.332ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.330 ns                                                        
 Start Point:             u_ispMUX/reg8_syn_62.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_blc/reg1_syn_59.d[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.770ns  (logic 1.377ns, net 1.393ns, 49% logic)                
 Logic Levels:            5 ( ADDER=4 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg8_syn_62.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg8_syn_62.q[0]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_isp_blc/lt0_syn_42.b[0]                          net  (fanout = 2)       0.683 r     3.105
 u_ispMUX/u_isp_blc/lt0_syn_42.fco                           cell (ADDER)            0.627 r     3.732
 u_ispMUX/u_isp_blc/lt0_syn_45.fci                           net  (fanout = 1)       0.000 f     3.732
 u_ispMUX/u_isp_blc/lt0_syn_45.fco                           cell (ADDER)            0.073 r     3.805
 u_ispMUX/u_isp_blc/lt0_syn_48.fci                           net  (fanout = 1)       0.000 f     3.805
 u_ispMUX/u_isp_blc/lt0_syn_48.fco                           cell (ADDER)            0.073 r     3.878
 u_ispMUX/u_isp_blc/lt0_syn_50.fci                           net  (fanout = 1)       0.000 f     3.878
 u_ispMUX/u_isp_blc/lt0_syn_50.f[0]                          cell (ADDER)            0.144 r     4.022
 u_ispMUX/u_isp_blc/reg1_syn_59.d[1]                         net  (fanout = 8)       0.710 r     4.732
 u_ispMUX/u_isp_blc/reg1_syn_59                              path2reg1               0.314       5.046
 Arrival time                                                                        5.046                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_isp_blc/reg1_syn_59.clk (raw_clk)                net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  1.666       3.832
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.716
 clock uncertainty                                                                  -0.000       3.716
 clock recovergence pessimism                                                        0.000       3.716
 Required time                                                                       3.716            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.330ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.317 ns                                                        
 Start Point:             u_ispMUX/reg8_syn_68.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_blc/reg1_syn_59.d[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.757ns  (logic 1.362ns, net 1.395ns, 49% logic)                
 Logic Levels:            6 ( ADDER=5 )                                                   

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg8_syn_68.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg8_syn_68.q[1]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_isp_blc/lt0_syn_39.b[1]                          net  (fanout = 2)       0.685 r     3.107
 u_ispMUX/u_isp_blc/lt0_syn_39.fco                           cell (ADDER)            0.539 r     3.646
 u_ispMUX/u_isp_blc/lt0_syn_42.fci                           net  (fanout = 1)       0.000 f     3.646
 u_ispMUX/u_isp_blc/lt0_syn_42.fco                           cell (ADDER)            0.073 r     3.719
 u_ispMUX/u_isp_blc/lt0_syn_45.fci                           net  (fanout = 1)       0.000 f     3.719
 u_ispMUX/u_isp_blc/lt0_syn_45.fco                           cell (ADDER)            0.073 r     3.792
 u_ispMUX/u_isp_blc/lt0_syn_48.fci                           net  (fanout = 1)       0.000 f     3.792
 u_ispMUX/u_isp_blc/lt0_syn_48.fco                           cell (ADDER)            0.073 r     3.865
 u_ispMUX/u_isp_blc/lt0_syn_50.fci                           net  (fanout = 1)       0.000 f     3.865
 u_ispMUX/u_isp_blc/lt0_syn_50.f[0]                          cell (ADDER)            0.144 r     4.009
 u_ispMUX/u_isp_blc/reg1_syn_59.d[1]                         net  (fanout = 8)       0.710 r     4.719
 u_ispMUX/u_isp_blc/reg1_syn_59                              path2reg1               0.314       5.033
 Arrival time                                                                        5.033                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_isp_blc/reg1_syn_59.clk (raw_clk)                net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  1.666       3.832
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.716
 clock uncertainty                                                                  -0.000       3.716
 clock recovergence pessimism                                                        0.000       3.716
 Required time                                                                       3.716            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.317ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_isp_blc/reg1_syn_66 (8 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.326 ns                                                        
 Start Point:             u_ispMUX/reg7_syn_63.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_blc/reg1_syn_66.d[0] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.766ns  (logic 1.289ns, net 1.477ns, 46% logic)                
 Logic Levels:            5 ( ADDER=4 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg7_syn_63.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg7_syn_63.q[0]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_isp_blc/lt0_syn_42.b[1]                          net  (fanout = 2)       0.773 r     3.195
 u_ispMUX/u_isp_blc/lt0_syn_42.fco                           cell (ADDER)            0.539 r     3.734
 u_ispMUX/u_isp_blc/lt0_syn_45.fci                           net  (fanout = 1)       0.000 f     3.734
 u_ispMUX/u_isp_blc/lt0_syn_45.fco                           cell (ADDER)            0.073 r     3.807
 u_ispMUX/u_isp_blc/lt0_syn_48.fci                           net  (fanout = 1)       0.000 f     3.807
 u_ispMUX/u_isp_blc/lt0_syn_48.fco                           cell (ADDER)            0.073 r     3.880
 u_ispMUX/u_isp_blc/lt0_syn_50.fci                           net  (fanout = 1)       0.000 f     3.880
 u_ispMUX/u_isp_blc/lt0_syn_50.f[0]                          cell (ADDER)            0.144 r     4.024
 u_ispMUX/u_isp_blc/reg1_syn_66.d[0]                         net  (fanout = 8)       0.704 r     4.728
 u_ispMUX/u_isp_blc/reg1_syn_66                              path2reg0 (LUT2)        0.314       5.042
 Arrival time                                                                        5.042                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_isp_blc/reg1_syn_66.clk (raw_clk)                net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  1.666       3.832
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.716
 clock uncertainty                                                                  -0.000       3.716
 clock recovergence pessimism                                                        0.000       3.716
 Required time                                                                       3.716            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.326ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.324 ns                                                        
 Start Point:             u_ispMUX/reg8_syn_62.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_blc/reg1_syn_66.d[0] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.764ns  (logic 1.377ns, net 1.387ns, 49% logic)                
 Logic Levels:            5 ( ADDER=4 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg8_syn_62.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg8_syn_62.q[0]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_isp_blc/lt0_syn_42.b[0]                          net  (fanout = 2)       0.683 r     3.105
 u_ispMUX/u_isp_blc/lt0_syn_42.fco                           cell (ADDER)            0.627 r     3.732
 u_ispMUX/u_isp_blc/lt0_syn_45.fci                           net  (fanout = 1)       0.000 f     3.732
 u_ispMUX/u_isp_blc/lt0_syn_45.fco                           cell (ADDER)            0.073 r     3.805
 u_ispMUX/u_isp_blc/lt0_syn_48.fci                           net  (fanout = 1)       0.000 f     3.805
 u_ispMUX/u_isp_blc/lt0_syn_48.fco                           cell (ADDER)            0.073 r     3.878
 u_ispMUX/u_isp_blc/lt0_syn_50.fci                           net  (fanout = 1)       0.000 f     3.878
 u_ispMUX/u_isp_blc/lt0_syn_50.f[0]                          cell (ADDER)            0.144 r     4.022
 u_ispMUX/u_isp_blc/reg1_syn_66.d[0]                         net  (fanout = 8)       0.704 r     4.726
 u_ispMUX/u_isp_blc/reg1_syn_66                              path2reg0 (LUT2)        0.314       5.040
 Arrival time                                                                        5.040                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_isp_blc/reg1_syn_66.clk (raw_clk)                net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  1.666       3.832
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.716
 clock uncertainty                                                                  -0.000       3.716
 clock recovergence pessimism                                                        0.000       3.716
 Required time                                                                       3.716            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.324ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.311 ns                                                        
 Start Point:             u_ispMUX/reg8_syn_68.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_blc/reg1_syn_66.d[0] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.751ns  (logic 1.362ns, net 1.389ns, 49% logic)                
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg8_syn_68.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg8_syn_68.q[1]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_isp_blc/lt0_syn_39.b[1]                          net  (fanout = 2)       0.685 r     3.107
 u_ispMUX/u_isp_blc/lt0_syn_39.fco                           cell (ADDER)            0.539 r     3.646
 u_ispMUX/u_isp_blc/lt0_syn_42.fci                           net  (fanout = 1)       0.000 f     3.646
 u_ispMUX/u_isp_blc/lt0_syn_42.fco                           cell (ADDER)            0.073 r     3.719
 u_ispMUX/u_isp_blc/lt0_syn_45.fci                           net  (fanout = 1)       0.000 f     3.719
 u_ispMUX/u_isp_blc/lt0_syn_45.fco                           cell (ADDER)            0.073 r     3.792
 u_ispMUX/u_isp_blc/lt0_syn_48.fci                           net  (fanout = 1)       0.000 f     3.792
 u_ispMUX/u_isp_blc/lt0_syn_48.fco                           cell (ADDER)            0.073 r     3.865
 u_ispMUX/u_isp_blc/lt0_syn_50.fci                           net  (fanout = 1)       0.000 f     3.865
 u_ispMUX/u_isp_blc/lt0_syn_50.f[0]                          cell (ADDER)            0.144 r     4.009
 u_ispMUX/u_isp_blc/reg1_syn_66.d[0]                         net  (fanout = 8)       0.704 r     4.713
 u_ispMUX/u_isp_blc/reg1_syn_66                              path2reg0 (LUT2)        0.314       5.027
 Arrival time                                                                        5.027                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_isp_blc/reg1_syn_66.clk (raw_clk)                net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  1.666       3.832
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       3.716
 clock uncertainty                                                                  -0.000       3.716
 clock recovergence pessimism                                                        0.000       3.716
 Required time                                                                       3.716            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.311ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.027 ns                                                        
 Start Point:             u_window_split/reg4_syn_107.clk (rising edge triggered by clock mux_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[3] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.519ns  (logic 0.109ns, net 0.410ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg4_syn_107.clk (mux_clk)                   net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/reg4_syn_107.q[0]                            clk2q                   0.109 r     2.047
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[3] net  (fanout = 1)       0.410 r     2.457
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000       2.457
 Arrival time                                                                        2.457                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.clka (raw_clk) net                     2.230       2.230      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                        0.000       2.430
 Required time                                                                       2.430            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.027ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.027 ns                                                        
 Start Point:             u_window_split/reg4_syn_109.clk (rising edge triggered by clock mux_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[2] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.519ns  (logic 0.109ns, net 0.410ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg4_syn_109.clk (mux_clk)                   net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/reg4_syn_109.q[0]                            clk2q                   0.109 r     2.047
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[2] net  (fanout = 1)       0.410 r     2.457
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000       2.457
 Arrival time                                                                        2.457                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.clka (raw_clk) net                     2.230       2.230      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                        0.000       2.430
 Required time                                                                       2.430            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.027ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.134 ns                                                        
 Start Point:             u_window_split/reg4_syn_99.clk (rising edge triggered by clock mux_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[5] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.626ns  (logic 0.109ns, net 0.517ns, 17% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg4_syn_99.clk (mux_clk)                    net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/reg4_syn_99.q[0]                             clk2q                   0.109 r     2.047
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[5] net  (fanout = 1)       0.517 r     2.564
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000       2.564
 Arrival time                                                                        2.564                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.clka (raw_clk) net                     2.230       2.230      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                        0.000       2.430
 Required time                                                                       2.430            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.134ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_dpc_top/linebuffer/reg0_syn_50 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.067 ns                                                        
 Start Point:             u_ispMUX/reg17_syn_181.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_dpc_top/linebuffer/reg0_syn_50.mi[0] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg17_syn_181.clk (mux_clk)                        net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg17_syn_181.q[0]                                 clk2q                   0.109 r     2.047
 u_ispMUX/u_dpc_top/linebuffer/reg0_syn_50.mi[0]             net  (fanout = 2)       0.216 r     2.263
 u_ispMUX/u_dpc_top/linebuffer/reg0_syn_50                   path2reg0               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_dpc_top/linebuffer/reg0_syn_50.clk (raw_clk)     net                     2.230       2.230      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.067ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_dpc_top/linebuffer/reg0_syn_48 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.076 ns                                                        
 Start Point:             u_ispMUX/reg7_syn_59.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_dpc_top/linebuffer/reg0_syn_48.mi[0] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg7_syn_59.clk (mux_clk)                          net                     1.938       1.938      ../../../rtl/m0/CortexM0_SoC.v(92)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg7_syn_59.q[1]                                   clk2q                   0.109 r     2.047
 u_ispMUX/u_dpc_top/linebuffer/reg0_syn_48.mi[0]             net  (fanout = 2)       0.225 r     2.272
 u_ispMUX/u_dpc_top/linebuffer/reg0_syn_48                   path2reg0               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_dpc_top/linebuffer/reg0_syn_48.clk (raw_clk)     net                     2.230       2.230      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.076ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/full_flag_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  4.818 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/full_flag_reg_syn_5.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.484ns  (logic 0.232ns, net 1.252ns, 15% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.410       2.410      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.146 r     2.556
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/full_flag_reg_syn_5.sr net  (fanout = 28)      1.252 r     3.808
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/full_flag_reg_syn_5 path2reg                0.086       3.894
 Arrival time                                                                        3.894                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/full_flag_reg_syn_5.clk (raw_clk) net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  6.666       8.832
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       8.532
 clock uncertainty                                                                  -0.000       8.532
 clock recovergence pessimism                                                        0.180       8.712
 Required time                                                                       8.712            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.818ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  4.837 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_44.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.465ns  (logic 0.232ns, net 1.233ns, 15% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.410       2.410      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.146 r     2.556
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_44.sr   net  (fanout = 28)      1.233 r     3.789
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_44      path2reg                0.086       3.875
 Arrival time                                                                        3.875                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_44.clk (raw_clk) net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  6.666       8.832
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       8.532
 clock uncertainty                                                                  -0.000       8.532
 clock recovergence pessimism                                                        0.180       8.712
 Required time                                                                       8.712            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.837ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_49 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  4.981 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_49.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.321ns  (logic 0.232ns, net 1.089ns, 17% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.410       2.410      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.146 r     2.556
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_49.sr   net  (fanout = 28)      1.089 r     3.645
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_49      path2reg                0.086       3.731
 Arrival time                                                                        3.731                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/reg1_syn_49.clk (raw_clk) net                     2.166       2.166      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  6.666       8.832
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       8.532
 clock uncertainty                                                                  -0.000       8.532
 clock recovergence pessimism                                                        0.180       8.712
 Required time                                                                       8.712            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.981ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_window_split/split_window0_en_n9_syn_25664 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.398 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_window_split/split_window0_en_n9_syn_25664.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.696ns  (logic 0.161ns, net 0.535ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.029       2.029      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.109 r     2.138
 u_window_split/split_window0_en_n9_syn_25664.sr             net  (fanout = 28)      0.535 r     2.673
 u_window_split/split_window0_en_n9_syn_25664                path2reg                0.052       2.725
 Arrival time                                                                        2.725                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_window_split/split_window0_en_n9_syn_25664.clk (raw_clk)  net                     2.230       2.230      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.398ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_62 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.446 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_62.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.744ns  (logic 0.161ns, net 0.583ns, 21% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.029       2.029      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_62.sr net  (fanout = 28)      0.583 r     2.721
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_62 path2reg                0.052       2.773
 Arrival time                                                                        2.773                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_62.clk (raw_clk) net                     2.230       2.230      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.446ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.446 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.744ns  (logic 0.161ns, net 0.583ns, 21% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.029       2.029      ../../../rtl/m0/CortexM0_SoC.v(91)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44.sr net  (fanout = 28)      0.583 r     2.721
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44 path2reg                0.052       2.773
 Arrival time                                                                        2.773                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44.clk (raw_clk) net                     2.230       2.230      ../../../rtl/m0/CortexM0_SoC.v(91)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.446ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: hdmi_clk                                                 
Clock = hdmi_clk, period 10ns, rising at 0ns, falling at 5ns

590 endpoints analyzed totally, and 42570 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.647ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25 (503 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.353 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.467ns  (logic 3.665ns, net 5.802ns, 38% logic)                
 Logic Levels:            11 ( LUT5=4 LUT4=3 LUT3=2 LUT2=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.q[0]           clk2q                   0.146 r     2.556
 u_ispMUX/u_isp_2dnr/reg2_syn_169.c[1]                       net  (fanout = 1)       0.697 r     3.253
 u_ispMUX/u_isp_2dnr/reg2_syn_169.f[1]                       cell (LUT4)             0.348 r     3.601
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.a[0]           net  (fanout = 2)       0.459 r     4.060
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.f[0]           cell (LUT4)             0.408 r     4.468
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.d[1]           net  (fanout = 5)       0.319 r     4.787
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.f[1]           cell (LUT5)             0.262 r     5.049
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.c[0]                      net  (fanout = 8)       0.871 r     5.920
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.f[0]                      cell (LUT2)             0.348 r     6.268
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.d[0]                      net  (fanout = 4)       0.475 r     6.743
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.f[0]                      cell (LUT3)             0.205 r     6.948
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.d[1]                      net  (fanout = 6)       0.527 r     7.475
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.f[1]                      cell (LUT2)             0.205 r     7.680
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.d[1]                      net  (fanout = 6)       0.638 r     8.318
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.f[1]                      cell (LUT3)             0.262 r     8.580
 u_ispMUX/u_isp_2dnr/reg3_syn_3969.d[1]                      net  (fanout = 6)       0.323 r     8.903
 u_ispMUX/u_isp_2dnr/reg3_syn_3969.f[1]                      cell (LUT5)             0.262 r     9.165
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_38.d[1]     net  (fanout = 6)       0.658 r     9.823
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_38.f[1]     cell (LUT5)             0.262 r    10.085
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.b[1]     net  (fanout = 3)       0.307 r    10.392
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.f[1]     cell (LUT5)             0.431 r    10.823
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.a[1]           net  (fanout = 2)       0.528 r    11.351
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25                path2reg1 (LUT4)        0.526      11.877
 Arrival time                                                                       11.877                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.353ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.534 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_33.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.286ns  (logic 3.579ns, net 5.707ns, 38% logic)                
 Logic Levels:            11 ( LUT5=4 LUT4=3 LUT3=2 LUT2=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_33.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_33.q[0]           clk2q                   0.146 r     2.556
 u_ispMUX/u_isp_2dnr/reg2_syn_169.d[1]                       net  (fanout = 1)       0.602 r     3.158
 u_ispMUX/u_isp_2dnr/reg2_syn_169.f[1]                       cell (LUT4)             0.262 r     3.420
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.a[0]           net  (fanout = 2)       0.459 r     3.879
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.f[0]           cell (LUT4)             0.408 r     4.287
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.d[1]           net  (fanout = 5)       0.319 r     4.606
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.f[1]           cell (LUT5)             0.262 r     4.868
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.c[0]                      net  (fanout = 8)       0.871 r     5.739
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.f[0]                      cell (LUT2)             0.348 r     6.087
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.d[0]                      net  (fanout = 4)       0.475 r     6.562
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.f[0]                      cell (LUT3)             0.205 r     6.767
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.d[1]                      net  (fanout = 6)       0.527 r     7.294
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.f[1]                      cell (LUT2)             0.205 r     7.499
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.d[1]                      net  (fanout = 6)       0.638 r     8.137
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.f[1]                      cell (LUT3)             0.262 r     8.399
 u_ispMUX/u_isp_2dnr/reg3_syn_3969.d[1]                      net  (fanout = 6)       0.323 r     8.722
 u_ispMUX/u_isp_2dnr/reg3_syn_3969.f[1]                      cell (LUT5)             0.262 r     8.984
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_38.d[1]     net  (fanout = 6)       0.658 r     9.642
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_38.f[1]     cell (LUT5)             0.262 r     9.904
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.b[1]     net  (fanout = 3)       0.307 r    10.211
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.f[1]     cell (LUT5)             0.431 r    10.642
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.a[1]           net  (fanout = 2)       0.528 r    11.170
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25                path2reg1 (LUT4)        0.526      11.696
 Arrival time                                                                       11.696                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.534ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.721 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.099ns  (logic 3.380ns, net 5.719ns, 37% logic)                
 Logic Levels:            10 ( LUT4=4 LUT3=2 LUT2=2 LUT5=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.q[0]           clk2q                   0.146 r     2.556
 u_ispMUX/u_isp_2dnr/reg2_syn_169.c[1]                       net  (fanout = 1)       0.697 r     3.253
 u_ispMUX/u_isp_2dnr/reg2_syn_169.f[1]                       cell (LUT4)             0.348 r     3.601
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.a[0]           net  (fanout = 2)       0.459 r     4.060
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.f[0]           cell (LUT4)             0.408 r     4.468
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.d[1]           net  (fanout = 5)       0.319 r     4.787
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.f[1]           cell (LUT5)             0.262 r     5.049
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.c[0]                      net  (fanout = 8)       0.871 r     5.920
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.f[0]                      cell (LUT2)             0.348 r     6.268
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.d[0]                      net  (fanout = 4)       0.475 r     6.743
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.f[0]                      cell (LUT3)             0.205 r     6.948
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.d[1]                      net  (fanout = 6)       0.527 r     7.475
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.f[1]                      cell (LUT2)             0.205 r     7.680
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.d[1]                      net  (fanout = 6)       0.638 r     8.318
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.f[1]                      cell (LUT3)             0.262 r     8.580
 u_ispMUX/u_isp_2dnr/reg3_syn_4286.a[0]                      net  (fanout = 6)       0.473 r     9.053
 u_ispMUX/u_isp_2dnr/reg3_syn_4286.f[0]                      cell (LUT4)             0.408 r     9.461
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.d[1]     net  (fanout = 5)       0.732 r    10.193
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.f[1]     cell (LUT5)             0.262 r    10.455
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.a[1]           net  (fanout = 2)       0.528 r    10.983
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25                path2reg1 (LUT4)        0.526      11.509
 Arrival time                                                                       11.509                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.721ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25 (467 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.441 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.379ns  (logic 3.590ns, net 5.789ns, 38% logic)                
 Logic Levels:            11 ( LUT5=4 LUT4=3 LUT3=2 LUT2=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.q[0]           clk2q                   0.146 r     2.556
 u_ispMUX/u_isp_2dnr/reg2_syn_169.c[1]                       net  (fanout = 1)       0.697 r     3.253
 u_ispMUX/u_isp_2dnr/reg2_syn_169.f[1]                       cell (LUT4)             0.348 r     3.601
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.a[0]           net  (fanout = 2)       0.459 r     4.060
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.f[0]           cell (LUT4)             0.408 r     4.468
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.d[1]           net  (fanout = 5)       0.319 r     4.787
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.f[1]           cell (LUT5)             0.262 r     5.049
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.c[0]                      net  (fanout = 8)       0.871 r     5.920
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.f[0]                      cell (LUT2)             0.348 r     6.268
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.d[0]                      net  (fanout = 4)       0.475 r     6.743
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.f[0]                      cell (LUT3)             0.205 r     6.948
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.d[1]                      net  (fanout = 6)       0.527 r     7.475
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.f[1]                      cell (LUT2)             0.205 r     7.680
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.d[1]                      net  (fanout = 6)       0.638 r     8.318
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.f[1]                      cell (LUT3)             0.262 r     8.580
 u_ispMUX/u_isp_2dnr/reg3_syn_3969.d[1]                      net  (fanout = 6)       0.323 r     8.903
 u_ispMUX/u_isp_2dnr/reg3_syn_3969.f[1]                      cell (LUT5)             0.262 r     9.165
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_38.d[1]     net  (fanout = 6)       0.658 r     9.823
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_38.f[1]     cell (LUT5)             0.262 r    10.085
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.b[1]     net  (fanout = 3)       0.307 r    10.392
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.f[1]     cell (LUT5)             0.431 r    10.823
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0]           net  (fanout = 2)       0.515 r    11.338
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25                path2reg0 (LUT4)        0.451      11.789
 Arrival time                                                                       11.789                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.441ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.622 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_33.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.198ns  (logic 3.504ns, net 5.694ns, 38% logic)                
 Logic Levels:            11 ( LUT5=4 LUT4=3 LUT3=2 LUT2=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_33.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_33.q[0]           clk2q                   0.146 r     2.556
 u_ispMUX/u_isp_2dnr/reg2_syn_169.d[1]                       net  (fanout = 1)       0.602 r     3.158
 u_ispMUX/u_isp_2dnr/reg2_syn_169.f[1]                       cell (LUT4)             0.262 r     3.420
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.a[0]           net  (fanout = 2)       0.459 r     3.879
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.f[0]           cell (LUT4)             0.408 r     4.287
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.d[1]           net  (fanout = 5)       0.319 r     4.606
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.f[1]           cell (LUT5)             0.262 r     4.868
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.c[0]                      net  (fanout = 8)       0.871 r     5.739
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.f[0]                      cell (LUT2)             0.348 r     6.087
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.d[0]                      net  (fanout = 4)       0.475 r     6.562
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.f[0]                      cell (LUT3)             0.205 r     6.767
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.d[1]                      net  (fanout = 6)       0.527 r     7.294
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.f[1]                      cell (LUT2)             0.205 r     7.499
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.d[1]                      net  (fanout = 6)       0.638 r     8.137
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.f[1]                      cell (LUT3)             0.262 r     8.399
 u_ispMUX/u_isp_2dnr/reg3_syn_3969.d[1]                      net  (fanout = 6)       0.323 r     8.722
 u_ispMUX/u_isp_2dnr/reg3_syn_3969.f[1]                      cell (LUT5)             0.262 r     8.984
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_38.d[1]     net  (fanout = 6)       0.658 r     9.642
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_38.f[1]     cell (LUT5)             0.262 r     9.904
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.b[1]     net  (fanout = 3)       0.307 r    10.211
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.f[1]     cell (LUT5)             0.431 r    10.642
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0]           net  (fanout = 2)       0.515 r    11.157
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25                path2reg0 (LUT4)        0.451      11.608
 Arrival time                                                                       11.608                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.622ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.809 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.011ns  (logic 3.305ns, net 5.706ns, 36% logic)                
 Logic Levels:            10 ( LUT4=4 LUT3=2 LUT2=2 LUT5=2 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.q[0]           clk2q                   0.146 r     2.556
 u_ispMUX/u_isp_2dnr/reg2_syn_169.c[1]                       net  (fanout = 1)       0.697 r     3.253
 u_ispMUX/u_isp_2dnr/reg2_syn_169.f[1]                       cell (LUT4)             0.348 r     3.601
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.a[0]           net  (fanout = 2)       0.459 r     4.060
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_47.f[0]           cell (LUT4)             0.408 r     4.468
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.d[1]           net  (fanout = 5)       0.319 r     4.787
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg6_syn_61.f[1]           cell (LUT5)             0.262 r     5.049
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.c[0]                      net  (fanout = 8)       0.871 r     5.920
 u_ispMUX/u_isp_2dnr/reg3_syn_4384.f[0]                      cell (LUT2)             0.348 r     6.268
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.d[0]                      net  (fanout = 4)       0.475 r     6.743
 u_ispMUX/u_isp_2dnr/reg3_syn_4387.f[0]                      cell (LUT3)             0.205 r     6.948
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.d[1]                      net  (fanout = 6)       0.527 r     7.475
 u_ispMUX/u_isp_2dnr/reg3_syn_4378.f[1]                      cell (LUT2)             0.205 r     7.680
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.d[1]                      net  (fanout = 6)       0.638 r     8.318
 u_ispMUX/u_isp_2dnr/reg3_syn_4323.f[1]                      cell (LUT3)             0.262 r     8.580
 u_ispMUX/u_isp_2dnr/reg3_syn_4286.a[0]                      net  (fanout = 6)       0.473 r     9.053
 u_ispMUX/u_isp_2dnr/reg3_syn_4286.f[0]                      cell (LUT4)             0.408 r     9.461
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.d[1]     net  (fanout = 5)       0.732 r    10.193
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_36.f[1]     cell (LUT5)             0.262 r    10.455
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0]           net  (fanout = 2)       0.515 r    10.970
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25                path2reg0 (LUT4)        0.451      11.421
 Arrival time                                                                       11.421                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.809ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26 (903 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.458 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.362ns  (logic 3.500ns, net 5.862ns, 37% logic)                
 Logic Levels:            10 ( LUT3=5 LUT5=2 LUT4=2 LUT2=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.q[0]           clk2q                   0.146 r     2.556
 u_ispMUX/u_isp_2dnr/reg3_syn_4353.c[1]                      net  (fanout = 1)       1.022 r     3.578
 u_ispMUX/u_isp_2dnr/reg3_syn_4353.f[1]                      cell (LUT3)             0.348 r     3.926
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.a[0]           net  (fanout = 2)       0.885 r     4.811
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.f[0]           cell (LUT4)             0.424 r     5.235
 u_ispMUX/u_isp_2dnr/reg3_syn_3994.b[1]                      net  (fanout = 6)       0.496 r     5.731
 u_ispMUX/u_isp_2dnr/reg3_syn_3994.f[1]                      cell (LUT5)             0.431 r     6.162
 u_ispMUX/u_isp_2dnr/reg3_syn_4381.d[0]                      net  (fanout = 4)       0.473 r     6.635
 u_ispMUX/u_isp_2dnr/reg3_syn_4381.f[0]                      cell (LUT3)             0.262 r     6.897
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.d[0]                      net  (fanout = 7)       0.323 r     7.220
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.f[0]                      cell (LUT3)             0.205 r     7.425
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.d[1]                      net  (fanout = 7)       0.622 r     8.047
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.f[1]                      cell (LUT3)             0.205 r     8.252
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_38.d[0]     net  (fanout = 7)       0.473 r     8.725
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_38.f[0]     cell (LUT3)             0.205 r     8.930
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_44.d[0]     net  (fanout = 5)       0.475 r     9.405
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_44.f[0]     cell (LUT2)             0.205 r     9.610
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_42.b[1]     net  (fanout = 5)       0.468 r    10.078
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_42.fx[0]    cell (LUT5)             0.543 r    10.621
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1]           net  (fanout = 2)       0.625 r    11.246
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26                path2reg1 (LUT4)        0.526      11.772
 Arrival time                                                                       11.772                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.458ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.458 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.362ns  (logic 3.500ns, net 5.862ns, 37% logic)                
 Logic Levels:            10 ( LUT3=5 LUT5=2 LUT4=2 LUT2=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.q[0]           clk2q                   0.146 r     2.556
 u_ispMUX/u_isp_2dnr/reg3_syn_4353.c[1]                      net  (fanout = 1)       1.022 r     3.578
 u_ispMUX/u_isp_2dnr/reg3_syn_4353.f[1]                      cell (LUT3)             0.348 r     3.926
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.a[0]           net  (fanout = 2)       0.885 r     4.811
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.f[0]           cell (LUT4)             0.424 r     5.235
 u_ispMUX/u_isp_2dnr/reg3_syn_3994.b[1]                      net  (fanout = 6)       0.496 r     5.731
 u_ispMUX/u_isp_2dnr/reg3_syn_3994.f[1]                      cell (LUT5)             0.431 r     6.162
 u_ispMUX/u_isp_2dnr/reg3_syn_4381.d[0]                      net  (fanout = 4)       0.473 r     6.635
 u_ispMUX/u_isp_2dnr/reg3_syn_4381.f[0]                      cell (LUT3)             0.262 r     6.897
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.d[0]                      net  (fanout = 7)       0.323 r     7.220
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.f[0]                      cell (LUT3)             0.205 r     7.425
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.d[1]                      net  (fanout = 7)       0.622 r     8.047
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.f[1]                      cell (LUT3)             0.205 r     8.252
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_38.d[0]     net  (fanout = 7)       0.473 r     8.725
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_38.f[0]     cell (LUT3)             0.205 r     8.930
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_44.d[0]     net  (fanout = 5)       0.475 r     9.405
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_44.f[0]     cell (LUT2)             0.205 r     9.610
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_42.b[0]     net  (fanout = 5)       0.468 r    10.078
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_42.fx[0]    cell (LUT5)             0.543 r    10.621
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1]           net  (fanout = 2)       0.625 r    11.246
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26                path2reg1 (LUT4)        0.526      11.772
 Arrival time                                                                       11.772                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.458ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.716 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_32.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.104ns  (logic 3.414ns, net 5.690ns, 37% logic)                
 Logic Levels:            10 ( LUT3=5 LUT5=2 LUT4=2 LUT2=1 )                              

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_32.q[0]           clk2q                   0.146 r     2.556
 u_ispMUX/u_isp_2dnr/reg3_syn_4353.d[1]                      net  (fanout = 1)       0.850 r     3.406
 u_ispMUX/u_isp_2dnr/reg3_syn_4353.f[1]                      cell (LUT3)             0.262 r     3.668
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.a[0]           net  (fanout = 2)       0.885 r     4.553
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_61.f[0]           cell (LUT4)             0.424 r     4.977
 u_ispMUX/u_isp_2dnr/reg3_syn_3994.b[1]                      net  (fanout = 6)       0.496 r     5.473
 u_ispMUX/u_isp_2dnr/reg3_syn_3994.f[1]                      cell (LUT5)             0.431 r     5.904
 u_ispMUX/u_isp_2dnr/reg3_syn_4381.d[0]                      net  (fanout = 4)       0.473 r     6.377
 u_ispMUX/u_isp_2dnr/reg3_syn_4381.f[0]                      cell (LUT3)             0.262 r     6.639
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.d[0]                      net  (fanout = 7)       0.323 r     6.962
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.f[0]                      cell (LUT3)             0.205 r     7.167
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.d[1]                      net  (fanout = 7)       0.622 r     7.789
 u_ispMUX/u_isp_2dnr/reg3_syn_4369.f[1]                      cell (LUT3)             0.205 r     7.994
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_38.d[0]     net  (fanout = 7)       0.473 r     8.467
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_38.f[0]     cell (LUT3)             0.205 r     8.672
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_44.d[0]     net  (fanout = 5)       0.475 r     9.147
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_44.f[0]     cell (LUT2)             0.205 r     9.352
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_42.b[1]     net  (fanout = 5)       0.468 r     9.820
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_42.fx[0]    cell (LUT5)             0.543 r    10.363
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1]           net  (fanout = 2)       0.625 r    10.988
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26                path2reg1 (LUT4)        0.526      11.514
 Arrival time                                                                       11.514                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.716ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.323 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_3335.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.mi[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_3335.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_3335.q[0]                            clk2q                   0.109 r     2.138
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.mi[0] net  (fanout = 1)       0.225 r     2.363
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8 path2reg0               0.095       2.458
 Arrival time                                                                        2.458                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.323ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.330 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41.mi[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.q[1] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41.mi[1] net  (fanout = 1)       0.216 r     2.354
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41 path2reg1               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.330ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.330 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_54.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.mi[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_54.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_54.q[0] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.mi[0] net  (fanout = 1)       0.216 r     2.354
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51 path2reg0               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.172       2.119
 Required time                                                                       2.119            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.330ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_89 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  6.222 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_89.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         3.414ns  (logic 0.232ns, net 3.182ns, 6% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.q[0] clk2q                   0.146 r     2.556
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_89.sr net  (fanout = 43)      3.182 r     5.738
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_89 path2reg                0.086       5.824
 Arrival time                                                                        5.824                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_89.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.866
 clock uncertainty                                                                  -0.000      11.866
 clock recovergence pessimism                                                        0.180      12.046
 Required time                                                                      12.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.222ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_95 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  6.932 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_95.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.704ns  (logic 0.232ns, net 2.472ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.q[0] clk2q                   0.146 r     2.556
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_95.sr net  (fanout = 43)      2.472 r     5.028
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_95 path2reg                0.086       5.114
 Arrival time                                                                        5.114                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_95.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.866
 clock uncertainty                                                                  -0.000      11.866
 clock recovergence pessimism                                                        0.180      12.046
 Required time                                                                      12.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               6.932ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_92 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  7.063 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_92.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.573ns  (logic 0.232ns, net 2.341ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.q[0] clk2q                   0.146 r     2.556
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_92.sr net  (fanout = 43)      2.341 r     4.897
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_92 path2reg                0.086       4.983
 Arrival time                                                                        4.983                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/reg2_syn_92.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.866
 clock uncertainty                                                                  -0.000      11.866
 clock recovergence pessimism                                                        0.180      12.046
 Required time                                                                      12.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.063ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.274 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.572ns  (logic 0.161ns, net 0.411ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.q[0] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41.sr net  (fanout = 43)      0.411 r     2.549
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41 path2reg                0.052       2.601
 Arrival time                                                                        2.601                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_41.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.274ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.274 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.572ns  (logic 0.161ns, net 0.411ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.q[0] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.sr net  (fanout = 43)      0.411 r     2.549
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51 path2reg                0.052       2.601
 Arrival time                                                                        2.601                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.274ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/reg0_syn_77 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.282 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/reg0_syn_77.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.580ns  (logic 0.161ns, net 0.419ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AverageR_recip[9]_syn_8.q[0] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/reg0_syn_77.sr   net  (fanout = 43)      0.419 r     2.557
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/reg0_syn_77      path2reg                0.052       2.609
 Arrival time                                                                        2.609                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/reg0_syn_77.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.282ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: hdmi_clk_5                                               
Clock = hdmi_clk_5, period 2.5ns, rising at 0ns, falling at 1.25ns

106 endpoints analyzed totally, and 424 paths analyzed
7 errors detected : 7 setup errors (TNS = -1.275), 0 hold errors (TNS = 0.000)
Minimum period is 3.216ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg9_syn_101 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.716 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_sd_top/u_sd_operation/reg9_syn_101.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.893ns  (logic 0.565ns, net 2.328ns, 19% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.410       2.410      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.b[0]      net  (fanout = 37)      0.723 r     3.279
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.333 r     3.612
 u_sd_top/u_sd_operation/reg9_syn_101.sr                     net  (fanout = 8)       1.605 r     5.217
 u_sd_top/u_sd_operation/reg9_syn_101                        path2reg                0.086       5.303
 Arrival time                                                                        5.303                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_sd_top/u_sd_operation/reg9_syn_101.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.166       2.166      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.108       4.587
 Required time                                                                       4.587            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.716ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.482 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_sd_top/u_sd_operation/reg9_syn_101.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.659ns  (logic 0.483ns, net 2.176ns, 18% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.410       2.410      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.c[0]      net  (fanout = 36)      0.571 r     3.127
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.251 r     3.378
 u_sd_top/u_sd_operation/reg9_syn_101.sr                     net  (fanout = 8)       1.605 r     4.983
 u_sd_top/u_sd_operation/reg9_syn_101                        path2reg                0.086       5.069
 Arrival time                                                                        5.069                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_sd_top/u_sd_operation/reg9_syn_101.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.166       2.166      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.108       4.587
 Required time                                                                       4.587            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.482ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.448 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_sd_top/u_sd_operation/reg9_syn_101.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.625ns  (logic 0.437ns, net 2.188ns, 16% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.410       2.410      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.d[0]      net  (fanout = 38)      0.583 r     3.139
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.205 r     3.344
 u_sd_top/u_sd_operation/reg9_syn_101.sr                     net  (fanout = 8)       1.605 r     4.949
 u_sd_top/u_sd_operation/reg9_syn_101                        path2reg                0.086       5.035
 Arrival time                                                                        5.035                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_sd_top/u_sd_operation/reg9_syn_101.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.166       2.166      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.108       4.587
 Required time                                                                       4.587            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.448ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg9_syn_105 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.435 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_sd_top/u_sd_operation/reg9_syn_105.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.612ns  (logic 0.565ns, net 2.047ns, 21% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.410       2.410      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.b[0]      net  (fanout = 37)      0.723 r     3.279
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.333 r     3.612
 u_sd_top/u_sd_operation/reg9_syn_105.sr                     net  (fanout = 8)       1.324 r     4.936
 u_sd_top/u_sd_operation/reg9_syn_105                        path2reg                0.086       5.022
 Arrival time                                                                        5.022                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_sd_top/u_sd_operation/reg9_syn_105.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.166       2.166      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.108       4.587
 Required time                                                                       4.587            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.435ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.201 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_sd_top/u_sd_operation/reg9_syn_105.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.378ns  (logic 0.483ns, net 1.895ns, 20% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.410       2.410      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.c[0]      net  (fanout = 36)      0.571 r     3.127
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.251 r     3.378
 u_sd_top/u_sd_operation/reg9_syn_105.sr                     net  (fanout = 8)       1.324 r     4.702
 u_sd_top/u_sd_operation/reg9_syn_105                        path2reg                0.086       4.788
 Arrival time                                                                        4.788                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_sd_top/u_sd_operation/reg9_syn_105.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.166       2.166      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.108       4.587
 Required time                                                                       4.587            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.201ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.167 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_sd_top/u_sd_operation/reg9_syn_105.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.344ns  (logic 0.437ns, net 1.907ns, 18% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.410       2.410      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.d[0]      net  (fanout = 38)      0.583 r     3.139
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.205 r     3.344
 u_sd_top/u_sd_operation/reg9_syn_105.sr                     net  (fanout = 8)       1.324 r     4.668
 u_sd_top/u_sd_operation/reg9_syn_105                        path2reg                0.086       4.754
 Arrival time                                                                        4.754                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_sd_top/u_sd_operation/reg9_syn_105.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.166       2.166      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.108       4.587
 Required time                                                                       4.587            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.167ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.124 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.373ns  (logic 0.565ns, net 1.808ns, 23% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.410       2.410      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.b[0]      net  (fanout = 37)      0.723 r     3.279
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.333 r     3.612
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32.sr        net  (fanout = 8)       1.085 r     4.697
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32           path2reg                0.086       4.783
 Arrival time                                                                        4.783                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.166       2.166      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.180       4.659
 Required time                                                                       4.659            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.124ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.110 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.139ns  (logic 0.483ns, net 1.656ns, 22% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.410       2.410      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.c[0]      net  (fanout = 36)      0.571 r     3.127
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.251 r     3.378
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32.sr        net  (fanout = 8)       1.085 r     4.463
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32           path2reg                0.086       4.549
 Arrival time                                                                        4.549                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.166       2.166      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.180       4.659
 Required time                                                                       4.659            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.110ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.144 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.105ns  (logic 0.437ns, net 1.668ns, 20% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.410       2.410      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.d[0]      net  (fanout = 38)      0.583 r     3.139
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.205 r     3.344
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32.sr        net  (fanout = 8)       1.085 r     4.429
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32           path2reg                0.086       4.515
 Arrival time                                                                        4.515                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.166       2.166      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.180       4.659
 Required time                                                                       4.659            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.144ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.283 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_68.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.mi[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.545ns  (logic 0.204ns, net 0.341ns, 37% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_68.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_68.q[0]           clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.mi[0]       net  (fanout = 1)       0.341 r     2.479
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32             path2reg0               0.095       2.574
 Arrival time                                                                        2.574                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.230       2.230      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.283ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_34 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.283 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_66.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_34.mi[1] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.545ns  (logic 0.204ns, net 0.341ns, 37% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_66.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_66.q[0]           clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_34.mi[1]       net  (fanout = 1)       0.341 r     2.479
 u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_34             path2reg1               0.095       2.574
 Arrival time                                                                        2.574                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_34.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.230       2.230      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.283ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.312 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_55.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.mi[1] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.574ns  (logic 0.204ns, net 0.370ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_55.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_55.q[0]           clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.mi[1]       net  (fanout = 1)       0.370 r     2.508
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32             path2reg1               0.095       2.603
 Arrival time                                                                        2.603                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.clk (u_hdmi_top/u_rgb2dvi_0/pclk_x5) net                     2.230       2.230      ../../../rtl/hdmi/dvi_transmitter_top.v(25)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.312ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 9.7ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.054ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_39 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.646 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_60.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_39.mi[1]
 Process:                 Slow                                                            
 Data Path Delay:         1.054ns  (logic 0.289ns, net 0.765ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_60.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_60.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_39.mi[1] net  (fanout = 1)       0.765 r     0.911
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_39 path2reg1               0.143       1.054
 Arrival time                                                                        1.054                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_39.clk                         0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.646ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_41 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.733 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_63.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_41.mi[1]
 Process:                 Slow                                                            
 Data Path Delay:         0.967ns  (logic 0.289ns, net 0.678ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_63.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_63.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_41.mi[1] net  (fanout = 1)       0.678 r     0.824
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_41 path2reg1               0.143       0.967
 Arrival time                                                                        0.967                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_41.clk                         0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.733ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.809 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_63.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54.mi[0]    
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_63.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_63.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54.mi[0] net  (fanout = 1)       0.602 r     0.748
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54      path2reg0               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54.clk                          0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.809ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 9.7ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.054ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.530 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_56.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.mi[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.054ns  (logic 0.289ns, net 0.765ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_56.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_56.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.mi[1] net  (fanout = 1)       0.765 r     0.911
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51 path2reg1               0.143       1.054
 Arrival time                                                                        1.054                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_51.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.116       9.584
 clock uncertainty                                                                  -0.000       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.530ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_45 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.693 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_59.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_45.mi[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_59.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_59.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_45.mi[1] net  (fanout = 1)       0.602 r     0.748
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_45 path2reg1               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_45.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.116       9.584
 clock uncertainty                                                                  -0.000       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.693ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_43 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.769 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_56.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_43.mi[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.815ns  (logic 0.289ns, net 0.526ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_56.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_56.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_43.mi[1] net  (fanout = 1)       0.526 r     0.672
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_43 path2reg1               0.143       0.815
 Arrival time                                                                        0.815                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_43.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.116       9.584
 clock uncertainty                                                                  -0.000       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.769ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 6.366ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.025ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.225 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_57.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44.mi[0] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.025ns  (logic 0.289ns, net 0.736ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_57.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_57.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44.mi[0] net  (fanout = 1)       0.736 r     0.882
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44 path2reg0               0.143       1.025
 Arrival time                                                                        1.025                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_44.clk (raw_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(91)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.366       6.366
 cell setup                                                                         -0.116       6.250
 clock uncertainty                                                                  -0.000       6.250
 Required time                                                                       6.250            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.225ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_46 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.264 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_60.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_46.mi[0] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.986ns  (logic 0.289ns, net 0.697ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_60.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_60.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_46.mi[0] net  (fanout = 1)       0.697 r     0.843
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_46 path2reg0               0.143       0.986
 Arrival time                                                                        0.986                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_46.clk (raw_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(91)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.366       6.366
 cell setup                                                                         -0.116       6.250
 clock uncertainty                                                                  -0.000       6.250
 Required time                                                                       6.250            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.264ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_39 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.264 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_60.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_39.mi[0] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.986ns  (logic 0.289ns, net 0.697ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_60.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_60.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_39.mi[0] net  (fanout = 1)       0.697 r     0.843
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_39 path2reg0               0.143       0.986
 Arrival time                                                                        0.986                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_39.clk (raw_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(91)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        6.366       6.366
 cell setup                                                                         -0.116       6.250
 clock uncertainty                                                                  -0.000       6.250
 Required time                                                                       6.250            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.264ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 6.366ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.112ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg1_syn_36 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.254 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_66.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg1_syn_36.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         1.112ns  (logic 0.289ns, net 0.823ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_66.clk (raw_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(91)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_66.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg1_syn_36.mi[0] net  (fanout = 1)       0.823 r     0.969
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg1_syn_36 path2reg0               0.143       1.112
 Arrival time                                                                        1.112                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg1_syn_36.clk                         0.000       0.000
 delay budget                                                                        6.366       6.366
 cell setup                                                                         -0.000       6.366
 clock uncertainty                                                                  -0.000       6.366
 Required time                                                                       6.366            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.254ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/split_window0_en_n9_syn_25678 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.328 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_63.clk (rising edge triggered by clock raw_clk)
 End Point:               u_window_split/split_window0_en_n9_syn_25678.mi[1]              
 Process:                 Slow                                                            
 Data Path Delay:         1.038ns  (logic 0.289ns, net 0.749ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_63.clk (raw_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(91)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_63.q[1] clk2q                   0.146 r     0.146
 u_window_split/split_window0_en_n9_syn_25678.mi[1]          net  (fanout = 1)       0.749 r     0.895
 u_window_split/split_window0_en_n9_syn_25678                path2reg1               0.143       1.038
 Arrival time                                                                        1.038                  (0 lvl)       

 u_window_split/split_window0_en_n9_syn_25678.clk                                    0.000       0.000
 delay budget                                                                        6.366       6.366
 cell setup                                                                         -0.000       6.366
 clock uncertainty                                                                  -0.000       6.366
 Required time                                                                       6.366            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.328ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/split_window0_en_n9_syn_25650 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        5.475 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_54.clk (rising edge triggered by clock raw_clk)
 End Point:               u_window_split/split_window0_en_n9_syn_25650.mi[0]              
 Process:                 Slow                                                            
 Data Path Delay:         0.891ns  (logic 0.289ns, net 0.602ns, 32% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_54.clk (raw_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(91)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_54.q[1] clk2q                   0.146 r     0.146
 u_window_split/split_window0_en_n9_syn_25650.mi[0]          net  (fanout = 1)       0.602 r     0.748
 u_window_split/split_window0_en_n9_syn_25650                path2reg0               0.143       0.891
 Arrival time                                                                        0.891                  (0 lvl)       

 u_window_split/split_window0_en_n9_syn_25650.clk                                    0.000       0.000
 delay budget                                                                        6.366       6.366
 cell setup                                                                         -0.000       6.366
 clock uncertainty                                                                  -0.000       6.366
 Required time                                                                       6.366            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.475ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 4.7ns max

20 endpoints analyzed totally, and 20 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.059ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_53 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.525 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg0_syn_60.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_53.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.059ns  (logic 0.289ns, net 0.770ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg0_syn_60.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg0_syn_60.q[1] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_53.mi[1] net  (fanout = 1)       0.770 r     0.916
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_53 path2reg1               0.143       1.059
 Arrival time                                                                        1.059                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_53.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.525ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL0/add0_syn_62 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.546 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg0_syn_60.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/add0_syn_62.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.038ns  (logic 0.289ns, net 0.749ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg0_syn_60.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg0_syn_60.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL0/add0_syn_62.mi[0]               net  (fanout = 1)       0.749 r     0.895
 u_window_split/u_tempfifoL0/add0_syn_62                     path2reg0               0.143       1.038
 Arrival time                                                                        1.038                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/add0_syn_62.clk (mux_clk)       net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.546ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_50 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.617 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_49.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_50.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.967ns  (logic 0.289ns, net 0.678ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_49.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_49.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_50.mi[1] net  (fanout = 1)       0.678 r     0.824
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_50 path2reg1               0.143       0.967
 Arrival time                                                                        0.967                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg3_syn_50.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.617ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 4.7ns max

20 endpoints analyzed totally, and 20 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.201ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_53 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.383 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_58.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_53.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.201ns  (logic 0.289ns, net 0.912ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_58.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_58.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_53.mi[1] net  (fanout = 1)       0.912 r     1.058
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_53 path2reg1               0.143       1.201
 Arrival time                                                                        1.201                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_53.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.383ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_41 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.470 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_61.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_41.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.114ns  (logic 0.289ns, net 0.825ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_61.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_61.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_41.mi[0] net  (fanout = 1)       0.825 r     0.971
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_41 path2reg0               0.143       1.114
 Arrival time                                                                        1.114                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg1_syn_41.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.470ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_59 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.506 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_61.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_59.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.078ns  (logic 0.289ns, net 0.789ns, 26% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_61.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_61.q[1] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_59.mi[0] net  (fanout = 1)       0.789 r     0.935
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_59 path2reg0               0.143       1.078
 Arrival time                                                                        1.078                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_59.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.506ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 4.7ns max

20 endpoints analyzed totally, and 20 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.217ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_56 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.367 ns                                                        
 Start Point:             u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_54.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_56.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.217ns  (logic 0.289ns, net 0.928ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_54.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_54.q[1] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_56.mi[1] net  (fanout = 1)       0.928 r     1.074
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_56 path2reg1               0.143       1.217
 Arrival time                                                                        1.217                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_56.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.367ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR0/sub0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.525 ns                                                        
 Start Point:             u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_57.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR0/sub0_syn_54.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.059ns  (logic 0.289ns, net 0.770ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_57.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_57.q[1] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR0/sub0_syn_54.mi[1]               net  (fanout = 1)       0.770 r     0.916
 u_window_split/u_tempfifoR0/sub0_syn_54                     path2reg1               0.143       1.059
 Arrival time                                                                        1.059                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/sub0_syn_54.clk (mux_clk)       net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.525ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.530 ns                                                        
 Start Point:             u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_66.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.054ns  (logic 0.289ns, net 0.765ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_66.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg0_syn_66.q[1] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50.mi[1] net  (fanout = 1)       0.765 r     0.911
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50 path2reg1               0.143       1.054
 Arrival time                                                                        1.054                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/rd_to_wr_cross_inst/reg3_syn_50.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.530ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 4.7ns max

20 endpoints analyzed totally, and 20 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.292ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.292 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_60.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.292ns  (logic 0.289ns, net 1.003ns, 22% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_60.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_60.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49.mi[0] net  (fanout = 1)       1.003 r     1.149
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49 path2reg0               0.143       1.292
 Arrival time                                                                        1.292                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.292ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.397 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_57.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.187ns  (logic 0.289ns, net 0.898ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_57.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_57.q[1] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49.mi[1] net  (fanout = 1)       0.898 r     1.044
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49 path2reg1               0.143       1.187
 Arrival time                                                                        1.187                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_49.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.397ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.410 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_63.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_44.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.174ns  (logic 0.289ns, net 0.885ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_63.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_63.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_44.mi[1] net  (fanout = 1)       0.885 r     1.031
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_44 path2reg1               0.143       1.174
 Arrival time                                                                        1.174                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_44.clk (mux_clk) net                     0.000       0.000      ../../../rtl/m0/CortexM0_SoC.v(92)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.410ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 521867000 (STA coverage = 92.93%)
Timing violations: 48 setup errors, and 0 hold errors.
Minimal setup slack: -3.822, minimal hold slack: 0.006

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  sys_clk (50.0MHz)                             21.701ns      46.081MHz        0.326ns      1277      -56.076ns
	  raw_clk (150.0MHz)                             8.002ns     124.969MHz        0.138ns       651      -24.198ns
	  yuv_clk (150.0MHz)                            10.072ns      99.285MHz        0.254ns       646      -89.393ns
	  mux_clk (200.0MHz)                             8.382ns     119.303MHz        0.326ns       542     -601.658ns
	  sdcard_clk (100.0MHz)                          8.546ns     117.000MHz        0.326ns       463        0.000ns
	  rgb_clk (200.0MHz)                             8.822ns     113.353MHz        0.326ns       369     -601.463ns
	  hdmi_clk (100.0MHz)                            9.647ns     103.659MHz        0.066ns       144        0.000ns
	  hdmi_clk_5 (400.0MHz)                          3.216ns     310.945MHz        0.326ns        31       -1.275ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 5 clock net(s): 
	sdram_clk_dup_1
	u_Keyboard/cnt[19]_syn_4
	u_Keyboard/current_state[1]_syn_275
	u_logic/SWCLKTCK
	u_sdram_top/fifo_ctrl_inst/sys_clk

	Exceptions:

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		             10     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		             20     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]
		             20     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]
		             20     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]
		             20     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]

---------------------------------------------------------------------------------------------------------
