// Seed: 343471733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  supply1 id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13 = 1;
  module_0(
      id_12, id_5, id_8, id_5
  );
  wire id_14;
endmodule
program module_0 (
    input uwire id_0,
    output uwire module_2,
    input tri1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    output supply0 id_7,
    input tri1 id_8,
    output uwire id_9,
    input wor id_10,
    output supply0 id_11,
    output tri1 id_12,
    output tri id_13,
    input wand id_14,
    input supply0 id_15,
    input wand id_16,
    input tri0 id_17
);
  assign id_11 = id_16;
  wire id_19;
  xnor (id_3, id_15, id_19, id_17, id_8, id_10, id_0, id_16, id_14);
  module_0(
      id_19, id_19, id_19, id_19
  );
endprogram
