// Seed: 2533490402
module module_0;
  assign id_1 = id_1;
  assign module_2.type_7 = 0;
  wand id_2 = 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(1) begin : LABEL_0
    id_4 = id_3 !=? 1;
    if (1) id_1 <= (1) - 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  tri0 id_4;
  assign id_4 = 1'b0;
  module_0 modCall_1 ();
  supply0 id_5 = id_4;
endmodule
