;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/22/2021 3:00:18 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040872  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000846  	2118
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0872	0x20818F  	MOV	#2072, W15
0x0874	0x217FF0  	MOV	#6143, W0
0x0876	0xB7A020  	MOV	WREG, SPLIM
0x0878	0x200010  	MOV	#1, W0
0x087A	0xB7A034  	MOV	WREG, PSVPAG
0x087C	0x200040  	MOV	#4, W0
0x087E	0xB72044  	IOR	CORCON
0x0880	0x000000020972  	CALL	2418
;POC_Monitor.c,13 :: 		void main()
;POC_Monitor.c,16 :: 		AD1PCFGL        = 0b1110011111111111;        //assign  pin 11 and 12 to analog and all other pins to digital
0x0884	0x781F8A  	PUSH	W10
0x0886	0x781F8B  	PUSH	W11
0x0888	0x2E7FF0  	MOV	#59391, W0
0x088A	0xB7A32C  	MOV	WREG, AD1PCFGL
;POC_Monitor.c,18 :: 		initialize_uart();
0x088C	0x07FFAF  	RCALL	_initialize_uart
;POC_Monitor.c,19 :: 		initialize_adc();
0x088E	0x07FFA0  	RCALL	_initialize_adc
;POC_Monitor.c,21 :: 		TRISB12_bit = 1;
0x0890	0xA882C9  	BSET	TRISB12_bit, BitPos(TRISB12_bit+0)
;POC_Monitor.c,22 :: 		TRISB13_bit = 1;
0x0892	0xA8A2C9  	BSET	TRISB13_bit, BitPos(TRISB13_bit+0)
;POC_Monitor.c,23 :: 		TRISB14_bit=0;
0x0894	0xA9C2C9  	BCLR	TRISB14_bit, BitPos(TRISB14_bit+0)
;POC_Monitor.c,24 :: 		TRISB15_bit=0;
0x0896	0xA9E2C9  	BCLR	TRISB15_bit, BitPos(TRISB15_bit+0)
;POC_Monitor.c,26 :: 		while (1)
L_main0:
;POC_Monitor.c,30 :: 		adc1=get_adc(11);
0x0898	0x2000BA  	MOV	#11, W10
0x089A	0x07FFC5  	RCALL	_get_adc
0x089C	0x8840B0  	MOV	W0, _adc1
;POC_Monitor.c,31 :: 		delay_ms(100);
0x089E	0x200028  	MOV	#2, W8
0x08A0	0x2DFD07  	MOV	#57296, W7
L_main2:
0x08A2	0xED200E  	DEC	W7
0x08A4	0x3AFFFE  	BRA NZ	L_main2
0x08A6	0xED2010  	DEC	W8
0x08A8	0x3AFFFC  	BRA NZ	L_main2
0x08AA	0x000000  	NOP
0x08AC	0x000000  	NOP
;POC_Monitor.c,32 :: 		adc2=get_adc(12);
0x08AE	0x2000CA  	MOV	#12, W10
0x08B0	0x07FFBA  	RCALL	_get_adc
0x08B2	0x884000  	MOV	W0, _adc2
;POC_Monitor.c,33 :: 		delay_ms(100);
0x08B4	0x200028  	MOV	#2, W8
0x08B6	0x2DFD07  	MOV	#57296, W7
L_main4:
0x08B8	0xED200E  	DEC	W7
0x08BA	0x3AFFFE  	BRA NZ	L_main4
0x08BC	0xED2010  	DEC	W8
0x08BE	0x3AFFFC  	BRA NZ	L_main4
0x08C0	0x000000  	NOP
0x08C2	0x000000  	NOP
;POC_Monitor.c,35 :: 		if(adc1>=600)
0x08C4	0x8040B1  	MOV	_adc1, W1
0x08C6	0x202580  	MOV	#600, W0
0x08C8	0xE10800  	CP	W1, W0
0x08CA	0x390003  	BRA LTU	L_main6
L__main28:
;POC_Monitor.c,38 :: 		state1=1;
0x08CC	0x200010  	MOV	#1, W0
0x08CE	0x884020  	MOV	W0, _state1
;POC_Monitor.c,39 :: 		}
0x08D0	0x370002  	BRA	L_main7
L_main6:
;POC_Monitor.c,42 :: 		state1=0;
0x08D2	0xEF2000  	CLR	W0
0x08D4	0x884020  	MOV	W0, _state1
L_main7:
;POC_Monitor.c,44 :: 		if(adc2>=600)
0x08D6	0x804001  	MOV	_adc2, W1
0x08D8	0x202580  	MOV	#600, W0
0x08DA	0xE10800  	CP	W1, W0
0x08DC	0x390003  	BRA LTU	L_main8
L__main29:
;POC_Monitor.c,47 :: 		state2=1;
0x08DE	0x200010  	MOV	#1, W0
0x08E0	0x884010  	MOV	W0, _state2
;POC_Monitor.c,48 :: 		}
0x08E2	0x370002  	BRA	L_main9
L_main8:
;POC_Monitor.c,51 :: 		state2=0;
0x08E4	0xEF2000  	CLR	W0
0x08E6	0x884010  	MOV	W0, _state2
L_main9:
;POC_Monitor.c,53 :: 		if (flag == 1)
0x08E8	0x804070  	MOV	_flag, W0
0x08EA	0xE10061  	CP	W0, #1
0x08EC	0x3A0030  	BRA NZ	L_main10
L__main30:
;POC_Monitor.c,55 :: 		if (uart_rd=='a')
0x08EE	0x208100  	MOV	#lo_addr(_uart_rd), W0
0x08F0	0x784090  	MOV.B	[W0], W1
0x08F2	0xB3C610  	MOV.B	#97, W0
0x08F4	0xE10C00  	CP.B	W1, W0
0x08F6	0x3A0004  	BRA NZ	L_main11
L__main31:
;POC_Monitor.c,58 :: 		state1 = 0;
0x08F8	0xEF2000  	CLR	W0
0x08FA	0x884020  	MOV	W0, _state1
;POC_Monitor.c,59 :: 		state2 = 0;
0x08FC	0xEF2000  	CLR	W0
0x08FE	0x884010  	MOV	W0, _state2
;POC_Monitor.c,60 :: 		}
L_main11:
;POC_Monitor.c,61 :: 		if (uart_rd=='b')
0x0900	0x208100  	MOV	#lo_addr(_uart_rd), W0
0x0902	0x784090  	MOV.B	[W0], W1
0x0904	0xB3C620  	MOV.B	#98, W0
0x0906	0xE10C00  	CP.B	W1, W0
0x0908	0x3A0004  	BRA NZ	L_main12
L__main32:
;POC_Monitor.c,64 :: 		state1 = 0;
0x090A	0xEF2000  	CLR	W0
0x090C	0x884020  	MOV	W0, _state1
;POC_Monitor.c,65 :: 		state2 = 1;
0x090E	0x200010  	MOV	#1, W0
0x0910	0x884010  	MOV	W0, _state2
;POC_Monitor.c,66 :: 		}
L_main12:
;POC_Monitor.c,67 :: 		if (uart_rd=='c')
0x0912	0x208100  	MOV	#lo_addr(_uart_rd), W0
0x0914	0x784090  	MOV.B	[W0], W1
0x0916	0xB3C630  	MOV.B	#99, W0
0x0918	0xE10C00  	CP.B	W1, W0
0x091A	0x3A0004  	BRA NZ	L_main13
L__main33:
;POC_Monitor.c,70 :: 		state1 = 1;
0x091C	0x200010  	MOV	#1, W0
0x091E	0x884020  	MOV	W0, _state1
;POC_Monitor.c,71 :: 		state2 = 0;
0x0920	0xEF2000  	CLR	W0
0x0922	0x884010  	MOV	W0, _state2
;POC_Monitor.c,72 :: 		}
L_main13:
;POC_Monitor.c,73 :: 		if (uart_rd=='d')
0x0924	0x208100  	MOV	#lo_addr(_uart_rd), W0
0x0926	0x784090  	MOV.B	[W0], W1
0x0928	0xB3C640  	MOV.B	#100, W0
0x092A	0xE10C00  	CP.B	W1, W0
0x092C	0x3A0004  	BRA NZ	L_main14
L__main34:
;POC_Monitor.c,76 :: 		state1 = 1;
0x092E	0x200010  	MOV	#1, W0
0x0930	0x884020  	MOV	W0, _state1
;POC_Monitor.c,77 :: 		state2 = 1;
0x0932	0x200010  	MOV	#1, W0
0x0934	0x884010  	MOV	W0, _state2
;POC_Monitor.c,78 :: 		}
L_main14:
;POC_Monitor.c,80 :: 		PORTBbits.RB14 = state1;
0x0936	0x208040  	MOV	#lo_addr(_state1), W0
0x0938	0xA60010  	BTSS	[W0], #0
0x093A	0xA9C2CB  	BCLR	PORTBbits, #14
0x093C	0xA70010  	BTSC	[W0], #0
0x093E	0xA8C2CB  	BSET	PORTBbits, #14
;POC_Monitor.c,81 :: 		PORTBbits.RB15 = state2;
0x0940	0x208020  	MOV	#lo_addr(_state2), W0
0x0942	0xA60010  	BTSS	[W0], #0
0x0944	0xA9E2CB  	BCLR	PORTBbits, #15
0x0946	0xA70010  	BTSC	[W0], #0
0x0948	0xA8E2CB  	BSET	PORTBbits, #15
;POC_Monitor.c,84 :: 		flag = 0;
0x094A	0xEF2000  	CLR	W0
0x094C	0x884070  	MOV	W0, _flag
;POC_Monitor.c,85 :: 		}
L_main10:
;POC_Monitor.c,87 :: 		IntToStr(state1, text);
0x094E	0x20811B  	MOV	#lo_addr(_text), W11
0x0950	0x80402A  	MOV	_state1, W10
0x0952	0x07FF16  	RCALL	_IntToStr
;POC_Monitor.c,88 :: 		Trimleft(text);
0x0954	0x20811A  	MOV	#lo_addr(_text), W10
0x0956	0x07FF00  	RCALL	_TrimLeft
;POC_Monitor.c,89 :: 		UART1_Write_Text(text);
0x0958	0x20811A  	MOV	#lo_addr(_text), W10
0x095A	0x07FEED  	RCALL	_UART1_Write_Text
;POC_Monitor.c,90 :: 		IntToStr(state2, text1);
0x095C	0x20814B  	MOV	#lo_addr(_text1), W11
0x095E	0x80401A  	MOV	_state2, W10
0x0960	0x07FF0F  	RCALL	_IntToStr
;POC_Monitor.c,91 :: 		Trimleft(text1);
0x0962	0x20814A  	MOV	#lo_addr(_text1), W10
0x0964	0x07FEF9  	RCALL	_TrimLeft
;POC_Monitor.c,92 :: 		UART1_Write_Text(text1);
0x0966	0x20814A  	MOV	#lo_addr(_text1), W10
0x0968	0x07FEE6  	RCALL	_UART1_Write_Text
;POC_Monitor.c,93 :: 		}
0x096A	0x37FF96  	BRA	L_main0
;POC_Monitor.c,94 :: 		}
L_end_main:
0x096C	0x7805CF  	POP	W11
0x096E	0x78054F  	POP	W10
L__main_end_loop:
0x0970	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_initialize_uart:
;POC_Monitor.c,120 :: 		void initialize_uart()
;POC_Monitor.c,122 :: 		Unlock_IOLOCK();
0x07EC	0x781F8A  	PUSH	W10
0x07EE	0x781F8B  	PUSH	W11
0x07F0	0x781F8C  	PUSH	W12
0x07F2	0x07FF19  	RCALL	_Unlock_IOLOCK
;POC_Monitor.c,123 :: 		PPS_Mapping_NoLock(RB7, _INPUT, _U1RX);   // Sets pin 2 to be Input, and maps as UART RX DATAIN Input to it
0x07F4	0xB3C0BC  	MOV.B	#11, W12
0x07F6	0xB3C01B  	MOV.B	#1, W11
0x07F8	0xB3C07A  	MOV.B	#7, W10
0x07FA	0x07FF0E  	RCALL	_PPS_Mapping_NoLock
;POC_Monitor.c,124 :: 		PPS_Mapping_NoLock(RB8, _OUTPUT, _U1TX);   // Sets pin 3 to be Output, and maps as UART TX DATAOUT Output to it
0x07FC	0xB3C03C  	MOV.B	#3, W12
0x07FE	0xEF2016  	CLR	W11
0x0800	0xB3C08A  	MOV.B	#8, W10
0x0802	0x07FF0A  	RCALL	_PPS_Mapping_NoLock
;POC_Monitor.c,128 :: 		Lock_IOLOCK();
0x0804	0x07FCFD  	RCALL	_Lock_IOLOCK
;POC_Monitor.c,130 :: 		IEC0bits.U1RXIE = 1;    // Enable UART RX Interrupt
0x0806	0xA86095  	BSET	IEC0bits, #11
;POC_Monitor.c,132 :: 		UART1_Init(9600);               // Initialize UART module at 9600 bps
0x0808	0x22580A  	MOV	#9600, W10
0x080A	0x20000B  	MOV	#0, W11
0x080C	0x07FF15  	RCALL	_UART1_Init
;POC_Monitor.c,134 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x080E	0x200028  	MOV	#2, W8
0x0810	0x2DFD07  	MOV	#57296, W7
L_initialize_uart19:
0x0812	0xED200E  	DEC	W7
0x0814	0x3AFFFE  	BRA NZ	L_initialize_uart19
0x0816	0xED2010  	DEC	W8
0x0818	0x3AFFFC  	BRA NZ	L_initialize_uart19
0x081A	0x000000  	NOP
0x081C	0x000000  	NOP
;POC_Monitor.c,137 :: 		}
L_end_initialize_uart:
0x081E	0x78064F  	POP	W12
0x0820	0x7805CF  	POP	W11
0x0822	0x78054F  	POP	W10
0x0824	0x060000  	RETURN
; end of _initialize_uart
_Unlock_IOLOCK:
0x0626	0xFA0000  	LNK	#0
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,94 :: 		
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,95 :: 		
0x0628	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,96 :: 		
0x062A	0x200462  	MOV	#70, W2
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,97 :: 		
0x062C	0x200573  	MOV	#87, W3
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,99 :: 		
0x062E	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,100 :: 		
0x0630	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,102 :: 		
0x0632	0xA9C742  	BCLR	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,103 :: 		
L_end_Unlock_IOLOCK:
0x0634	0xFA8000  	ULNK
0x0636	0x060000  	RETURN
; end of _Unlock_IOLOCK
_PPS_Mapping_NoLock:
0x0618	0xFA0000  	LNK	#0
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,259 :: 		
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,260 :: 		
0x061A	0x781F8D  	PUSH	W13
0x061C	0xEF201A  	CLR	W13
0x061E	0x07FE63  	RCALL	__Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,261 :: 		
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,260 :: 		
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,261 :: 		
L_end_PPS_Mapping_NoLock:
0x0620	0x7806CF  	POP	W13
0x0622	0xFA8000  	ULNK
0x0624	0x060000  	RETURN
; end of _PPS_Mapping_NoLock
__Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping:
0x02E6	0xFA0000  	LNK	#0
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,147 :: 		
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,150 :: 		
0x02E8	0xE15479  	CP.B	W10, #25
0x02EA	0x360002  	BRA LEU	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping0
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping71:
0x02EC	0xEF2000  	CLR	W0
0x02EE	0x370146  	BRA	L_end__PPS_Mapping
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping0:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,153 :: 		
0x02F0	0xE1546F  	CP.B	W10, #15
0x02F2	0x360002  	BRA LEU	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping1
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping72:
0x02F4	0xEF2000  	CLR	W0
0x02F6	0x370142  	BRA	L_end__PPS_Mapping
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping1:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,156 :: 		
0x02F8	0xE15C60  	CP.B	W11, #0
0x02FA	0x3A0057  	BRA NZ	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping2
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping73:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,157 :: 		
0x02FC	0xE2001A  	CP0	W13
0x02FE	0x320001  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping3
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping74:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,158 :: 		
0x0300	0x070192  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping3:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,161 :: 		
0x0302	0x370030  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping4
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,162 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping6:
0x0304	0x206C00  	MOV	#lo_addr(RPOR0), W0
0x0306	0x78480C  	MOV.B	W12, [W0]
0x0308	0x37004D  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,163 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping7:
0x030A	0x206C10  	MOV	#lo_addr(RPOR0+1), W0
0x030C	0x78480C  	MOV.B	W12, [W0]
0x030E	0x37004A  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,164 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping8:
0x0310	0x206C20  	MOV	#lo_addr(RPOR1), W0
0x0312	0x78480C  	MOV.B	W12, [W0]
0x0314	0x370047  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,165 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping9:
0x0316	0x206C30  	MOV	#lo_addr(RPOR1+1), W0
0x0318	0x78480C  	MOV.B	W12, [W0]
0x031A	0x370044  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,166 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping10:
0x031C	0x206C40  	MOV	#lo_addr(RPOR2), W0
0x031E	0x78480C  	MOV.B	W12, [W0]
0x0320	0x370041  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,167 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping11:
0x0322	0x206C50  	MOV	#lo_addr(RPOR2+1), W0
0x0324	0x78480C  	MOV.B	W12, [W0]
0x0326	0x37003E  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,168 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping12:
0x0328	0x206C60  	MOV	#lo_addr(RPOR3), W0
0x032A	0x78480C  	MOV.B	W12, [W0]
0x032C	0x37003B  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,169 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping13:
0x032E	0x206C70  	MOV	#lo_addr(RPOR3+1), W0
0x0330	0x78480C  	MOV.B	W12, [W0]
0x0332	0x370038  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,170 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping14:
0x0334	0x206C80  	MOV	#lo_addr(RPOR4), W0
0x0336	0x78480C  	MOV.B	W12, [W0]
0x0338	0x370035  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,171 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping15:
0x033A	0x206C90  	MOV	#lo_addr(RPOR4+1), W0
0x033C	0x78480C  	MOV.B	W12, [W0]
0x033E	0x370032  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,172 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping16:
0x0340	0x206CA0  	MOV	#lo_addr(RPOR5), W0
0x0342	0x78480C  	MOV.B	W12, [W0]
0x0344	0x37002F  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,173 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping17:
0x0346	0x206CB0  	MOV	#lo_addr(RPOR5+1), W0
0x0348	0x78480C  	MOV.B	W12, [W0]
0x034A	0x37002C  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,174 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping18:
0x034C	0x206CC0  	MOV	#lo_addr(RPOR6), W0
0x034E	0x78480C  	MOV.B	W12, [W0]
0x0350	0x370029  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,175 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping19:
0x0352	0x206CD0  	MOV	#lo_addr(RPOR6+1), W0
0x0354	0x78480C  	MOV.B	W12, [W0]
0x0356	0x370026  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,176 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping20:
0x0358	0x206CE0  	MOV	#lo_addr(RPOR7), W0
0x035A	0x78480C  	MOV.B	W12, [W0]
0x035C	0x370023  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,177 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping21:
0x035E	0x206CF0  	MOV	#lo_addr(RPOR7+1), W0
0x0360	0x78480C  	MOV.B	W12, [W0]
0x0362	0x370020  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,179 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping4:
0x0364	0xE15460  	CP.B	W10, #0
0x0366	0x32FFCE  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping6
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping75:
0x0368	0xE15461  	CP.B	W10, #1
0x036A	0x32FFCF  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping7
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping76:
0x036C	0xE15462  	CP.B	W10, #2
0x036E	0x32FFD0  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping8
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping77:
0x0370	0xE15463  	CP.B	W10, #3
0x0372	0x32FFD1  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping9
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping78:
0x0374	0xE15464  	CP.B	W10, #4
0x0376	0x32FFD2  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping10
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping79:
0x0378	0xE15465  	CP.B	W10, #5
0x037A	0x32FFD3  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping11
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping80:
0x037C	0xE15466  	CP.B	W10, #6
0x037E	0x32FFD4  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping12
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping81:
0x0380	0xE15467  	CP.B	W10, #7
0x0382	0x32FFD5  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping13
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping82:
0x0384	0xE15468  	CP.B	W10, #8
0x0386	0x32FFD6  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping14
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping83:
0x0388	0xE15469  	CP.B	W10, #9
0x038A	0x32FFD7  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping15
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping84:
0x038C	0xE1546A  	CP.B	W10, #10
0x038E	0x32FFD8  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping16
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping85:
0x0390	0xE1546B  	CP.B	W10, #11
0x0392	0x32FFD9  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping17
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping86:
0x0394	0xE1546C  	CP.B	W10, #12
0x0396	0x32FFDA  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping18
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping87:
0x0398	0xE1546D  	CP.B	W10, #13
0x039A	0x32FFDB  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping19
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping88:
0x039C	0xE1546E  	CP.B	W10, #14
0x039E	0x32FFDC  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping20
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping89:
0x03A0	0xE1546F  	CP.B	W10, #15
0x03A2	0x32FFDD  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping21
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping90:
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,180 :: 		
0x03A4	0xE2001A  	CP0	W13
0x03A6	0x320001  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping22
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping91:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,181 :: 		
0x03A8	0x07FF2B  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping22:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,182 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping2:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,184 :: 		
0x03AA	0xE15C61  	CP.B	W11, #1
0x03AC	0x3A0075  	BRA NZ	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping23
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping92:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,185 :: 		
0x03AE	0xE2001A  	CP0	W13
0x03B0	0x320001  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping24
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping93:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,186 :: 		
0x03B2	0x070139  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping24:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,187 :: 		
0x03B4	0x370042  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping25
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,189 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping27:
0x03B6	0x206810  	MOV	#lo_addr(RPINR0+1), W0
0x03B8	0x78480A  	MOV.B	W10, [W0]
0x03BA	0x37006B  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,190 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping28:
0x03BC	0x206820  	MOV	#lo_addr(RPINR1), W0
0x03BE	0x78480A  	MOV.B	W10, [W0]
0x03C0	0x370068  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,191 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping29:
0x03C2	0x206860  	MOV	#lo_addr(RPINR3), W0
0x03C4	0x78480A  	MOV.B	W10, [W0]
0x03C6	0x370065  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,192 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping30:
0x03C8	0x206870  	MOV	#lo_addr(RPINR3+1), W0
0x03CA	0x78480A  	MOV.B	W10, [W0]
0x03CC	0x370062  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,193 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping31:
0x03CE	0x206880  	MOV	#lo_addr(RPINR4), W0
0x03D0	0x78480A  	MOV.B	W10, [W0]
0x03D2	0x37005F  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,194 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping32:
0x03D4	0x206890  	MOV	#lo_addr(RPINR4+1), W0
0x03D6	0x78480A  	MOV.B	W10, [W0]
0x03D8	0x37005C  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,195 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping33:
0x03DA	0x2068E0  	MOV	#lo_addr(RPINR7), W0
0x03DC	0x78480A  	MOV.B	W10, [W0]
0x03DE	0x370059  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,196 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping34:
0x03E0	0x2068F0  	MOV	#lo_addr(RPINR7+1), W0
0x03E2	0x78480A  	MOV.B	W10, [W0]
0x03E4	0x370056  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,197 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping35:
0x03E6	0x206940  	MOV	#lo_addr(RPINR10), W0
0x03E8	0x78480A  	MOV.B	W10, [W0]
0x03EA	0x370053  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,198 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping36:
0x03EC	0x206950  	MOV	#lo_addr(RPINR10+1), W0
0x03EE	0x78480A  	MOV.B	W10, [W0]
0x03F0	0x370050  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,199 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping37:
0x03F2	0x206960  	MOV	#lo_addr(RPINR11), W0
0x03F4	0x78480A  	MOV.B	W10, [W0]
0x03F6	0x37004D  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,200 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping38:
0x03F8	0x206A40  	MOV	#lo_addr(RPINR18), W0
0x03FA	0x78480A  	MOV.B	W10, [W0]
0x03FC	0x37004A  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,201 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping39:
0x03FE	0x206A50  	MOV	#lo_addr(RPINR18+1), W0
0x0400	0x78480A  	MOV.B	W10, [W0]
0x0402	0x370047  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,202 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping40:
0x0404	0x206A60  	MOV	#lo_addr(RPINR19), W0
0x0406	0x78480A  	MOV.B	W10, [W0]
0x0408	0x370044  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,203 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping41:
0x040A	0x206A70  	MOV	#lo_addr(RPINR19+1), W0
0x040C	0x78480A  	MOV.B	W10, [W0]
0x040E	0x370041  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,204 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping42:
0x0410	0x206A80  	MOV	#lo_addr(RPINR20), W0
0x0412	0x78480A  	MOV.B	W10, [W0]
0x0414	0x37003E  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,205 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping43:
0x0416	0x206A90  	MOV	#lo_addr(RPINR20+1), W0
0x0418	0x78480A  	MOV.B	W10, [W0]
0x041A	0x37003B  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,206 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping44:
0x041C	0x206AA0  	MOV	#lo_addr(RPINR21), W0
0x041E	0x78480A  	MOV.B	W10, [W0]
0x0420	0x370038  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,207 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping45:
0x0422	0x206AC0  	MOV	#lo_addr(RPINR22), W0
0x0424	0x78480A  	MOV.B	W10, [W0]
0x0426	0x370035  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,208 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping46:
0x0428	0x206AD0  	MOV	#lo_addr(RPINR22+1), W0
0x042A	0x78480A  	MOV.B	W10, [W0]
0x042C	0x370032  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,209 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping47:
0x042E	0x206AE0  	MOV	#lo_addr(RPINR23), W0
0x0430	0x78480A  	MOV.B	W10, [W0]
0x0432	0x37002F  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,211 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping48:
0x0434	0x206B40  	MOV	#lo_addr(RPINR26), W0
0x0436	0x78480A  	MOV.B	W10, [W0]
0x0438	0x37002C  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,214 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping25:
0x043A	0xE16460  	CP.B	W12, #0
0x043C	0x32FFBC  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping27
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping94:
0x043E	0xE16461  	CP.B	W12, #1
0x0440	0x32FFBD  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping28
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping95:
0x0442	0xE16462  	CP.B	W12, #2
0x0444	0x32FFBE  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping29
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping96:
0x0446	0xE16463  	CP.B	W12, #3
0x0448	0x32FFBF  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping30
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping97:
0x044A	0xE16464  	CP.B	W12, #4
0x044C	0x32FFC0  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping31
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping98:
0x044E	0xE16465  	CP.B	W12, #5
0x0450	0x32FFC1  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping32
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping99:
0x0452	0xE16466  	CP.B	W12, #6
0x0454	0x32FFC2  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping33
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping100:
0x0456	0xE16467  	CP.B	W12, #7
0x0458	0x32FFC3  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping34
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping101:
0x045A	0xE16468  	CP.B	W12, #8
0x045C	0x32FFC4  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping35
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping102:
0x045E	0xE16469  	CP.B	W12, #9
0x0460	0x32FFC5  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping36
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping103:
0x0462	0xE1646A  	CP.B	W12, #10
0x0464	0x32FFC6  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping37
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping104:
0x0466	0xE1646B  	CP.B	W12, #11
0x0468	0x32FFC7  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping38
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping105:
0x046A	0xE1646C  	CP.B	W12, #12
0x046C	0x32FFC8  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping39
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping106:
0x046E	0xE1646D  	CP.B	W12, #13
0x0470	0x32FFC9  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping40
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping107:
0x0472	0xE1646E  	CP.B	W12, #14
0x0474	0x32FFCA  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping41
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping108:
0x0476	0xE1646F  	CP.B	W12, #15
0x0478	0x32FFCB  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping42
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping109:
0x047A	0xE16470  	CP.B	W12, #16
0x047C	0x32FFCC  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping43
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping110:
0x047E	0xE16471  	CP.B	W12, #17
0x0480	0x32FFCD  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping44
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping111:
0x0482	0xE16472  	CP.B	W12, #18
0x0484	0x32FFCE  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping45
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping112:
0x0486	0xE16473  	CP.B	W12, #19
0x0488	0x32FFCF  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping46
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping113:
0x048A	0xE16474  	CP.B	W12, #20
0x048C	0x32FFD0  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping47
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping114:
0x048E	0xE16475  	CP.B	W12, #21
0x0490	0x32FFD1  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping48
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping115:
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,215 :: 		
0x0492	0xE2001A  	CP0	W13
0x0494	0x320001  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping49
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping116:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,216 :: 		
0x0496	0x07FEB4  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping49:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,217 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping23:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,232 :: 		
0x0498	0x370050  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping50
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,234 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping52:
0x049A	0xAE0016  	BTSS	W11, #0
0x049C	0xA902C8  	BCLR	TRISB0_bit, BitPos(TRISB0_bit+0)
0x049E	0xAF0016  	BTSC	W11, #0
0x04A0	0xA802C8  	BSET	TRISB0_bit, BitPos(TRISB0_bit+0)
0x04A2	0x37006B  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,235 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping53:
0x04A4	0xAE0016  	BTSS	W11, #0
0x04A6	0xA922C8  	BCLR	TRISB1_bit, BitPos(TRISB1_bit+0)
0x04A8	0xAF0016  	BTSC	W11, #0
0x04AA	0xA822C8  	BSET	TRISB1_bit, BitPos(TRISB1_bit+0)
0x04AC	0x370066  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,236 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping54:
0x04AE	0xAE0016  	BTSS	W11, #0
0x04B0	0xA942C8  	BCLR	TRISB2_bit, BitPos(TRISB2_bit+0)
0x04B2	0xAF0016  	BTSC	W11, #0
0x04B4	0xA842C8  	BSET	TRISB2_bit, BitPos(TRISB2_bit+0)
0x04B6	0x370061  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,237 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping55:
0x04B8	0xAE0016  	BTSS	W11, #0
0x04BA	0xA962C8  	BCLR	TRISB3_bit, BitPos(TRISB3_bit+0)
0x04BC	0xAF0016  	BTSC	W11, #0
0x04BE	0xA862C8  	BSET	TRISB3_bit, BitPos(TRISB3_bit+0)
0x04C0	0x37005C  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,238 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping56:
0x04C2	0xAE0016  	BTSS	W11, #0
0x04C4	0xA982C8  	BCLR	TRISB4_bit, BitPos(TRISB4_bit+0)
0x04C6	0xAF0016  	BTSC	W11, #0
0x04C8	0xA882C8  	BSET	TRISB4_bit, BitPos(TRISB4_bit+0)
0x04CA	0x370057  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,239 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping57:
0x04CC	0xAE0016  	BTSS	W11, #0
0x04CE	0xA9A2C8  	BCLR	TRISB5_bit, BitPos(TRISB5_bit+0)
0x04D0	0xAF0016  	BTSC	W11, #0
0x04D2	0xA8A2C8  	BSET	TRISB5_bit, BitPos(TRISB5_bit+0)
0x04D4	0x370052  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,240 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping58:
0x04D6	0xAE0016  	BTSS	W11, #0
0x04D8	0xA9C2C8  	BCLR	TRISB6_bit, BitPos(TRISB6_bit+0)
0x04DA	0xAF0016  	BTSC	W11, #0
0x04DC	0xA8C2C8  	BSET	TRISB6_bit, BitPos(TRISB6_bit+0)
0x04DE	0x37004D  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,241 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping59:
0x04E0	0xAE0016  	BTSS	W11, #0
0x04E2	0xA9E2C8  	BCLR	TRISB7_bit, BitPos(TRISB7_bit+0)
0x04E4	0xAF0016  	BTSC	W11, #0
0x04E6	0xA8E2C8  	BSET	TRISB7_bit, BitPos(TRISB7_bit+0)
0x04E8	0x370048  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,242 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping60:
0x04EA	0xAE0016  	BTSS	W11, #0
0x04EC	0xA902C9  	BCLR	TRISB8_bit, BitPos(TRISB8_bit+0)
0x04EE	0xAF0016  	BTSC	W11, #0
0x04F0	0xA802C9  	BSET	TRISB8_bit, BitPos(TRISB8_bit+0)
0x04F2	0x370043  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,243 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping61:
0x04F4	0xAE0016  	BTSS	W11, #0
0x04F6	0xA922C9  	BCLR	TRISB9_bit, BitPos(TRISB9_bit+0)
0x04F8	0xAF0016  	BTSC	W11, #0
0x04FA	0xA822C9  	BSET	TRISB9_bit, BitPos(TRISB9_bit+0)
0x04FC	0x37003E  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,244 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping62:
0x04FE	0xAE0016  	BTSS	W11, #0
0x0500	0xA942C9  	BCLR	TRISB10_bit, BitPos(TRISB10_bit+0)
0x0502	0xAF0016  	BTSC	W11, #0
0x0504	0xA842C9  	BSET	TRISB10_bit, BitPos(TRISB10_bit+0)
0x0506	0x370039  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,245 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping63:
0x0508	0xAE0016  	BTSS	W11, #0
0x050A	0xA962C9  	BCLR	TRISB11_bit, BitPos(TRISB11_bit+0)
0x050C	0xAF0016  	BTSC	W11, #0
0x050E	0xA862C9  	BSET	TRISB11_bit, BitPos(TRISB11_bit+0)
0x0510	0x370034  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,246 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping64:
0x0512	0xAE0016  	BTSS	W11, #0
0x0514	0xA982C9  	BCLR	TRISB12_bit, BitPos(TRISB12_bit+0)
0x0516	0xAF0016  	BTSC	W11, #0
0x0518	0xA882C9  	BSET	TRISB12_bit, BitPos(TRISB12_bit+0)
0x051A	0x37002F  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,247 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping65:
0x051C	0xAE0016  	BTSS	W11, #0
0x051E	0xA9A2C9  	BCLR	TRISB13_bit, BitPos(TRISB13_bit+0)
0x0520	0xAF0016  	BTSC	W11, #0
0x0522	0xA8A2C9  	BSET	TRISB13_bit, BitPos(TRISB13_bit+0)
0x0524	0x37002A  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,248 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping66:
0x0526	0xAE0016  	BTSS	W11, #0
0x0528	0xA9C2C9  	BCLR	TRISB14_bit, BitPos(TRISB14_bit+0)
0x052A	0xAF0016  	BTSC	W11, #0
0x052C	0xA8C2C9  	BSET	TRISB14_bit, BitPos(TRISB14_bit+0)
0x052E	0x370025  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,249 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping67:
0x0530	0xAE0016  	BTSS	W11, #0
0x0532	0xA9E2C9  	BCLR	TRISB15_bit, BitPos(TRISB15_bit+0)
0x0534	0xAF0016  	BTSC	W11, #0
0x0536	0xA8E2C9  	BSET	TRISB15_bit, BitPos(TRISB15_bit+0)
0x0538	0x370020  	BRA	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,251 :: 		
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping50:
0x053A	0xE15460  	CP.B	W10, #0
0x053C	0x32FFAE  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping52
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping117:
0x053E	0xE15461  	CP.B	W10, #1
0x0540	0x32FFB1  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping53
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping118:
0x0542	0xE15462  	CP.B	W10, #2
0x0544	0x32FFB4  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping54
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping119:
0x0546	0xE15463  	CP.B	W10, #3
0x0548	0x32FFB7  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping55
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping120:
0x054A	0xE15464  	CP.B	W10, #4
0x054C	0x32FFBA  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping56
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping121:
0x054E	0xE15465  	CP.B	W10, #5
0x0550	0x32FFBD  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping57
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping122:
0x0552	0xE15466  	CP.B	W10, #6
0x0554	0x32FFC0  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping58
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping123:
0x0556	0xE15467  	CP.B	W10, #7
0x0558	0x32FFC3  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping59
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping124:
0x055A	0xE15468  	CP.B	W10, #8
0x055C	0x32FFC6  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping60
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping125:
0x055E	0xE15469  	CP.B	W10, #9
0x0560	0x32FFC9  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping61
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping126:
0x0562	0xE1546A  	CP.B	W10, #10
0x0564	0x32FFCC  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping62
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping127:
0x0566	0xE1546B  	CP.B	W10, #11
0x0568	0x32FFCF  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping63
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping128:
0x056A	0xE1546C  	CP.B	W10, #12
0x056C	0x32FFD2  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping64
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping129:
0x056E	0xE1546D  	CP.B	W10, #13
0x0570	0x32FFD5  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping65
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping130:
0x0572	0xE1546E  	CP.B	W10, #14
0x0574	0x32FFD8  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping66
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping131:
0x0576	0xE1546F  	CP.B	W10, #15
0x0578	0x32FFDB  	BRA Z	L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping67
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping132:
L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51:
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,253 :: 		
0x057A	0x200FF0  	MOV	#255, W0
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,254 :: 		
L_end__PPS_Mapping:
0x057C	0xFA8000  	ULNK
0x057E	0x060000  	RETURN
; end of __Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping
_Lock_IOLOCK:
0x0200	0xFA0000  	LNK	#0
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,105 :: 		
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,106 :: 		
0x0202	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,107 :: 		
0x0204	0x200462  	MOV	#70, W2
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,108 :: 		
0x0206	0x200573  	MOV	#87, W3
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,110 :: 		
0x0208	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,111 :: 		
0x020A	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,113 :: 		
0x020C	0xA8C742  	BSET	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_p24HJ_GP_02_04_DPC28A.c,114 :: 		
L_end_Lock_IOLOCK:
0x020E	0xFA8000  	ULNK
0x0210	0x060000  	RETURN
; end of _Lock_IOLOCK
_UART1_Init:
0x0638	0xFA0008  	LNK	#8
;__Lib_UART_12_p24_p33.c,145 :: 		
;__Lib_UART_12_p24_p33.c,148 :: 		
0x063A	0x205C20  	MOV	#lo_addr(_UART1_Write), W0
0x063C	0x884050  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,149 :: 		
0x063E	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x0640	0x884060  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,150 :: 		
0x0642	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x0644	0x884030  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,151 :: 		
0x0646	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x0648	0x884040  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,156 :: 		
0x064A	0xEF2220  	CLR	U1MODE
;__Lib_UART_12_p24_p33.c,157 :: 		
0x064C	0x280000  	MOV	#32768, W0
0x064E	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_12_p24_p33.c,161 :: 		
0x0650	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_12_p24_p33.c,162 :: 		
0x0652	0x07FDE8  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0654	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,164 :: 		
0x0656	0x203E80  	MOV	#1000, W0
0x0658	0x200001  	MOV	#0, W1
0x065A	0x07FE3C  	RCALL	__Multiply_32x32
0x065C	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,166 :: 		
0x065E	0x200051  	MOV	#5, W1
0x0660	0x470060  	ADD	W14, #0, W0
0x0662	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init83:
0x0664	0xE90081  	DEC	W1, W1
0x0666	0x350003  	BRA LT	L__UART1_Init84
0x0668	0xD01810  	SL	[W0], [W0++]
0x066A	0xD29010  	RLC	[W0], [W0--]
0x066C	0x37FFFB  	BRA	L__UART1_Init83
L__UART1_Init84:
;__Lib_UART_12_p24_p33.c,168 :: 		
0x066E	0xBE9F82  	PUSH.D	W2
0x0670	0xBE9F8A  	PUSH.D	W10
0x0672	0xBE0002  	MOV.D	W2, W0
0x0674	0x90010E  	MOV	[W14+0], W2
0x0676	0x90019E  	MOV	[W14+2], W3
0x0678	0xEB0200  	CLR	W4
0x067A	0x07FE00  	RCALL	__Modulus_32x32
0x067C	0xBE054F  	POP.D	W10
0x067E	0xBE014F  	POP.D	W2
0x0680	0x980720  	MOV	W0, [W14+4]
0x0682	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,169 :: 		
0x0684	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0686	0xBE0002  	MOV.D	W2, W0
0x0688	0x90010E  	MOV	[W14+0], W2
0x068A	0x90019E  	MOV	[W14+2], W3
0x068C	0xEB0200  	CLR	W4
0x068E	0x07FDCD  	RCALL	__Divide_32x32
0x0690	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0692	0x780180  	MOV	W0, W3
0x0694	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,171 :: 		
0x0696	0x470060  	ADD	W14, #0, W0
0x0698	0x7800B0  	MOV	[W0++], W1
0x069A	0x780120  	MOV	[W0--], W2
0x069C	0xD10102  	LSR	W2, W2
0x069E	0xD38081  	RRC	W1, W1
0x06A0	0x470064  	ADD	W14, #4, W0
0x06A2	0xE10830  	CP	W1, [W0++]
0x06A4	0xE19020  	CPB	W2, [W0--]
0x06A6	0x310007  	BRA GEU	L__UART1_Init62
L__UART1_Init85:
;__Lib_UART_12_p24_p33.c,172 :: 		
0x06A8	0x418061  	ADD	W3, #1, W0
0x06AA	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x06AC	0x780280  	MOV	W0, W5
0x06AE	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x06B0	0x780105  	MOV	W5, W2
0x06B2	0x780186  	MOV	W6, W3
0x06B4	0x370002  	BRA	L_UART1_Init13
L__UART1_Init62:
;__Lib_UART_12_p24_p33.c,171 :: 		
0x06B6	0x780103  	MOV	W3, W2
0x06B8	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,172 :: 		
L_UART1_Init13:
;__Lib_UART_12_p24_p33.c,175 :: 		
; tmp start address is: 4 (W2)
0x06BA	0x718002  	IOR	W3, W2, W0
0x06BC	0x3A0032  	BRA NZ	L__UART1_Init64
L__UART1_Init86:
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,177 :: 		
0x06BE	0x07FDB2  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x06C0	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,179 :: 		
0x06C2	0x203E80  	MOV	#1000, W0
0x06C4	0x200001  	MOV	#0, W1
0x06C6	0x07FE06  	RCALL	__Multiply_32x32
0x06C8	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,181 :: 		
0x06CA	0x200031  	MOV	#3, W1
0x06CC	0x470060  	ADD	W14, #0, W0
0x06CE	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init87:
0x06D0	0xE90081  	DEC	W1, W1
0x06D2	0x350003  	BRA LT	L__UART1_Init88
0x06D4	0xD01810  	SL	[W0], [W0++]
0x06D6	0xD29010  	RLC	[W0], [W0--]
0x06D8	0x37FFFB  	BRA	L__UART1_Init87
L__UART1_Init88:
;__Lib_UART_12_p24_p33.c,183 :: 		
0x06DA	0xBE9F82  	PUSH.D	W2
0x06DC	0xBE0002  	MOV.D	W2, W0
0x06DE	0x90010E  	MOV	[W14+0], W2
0x06E0	0x90019E  	MOV	[W14+2], W3
0x06E2	0xEB0200  	CLR	W4
0x06E4	0x07FDCB  	RCALL	__Modulus_32x32
0x06E6	0xBE014F  	POP.D	W2
0x06E8	0x980720  	MOV	W0, [W14+4]
0x06EA	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,184 :: 		
0x06EC	0xBE0002  	MOV.D	W2, W0
0x06EE	0x90010E  	MOV	[W14+0], W2
0x06F0	0x90019E  	MOV	[W14+2], W3
0x06F2	0xEB0200  	CLR	W4
0x06F4	0x07FD9A  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x06F6	0x780180  	MOV	W0, W3
0x06F8	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,186 :: 		
0x06FA	0x470060  	ADD	W14, #0, W0
0x06FC	0x7800B0  	MOV	[W0++], W1
0x06FE	0x780120  	MOV	[W0--], W2
0x0700	0xD10102  	LSR	W2, W2
0x0702	0xD38081  	RRC	W1, W1
0x0704	0x470064  	ADD	W14, #4, W0
0x0706	0xE10830  	CP	W1, [W0++]
0x0708	0xE19020  	CPB	W2, [W0--]
0x070A	0x310007  	BRA GEU	L__UART1_Init63
L__UART1_Init89:
;__Lib_UART_12_p24_p33.c,187 :: 		
0x070C	0x418061  	ADD	W3, #1, W0
0x070E	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0710	0x780280  	MOV	W0, W5
0x0712	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0714	0x780105  	MOV	W5, W2
0x0716	0x780186  	MOV	W6, W3
0x0718	0x370002  	BRA	L_UART1_Init15
L__UART1_Init63:
;__Lib_UART_12_p24_p33.c,186 :: 		
0x071A	0x780103  	MOV	W3, W2
0x071C	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,187 :: 		
L_UART1_Init15:
;__Lib_UART_12_p24_p33.c,189 :: 		
; tmp start address is: 4 (W2)
0x071E	0xA86220  	BSET	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,190 :: 		
0x0720	0x370000  	BRA	L_UART1_Init14
L__UART1_Init64:
;__Lib_UART_12_p24_p33.c,175 :: 		
;__Lib_UART_12_p24_p33.c,190 :: 		
L_UART1_Init14:
;__Lib_UART_12_p24_p33.c,192 :: 		
; tmp start address is: 4 (W2)
0x0722	0x510061  	SUB	W2, #1, W0
0x0724	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0726	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,195 :: 		
0x0728	0xA92222  	BCLR	U1STA, #1
;__Lib_UART_12_p24_p33.c,197 :: 		
0x072A	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_12_p24_p33.c,198 :: 		
0x072C	0xA84223  	BSET	U1STA, #10
;__Lib_UART_12_p24_p33.c,200 :: 		
0x072E	0x07FD71  	RCALL	_Delay_100ms
0x0730	0x07FD70  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,202 :: 		
L_end_UART1_Init:
0x0732	0xFA8000  	ULNK
0x0734	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x0224	0x21CCA0  	MOV	#7370, W0
0x0226	0x200001  	MOV	#0, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x0228	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x0212	0x200028  	MOV	#2, W8
0x0214	0x2DFD07  	MOV	#57296, W7
L_Delay_100ms31:
0x0216	0xED200E  	DEC	W7
0x0218	0x3AFFFE  	BRA NZ	L_Delay_100ms31
0x021A	0xED2010  	DEC	W8
0x021C	0x3AFFFC  	BRA NZ	L_Delay_100ms31
0x021E	0x000000  	NOP
0x0220	0x000000  	NOP
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x0222	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x02D4	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x02D6	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x02D8	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x02DA	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x02DC	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x02DE	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x02E0	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x02E2	0xFA8000  	ULNK
0x02E4	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x027C	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x027E	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0280	0x0000000402D0  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x0284	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x0286	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x0288	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x028A	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x028C	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x028E	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0290	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0292	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x0294	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x0296	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x0298	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x029A	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x029C	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x029E	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x02A0	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x02A2	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x02A4	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x02A6	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x02A8	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x02AA	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x02AC	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x02AE	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x02B0	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x02B2	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x02B4	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x02B6	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x02B8	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x02BA	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x02BC	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x02BE	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x02C0	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x02C2	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x02C4	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x02C6	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x02C8	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x02CA	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x02CC	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x02CE	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x02D0	0xFA8000  	ULNK
0x02D2	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x022A	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x022C	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x022E	0x000000040278  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x0232	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x0234	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x0236	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x0238	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x023A	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x023C	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x023E	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x0240	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x0242	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x0244	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x0246	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x0248	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x024A	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x024C	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x024E	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x0250	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x0252	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x0254	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x0256	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x0258	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x025A	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x025C	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x025E	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x0260	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x0262	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x0264	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x0266	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x0268	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x026A	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x026C	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x026E	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x0270	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0272	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x0274	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x0276	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x0278	0xFA8000  	ULNK
0x027A	0x060000  	RETURN
; end of __Divide_32x32
_initialize_adc:
;POC_Monitor.c,142 :: 		void initialize_adc()
;POC_Monitor.c,144 :: 		ADC1_Init_Advanced(_ADC_10bit, _ADC_INTERNAL_REF);
0x07D0	0x781F8A  	PUSH	W10
0x07D2	0x781F8B  	PUSH	W11
0x07D4	0xEF2016  	CLR	W11
0x07D6	0xEF2014  	CLR	W10
0x07D8	0x07FEE2  	RCALL	_ADC1_Init_Advanced
;POC_Monitor.c,145 :: 		PORTA=0X0000;
0x07DA	0xEF22C2  	CLR	PORTA
;POC_Monitor.c,146 :: 		PORTB=0X0000;
0x07DC	0xEF22CA  	CLR	PORTB
;POC_Monitor.c,148 :: 		TRISB12_bit = 1;
0x07DE	0xA882C9  	BSET	TRISB12_bit, BitPos(TRISB12_bit+0)
;POC_Monitor.c,149 :: 		TRISB13_bit = 1;
0x07E0	0xA8A2C9  	BSET	TRISB13_bit, BitPos(TRISB13_bit+0)
;POC_Monitor.c,150 :: 		TRISB14_bit=0;
0x07E2	0xA9C2C9  	BCLR	TRISB14_bit, BitPos(TRISB14_bit+0)
;POC_Monitor.c,151 :: 		TRISB15_bit=0;
0x07E4	0xA9E2C9  	BCLR	TRISB15_bit, BitPos(TRISB15_bit+0)
;POC_Monitor.c,152 :: 		}
L_end_initialize_adc:
0x07E6	0x7805CF  	POP	W11
0x07E8	0x78054F  	POP	W10
0x07EA	0x060000  	RETURN
; end of _initialize_adc
_ADC1_Init_Advanced:
0x059E	0xFA0000  	LNK	#0
;__Lib_ADC_1_p24HJ_p33_2_7.c,51 :: 		
;__Lib_ADC_1_p24HJ_p33_2_7.c,52 :: 		
0x05A0	0x205800  	MOV	#lo_addr(_ADC1_Get_Sample), W0
0x05A2	0x884090  	MOV	W0, _ADC_Get_Sample_Ptr
;__Lib_ADC_1_p24HJ_p33_2_7.c,53 :: 		
0x05A4	0x200E00  	MOV	#224, W0
0x05A6	0xB7A320  	MOV	WREG, AD1CON1
;__Lib_ADC_1_p24HJ_p33_2_7.c,54 :: 		
0x05A8	0xDD50CA  	SL	W10, #10, W1
0x05AA	0x203200  	MOV	#lo_addr(AD1CON1), W0
0x05AC	0x708810  	IOR	W1, [W0], [W0]
;__Lib_ADC_1_p24HJ_p33_2_7.c,55 :: 		
0x05AE	0x2E0001  	MOV	#57344, W1
0x05B0	0x203220  	MOV	#lo_addr(AD1CON2), W0
0x05B2	0x658801  	AND	W11, W1, [W0]
;__Lib_ADC_1_p24HJ_p33_2_7.c,56 :: 		
0x05B4	0x21F3F0  	MOV	#7999, W0
0x05B6	0xB7A324  	MOV	WREG, AD1CON3
;__Lib_ADC_1_p24HJ_p33_2_7.c,57 :: 		
0x05B8	0xEF2332  	CLR	AD1CON4
;__Lib_ADC_1_p24HJ_p33_2_7.c,58 :: 		
0x05BA	0xEF2330  	CLR	AD1CSSL
;__Lib_ADC_1_p24HJ_p33_2_7.c,59 :: 		
0x05BC	0xA8E321  	BSET	AD1CON1, #15
;__Lib_ADC_1_p24HJ_p33_2_7.c,60 :: 		
L_end_ADC1_Init_Advanced:
0x05BE	0xFA8000  	ULNK
0x05C0	0x060000  	RETURN
; end of _ADC1_Init_Advanced
_get_adc:
;POC_Monitor.c,154 :: 		unsigned int get_adc(unsigned int channel)
;POC_Monitor.c,157 :: 		unsigned int adc=0;
; adc start address is: 6 (W3)
0x0826	0xEF2006  	CLR	W3
;POC_Monitor.c,159 :: 		for(x=0;x<25;x++)
; x start address is: 4 (W2)
0x0828	0xEF2004  	CLR	W2
; adc end address is: 6 (W3)
; x end address is: 4 (W2)
L_get_adc21:
; x start address is: 4 (W2)
; adc start address is: 6 (W3)
0x082A	0xE11079  	CP	W2, #25
0x082C	0x310008  	BRA GEU	L_get_adc22
L__get_adc43:
;POC_Monitor.c,161 :: 		adc =adc+ ADC1_Get_Sample(channel);
0x082E	0x07FEA8  	RCALL	_ADC1_Get_Sample
0x0830	0x418180  	ADD	W3, W0, W3
;POC_Monitor.c,162 :: 		delay_ms(10);
0x0832	0x22FFB7  	MOV	#12283, W7
L_get_adc24:
0x0834	0xED200E  	DEC	W7
0x0836	0x3AFFFE  	BRA NZ	L_get_adc24
0x0838	0x000000  	NOP
;POC_Monitor.c,159 :: 		for(x=0;x<25;x++)
0x083A	0xEC2004  	INC	W2
;POC_Monitor.c,163 :: 		}
; x end address is: 4 (W2)
0x083C	0x37FFF6  	BRA	L_get_adc21
L_get_adc22:
;POC_Monitor.c,164 :: 		adc=adc/25;
0x083E	0x200192  	MOV	#25, W2
0x0840	0x090011  	REPEAT	#17
0x0842	0xD88182  	DIV.U	W3, W2
; adc end address is: 6 (W3)
;POC_Monitor.c,165 :: 		return adc;
;POC_Monitor.c,166 :: 		}
L_end_get_adc:
0x0844	0x060000  	RETURN
; end of _get_adc
_ADC1_Get_Sample:
0x0580	0xFA0000  	LNK	#0
;__Lib_ADC_1_p24HJ_p33_2_7.c,62 :: 		
;__Lib_ADC_1_p24HJ_p33_2_7.c,64 :: 		
0x0582	0x200010  	MOV	#1, W0
0x0584	0xDD000A  	SL	W0, W10, W0
0x0586	0xEA8080  	COM	W0, W1
0x0588	0x2032C0  	MOV	#lo_addr(AD1PCFGL), W0
0x058A	0x608810  	AND	W1, [W0], [W0]
;__Lib_ADC_1_p24HJ_p33_2_7.c,66 :: 		
0x058C	0x88194A  	MOV	W10, AD1CHS0
;__Lib_ADC_1_p24HJ_p33_2_7.c,67 :: 		
0x058E	0xA82320  	BSET	AD1CON1, #1
;__Lib_ADC_1_p24HJ_p33_2_7.c,69 :: 		
L_ADC1_Get_Sample0:
0x0590	0xAF0320  	BTSC	AD1CON1, #0
0x0592	0x370001  	BRA	L_ADC1_Get_Sample1
;__Lib_ADC_1_p24HJ_p33_2_7.c,70 :: 		
0x0594	0x37FFFD  	BRA	L_ADC1_Get_Sample0
L_ADC1_Get_Sample1:
;__Lib_ADC_1_p24HJ_p33_2_7.c,71 :: 		
0x0596	0xA90320  	BCLR	AD1CON1, #0
;__Lib_ADC_1_p24HJ_p33_2_7.c,72 :: 		
0x0598	0xBF8300  	MOV	ADC1BUF0, WREG
;__Lib_ADC_1_p24HJ_p33_2_7.c,74 :: 		
L_end_ADC1_Get_Sample:
0x059A	0xFA8000  	ULNK
0x059C	0x060000  	RETURN
; end of _ADC1_Get_Sample
_IntToStr:
0x0780	0xFA0000  	LNK	#0
;__Lib_Conversions.c,146 :: 		
;__Lib_Conversions.c,152 :: 		
0x0782	0x781F8A  	PUSH	W10
; negative start address is: 8 (W4)
0x0784	0xEF2008  	CLR	W4
;__Lib_Conversions.c,153 :: 		
; inword start address is: 0 (W0)
0x0786	0x78000A  	MOV	W10, W0
;__Lib_Conversions.c,154 :: 		
0x0788	0xE15060  	CP	W10, #0
0x078A	0x3D0003  	BRA GE	L__IntToStr99
L__IntToStr133:
; inword end address is: 0 (W0)
;__Lib_Conversions.c,155 :: 		
0x078C	0x200014  	MOV	#1, W4
;__Lib_Conversions.c,156 :: 		
; inword start address is: 0 (W0)
0x078E	0x150060  	SUBR	W10, #0, W0
; inword end address is: 0 (W0)
; negative end address is: 8 (W4)
;__Lib_Conversions.c,157 :: 		
0x0790	0x370000  	BRA	L_IntToStr23
L__IntToStr99:
;__Lib_Conversions.c,154 :: 		
;__Lib_Conversions.c,157 :: 		
L_IntToStr23:
;__Lib_Conversions.c,158 :: 		
; inword start address is: 0 (W0)
; negative start address is: 8 (W4)
0x0792	0x780500  	MOV	W0, W10
; inword end address is: 0 (W0)
0x0794	0x07FF1D  	RCALL	_WordToStr
;__Lib_Conversions.c,160 :: 		
; i start address is: 6 (W3)
0x0796	0x200063  	MOV	#6, W3
; negative end address is: 8 (W4)
; i end address is: 6 (W3)
0x0798	0x780104  	MOV	W4, W2
;__Lib_Conversions.c,161 :: 		
L_IntToStr24:
; i start address is: 6 (W3)
; negative start address is: 4 (W2)
0x079A	0xE11860  	CP	W3, #0
0x079C	0x360006  	BRA LEU	L_IntToStr25
L__IntToStr134:
;__Lib_Conversions.c,162 :: 		
0x079E	0x458083  	ADD	W11, W3, W1
0x07A0	0x518061  	SUB	W3, #1, W0
0x07A2	0x458000  	ADD	W11, W0, W0
0x07A4	0x784890  	MOV.B	[W0], [W1]
;__Lib_Conversions.c,163 :: 		
0x07A6	0xED2006  	DEC	W3
;__Lib_Conversions.c,164 :: 		
; i end address is: 6 (W3)
0x07A8	0x37FFF8  	BRA	L_IntToStr24
L_IntToStr25:
;__Lib_Conversions.c,165 :: 		
0x07AA	0xB3C200  	MOV.B	#32, W0
0x07AC	0x784D80  	MOV.B	W0, [W11]
;__Lib_Conversions.c,166 :: 		
0x07AE	0xE20004  	CP0	W2
0x07B0	0x32000C  	BRA Z	L_IntToStr26
L__IntToStr135:
; negative end address is: 4 (W2)
;__Lib_Conversions.c,167 :: 		
; i start address is: 4 (W2)
0x07B2	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
;__Lib_Conversions.c,168 :: 		
L_IntToStr27:
; i start address is: 4 (W2)
0x07B4	0x458002  	ADD	W11, W2, W0
0x07B6	0x784090  	MOV.B	[W0], W1
0x07B8	0xB3C200  	MOV.B	#32, W0
0x07BA	0xE10C00  	CP.B	W1, W0
0x07BC	0x3A0002  	BRA NZ	L_IntToStr28
L__IntToStr136:
; i start address is: 4 (W2)
0x07BE	0xEC2004  	INC	W2
; i end address is: 4 (W2)
0x07C0	0x37FFF9  	BRA	L_IntToStr27
L_IntToStr28:
;__Lib_Conversions.c,169 :: 		
0x07C2	0x510061  	SUB	W2, #1, W0
; i end address is: 4 (W2)
;__Lib_Conversions.c,170 :: 		
0x07C4	0x458080  	ADD	W11, W0, W1
0x07C6	0xB3C2D0  	MOV.B	#45, W0
0x07C8	0x784880  	MOV.B	W0, [W1]
L_IntToStr26:
;__Lib_Conversions.c,171 :: 		
L_end_IntToStr:
0x07CA	0x78054F  	POP	W10
0x07CC	0xFA8000  	ULNK
0x07CE	0x060000  	RETURN
; end of _IntToStr
_WordToStr:
0x05D0	0xFA0002  	LNK	#2
;__Lib_Conversions.c,84 :: 		
;__Lib_Conversions.c,89 :: 		
; len start address is: 4 (W2)
0x05D2	0xEF2004  	CLR	W2
; len end address is: 4 (W2)
L_WordToStr6:
; len start address is: 4 (W2)
0x05D4	0xE11465  	CP.B	W2, #5
0x05D6	0x310006  	BRA GEU	L_WordToStr7
L__WordToStr122:
;__Lib_Conversions.c,90 :: 		
0x05D8	0xFB8002  	ZE	W2, W0
0x05DA	0x458080  	ADD	W11, W0, W1
0x05DC	0xB3C200  	MOV.B	#32, W0
0x05DE	0x784880  	MOV.B	W0, [W1]
;__Lib_Conversions.c,89 :: 		
0x05E0	0xEC6004  	INC.B	W2
;__Lib_Conversions.c,90 :: 		
0x05E2	0x37FFF8  	BRA	L_WordToStr6
L_WordToStr7:
;__Lib_Conversions.c,91 :: 		
0x05E4	0xFB8002  	ZE	W2, W0
0x05E6	0x458080  	ADD	W11, W0, W1
0x05E8	0xEF2000  	CLR	W0
0x05EA	0x784880  	MOV.B	W0, [W1]
; len start address is: 6 (W3)
0x05EC	0x5141E1  	SUB.B	W2, #1, W3
; len end address is: 4 (W2)
; len end address is: 6 (W3)
;__Lib_Conversions.c,93 :: 		
L_WordToStr9:
;__Lib_Conversions.c,94 :: 		
; len start address is: 6 (W3)
0x05EE	0xFB8003  	ZE	W3, W0
0x05F0	0x458000  	ADD	W11, W0, W0
0x05F2	0x980700  	MOV	W0, [W14+0]
0x05F4	0x2000A2  	MOV	#10, W2
0x05F6	0x090011  	REPEAT	#17
0x05F8	0xD88502  	DIV.U	W10, W2
0x05FA	0x200300  	MOV	#48, W0
0x05FC	0x408080  	ADD	W1, W0, W1
0x05FE	0x90000E  	MOV	[W14+0], W0
0x0600	0x784801  	MOV.B	W1, [W0]
;__Lib_Conversions.c,95 :: 		
0x0602	0x2000A2  	MOV	#10, W2
0x0604	0x090011  	REPEAT	#17
0x0606	0xD88502  	DIV.U	W10, W2
0x0608	0x780500  	MOV	W0, W10
;__Lib_Conversions.c,96 :: 		
0x060A	0xE10060  	CP	W0, #0
0x060C	0x3A0001  	BRA NZ	L_WordToStr11
L__WordToStr123:
; len end address is: 6 (W3)
;__Lib_Conversions.c,97 :: 		
0x060E	0x370002  	BRA	L_WordToStr10
L_WordToStr11:
;__Lib_Conversions.c,98 :: 		
; len start address is: 6 (W3)
0x0610	0xED6006  	DEC.B	W3
;__Lib_Conversions.c,99 :: 		
; len end address is: 6 (W3)
0x0612	0x37FFED  	BRA	L_WordToStr9
L_WordToStr10:
;__Lib_Conversions.c,100 :: 		
L_end_WordToStr:
0x0614	0xFA8000  	ULNK
0x0616	0x060000  	RETURN
; end of _WordToStr
_TrimLeft:
;POC_Monitor.c,108 :: 		void TrimLeft(char *str) {
;POC_Monitor.c,109 :: 		char count  = 1;
; count start address is: 4 (W2)
0x0758	0xB3C012  	MOV.B	#1, W2
; count end address is: 4 (W2)
;POC_Monitor.c,110 :: 		while (*str++ != 0)
L_TrimLeft16:
; count start address is: 4 (W2)
0x075A	0x78008A  	MOV	W10, W1
0x075C	0x450061  	ADD	W10, #1, W0
0x075E	0x780500  	MOV	W0, W10
0x0760	0x784011  	MOV.B	[W1], W0
0x0762	0xE10460  	CP.B	W0, #0
0x0764	0x32000C  	BRA Z	L_TrimLeft17
L__TrimLeft38:
;POC_Monitor.c,112 :: 		if (*str != 32)         // checks if whitespace is available, if available it'll remove it until no whitespace is available.
0x0766	0x78409A  	MOV.B	[W10], W1
0x0768	0xB3C200  	MOV.B	#32, W0
0x076A	0xE10C00  	CP.B	W1, W0
0x076C	0x320005  	BRA Z	L__TrimLeft26
L__TrimLeft39:
;POC_Monitor.c,114 :: 		*(str - count--) = *str;
0x076E	0xFB8002  	ZE	W2, W0
0x0770	0x550000  	SUB	W10, W0, W0
0x0772	0x78481A  	MOV.B	[W10], [W0]
; count start address is: 0 (W0)
0x0774	0x514061  	SUB.B	W2, #1, W0
; count end address is: 4 (W2)
; count end address is: 0 (W0)
;POC_Monitor.c,115 :: 		}
0x0776	0x370001  	BRA	L_TrimLeft18
L__TrimLeft26:
;POC_Monitor.c,112 :: 		if (*str != 32)         // checks if whitespace is available, if available it'll remove it until no whitespace is available.
0x0778	0x784002  	MOV.B	W2, W0
;POC_Monitor.c,115 :: 		}
L_TrimLeft18:
;POC_Monitor.c,116 :: 		count++;
; count start address is: 0 (W0)
; count start address is: 4 (W2)
0x077A	0x404161  	ADD.B	W0, #1, W2
; count end address is: 0 (W0)
;POC_Monitor.c,117 :: 		}
; count end address is: 4 (W2)
0x077C	0x37FFEE  	BRA	L_TrimLeft16
L_TrimLeft17:
;POC_Monitor.c,118 :: 		}
L_end_TrimLeft:
0x077E	0x060000  	RETURN
; end of _TrimLeft
_UART1_Write_Text:
0x0736	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,76 :: 		
;__Lib_UART_12_p24_p33.c,77 :: 		
; counter start address is: 2 (W1)
0x0738	0xEF2002  	CLR	W1
;__Lib_UART_12_p24_p33.c,79 :: 		
; data_ start address is: 0 (W0)
0x073A	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,80 :: 		
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x073C	0xE10460  	CP.B	W0, #0
0x073E	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text71:
;__Lib_UART_12_p24_p33.c,81 :: 		
0x0740	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x0742	0xFB8500  	ZE	W0, W10
0x0744	0x07FF3E  	RCALL	_UART1_Write
0x0746	0x78054F  	POP	W10
;__Lib_UART_12_p24_p33.c,82 :: 		
0x0748	0x40C061  	ADD.B	W1, #1, W0
0x074A	0x784080  	MOV.B	W0, W1
;__Lib_UART_12_p24_p33.c,83 :: 		
0x074C	0xFB8000  	ZE	W0, W0
0x074E	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0750	0x784010  	MOV.B	[W0], W0
;__Lib_UART_12_p24_p33.c,84 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x0752	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
;__Lib_UART_12_p24_p33.c,85 :: 		
L_end_UART1_Write_Text:
0x0754	0xFA8000  	ULNK
0x0756	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x05C2	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,70 :: 		
;__Lib_UART_12_p24_p33.c,71 :: 		
L_UART1_Write0:
0x05C4	0xAF0223  	BTSC	U1STA, #8
0x05C6	0x370001  	BRA	L_UART1_Write1
0x05C8	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_12_p24_p33.c,72 :: 		
0x05CA	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_12_p24_p33.c,73 :: 		
L_end_UART1_Write:
0x05CC	0xFA8000  	ULNK
0x05CE	0x060000  	RETURN
; end of _UART1_Write
0x0972	0x208001  	MOV	#lo_addr(_adc2), W1
0x0974	0x280040  	MOV	#32772, W0
0x0976	0x090002  	REPEAT	#2
0x0978	0x7818B0  	MOV	[W0++], [W1++]
0x097A	0x060000  	RETURN
_UART1_Interrupt:
0x0846	0xF80034  	PUSH	PSVPAG
0x0848	0xF80036  	PUSH	RCOUNT
0x084A	0x781F80  	PUSH	W0
0x084C	0x200020  	MOV	#2, W0
0x084E	0x09000C  	REPEAT	#12
0x0850	0x781FB0  	PUSH	[W0++]
;POC_Monitor.c,96 :: 		void UART1_Interrupt() iv IVT_ADDR_U1RXINTERRUPT
;POC_Monitor.c,98 :: 		IFS0bits.U1RXIF = 0;
0x0852	0xA96085  	BCLR	IFS0bits, #11
;POC_Monitor.c,100 :: 		if(U1STAbits.URXDA = 1)
0x0854	0xA80222  	BSET	U1STAbits, #0
0x0856	0xAE0222  	BTSS	U1STAbits, #0
0x0858	0x370005  	BRA	L_UART1_Interrupt15
;POC_Monitor.c,102 :: 		uart_rd = U1RXREG;
0x085A	0x208101  	MOV	#lo_addr(_uart_rd), W1
0x085C	0xBFC226  	MOV.B	U1RXREG, WREG
0x085E	0x784880  	MOV.B	W0, [W1]
;POC_Monitor.c,103 :: 		flag = 1;
0x0860	0x200010  	MOV	#1, W0
0x0862	0x884070  	MOV	W0, _flag
;POC_Monitor.c,104 :: 		}
L_UART1_Interrupt15:
;POC_Monitor.c,105 :: 		}
L_end_UART1_Interrupt:
0x0864	0x2001A0  	MOV	#26, W0
0x0866	0x09000C  	REPEAT	#12
0x0868	0x78104F  	POP	[W0--]
0x086A	0x78004F  	POP	W0
0x086C	0xF90036  	POP	RCOUNT
0x086E	0xF90034  	POP	PSVPAG
0x0870	0x064000  	RETFIE
; end of _UART1_Interrupt
;POC_Monitor.c,0 :: ?ICS_adc2 [2]
0x8004	0x0000 ;?ICS_adc2+0
; end of ?ICS_adc2
;POC_Monitor.c,0 :: ?ICS_state2 [2]
0x8006	0x0000 ;?ICS_state2+0
; end of ?ICS_state2
;POC_Monitor.c,0 :: ?ICS_state1 [2]
0x8008	0x0000 ;?ICS_state1+0
; end of ?ICS_state1
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [18]    _Lock_IOLOCK
0x0212      [18]    _Delay_100ms
0x0224       [6]    _Get_Fosc_kHz
0x022A      [82]    __Divide_32x32
0x027C      [88]    __Modulus_32x32
0x02D4      [18]    __Multiply_32x32
0x02E6     [666]    __Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping
0x0580      [30]    _ADC1_Get_Sample
0x059E      [36]    _ADC1_Init_Advanced
0x05C2      [14]    _UART1_Write
0x05D0      [72]    _WordToStr
0x0618      [14]    _PPS_Mapping_NoLock
0x0626      [18]    _Unlock_IOLOCK
0x0638     [254]    _UART1_Init
0x0736      [34]    _UART1_Write_Text
0x0758      [40]    _TrimLeft
0x0780      [80]    _IntToStr
0x07D0      [28]    _initialize_adc
0x07EC      [58]    _initialize_uart
0x0826      [32]    _get_adc
0x0846      [44]    _UART1_Interrupt
0x0872     [256]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x06AE       [2]    RPINR23
0x06B4       [2]    RPINR26
0x06AA       [2]    RPINR21
0x06AC       [2]    RPINR22
0x02C8       [0]    TRISB0_bit
0x02C8       [0]    TRISB3_bit
0x02C8       [0]    TRISB4_bit
0x02C8       [0]    TRISB1_bit
0x02C8       [0]    TRISB2_bit
0x0688       [2]    RPINR4
0x068E       [2]    RPINR7
0x0682       [2]    RPINR1
0x0686       [2]    RPINR3
0x0694       [2]    RPINR10
0x06A6       [2]    RPINR19
0x06A8       [2]    RPINR20
0x0696       [2]    RPINR11
0x06A4       [2]    RPINR18
0x0806       [2]    _UART_Rdy_Ptr
0x0808       [2]    _UART_Tx_Idle_Ptr
0x080A       [2]    _UART_Wr_Ptr
0x080C       [2]    _UART_Rd_Ptr
0x0220       [2]    U1MODE
0x0222       [2]    U1STAbits
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x0084       [2]    IFS0bits
0x02C8       [0]    TRISB7_bit
0x02C8       [0]    TRISB8_bit
0x02C8       [0]    TRISB5_bit
0x02C8       [0]    TRISB6_bit
0x02C8       [0]    TRISB9_bit
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x02C8       [0]    TRISB10_bit
0x02C8       [0]    TRISB11_bit
0x080E       [2]    _flag
0x0810       [1]    _uart_rd
0x02CA       [2]    PORTBbits
0x0094       [2]    IEC0bits
0x0812       [2]    _ADC_Get_Sample_Ptr
0x0811       [1]    _text
0x0814       [1]    _text1
0x02C8       [0]    TRISB12_bit
0x02C8       [0]    TRISB13_bit
0x02C2       [2]    PORTA
0x02CA       [2]    PORTB
0x02C8       [0]    TRISB14_bit
0x0816       [2]    _adc1
0x02C8       [0]    TRISB15_bit
0x032C       [2]    AD1PCFGL
0x06C4       [2]    RPOR2
0x06C6       [2]    RPOR3
0x06C0       [2]    RPOR0
0x06C2       [2]    RPOR1
0x06C8       [2]    RPOR4
0x06CE       [2]    RPOR7
0x0680       [2]    RPINR0
0x06CA       [2]    RPOR5
0x06CC       [2]    RPOR6
0x0324       [2]    AD1CON3
0x0332       [2]    AD1CON4
0x0320       [2]    AD1CON1
0x0322       [2]    AD1CON2
0x0330       [2]    AD1CSSL
0x0742       [2]    OSCCON
0x0742       [0]    IOLOCK_bit
0x0328       [2]    AD1CHS0
0x0300       [2]    ADC1BUF0
0x0800       [2]    _adc2
0x0802       [2]    _state2
0x0804       [2]    _state1
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x02C2       [2]    PORTA
0x02CA       [2]    PORTB
0x0014       [1]    FARG___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping_rp_num
0x0016       [1]    FARG___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping_input_output
0x0018       [1]    FARG___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping_funct_name
0x001A       [2]    FARG___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping_lock
0x0300       [2]    ADC1BUF0
0x0320       [2]    AD1CON1
0x0322       [2]    AD1CON2
0x0324       [2]    AD1CON3
0x0328       [2]    AD1CHS0
0x032C       [2]    AD1PCFGL
0x0330       [2]    AD1CSSL
0x0332       [2]    AD1CON4
0x0014       [2]    FARG_ADC1_Get_Sample_channel
0x0014       [2]    FARG_ADC1_Init_Advanced_AdcMode
0x0016       [2]    FARG_ADC1_Init_Advanced_Reference
0x0014       [2]    FARG_UART1_Write__data
0x0014       [2]    FARG_WordToStr_input
0x0016       [2]    FARG_WordToStr_output
0x0014       [1]    FARG_PPS_Mapping_NoLock_rp_num
0x0016       [1]    FARG_PPS_Mapping_NoLock_input_output
0x0018       [1]    FARG_PPS_Mapping_NoLock_funct_name
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0680       [2]    RPINR0
0x0682       [2]    RPINR1
0x0686       [2]    RPINR3
0x0688       [2]    RPINR4
0x068E       [2]    RPINR7
0x0694       [2]    RPINR10
0x0696       [2]    RPINR11
0x06A4       [2]    RPINR18
0x06A6       [2]    RPINR19
0x06A8       [2]    RPINR20
0x06AA       [2]    RPINR21
0x06AC       [2]    RPINR22
0x06AE       [2]    RPINR23
0x06B4       [2]    RPINR26
0x06C0       [2]    RPOR0
0x06C2       [2]    RPOR1
0x06C4       [2]    RPOR2
0x06C6       [2]    RPOR3
0x06C8       [2]    RPOR4
0x06CA       [2]    RPOR5
0x06CC       [2]    RPOR6
0x06CE       [2]    RPOR7
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0742       [2]    OSCCON
0x0014       [2]    FARG_TrimLeft_str
0x0014       [2]    FARG_IntToStr_input
0x0016       [2]    FARG_IntToStr_output
0x0014       [2]    FARG_get_adc_channel
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8004       [2]    ?ICS_adc2
0x8006       [2]    ?ICS_state2
0x8008       [2]    ?ICS_state1
//** Label List: ** 
//----------------------------------------------
  L_main0
  L_main1
  L_main2
  L_main4
  L_main6
  L_main7
  L_main8
  L_main9
  L_main10
  L_main11
  L_main12
  L_main13
  L_main14
  L_UART1_Interrupt15
  L_TrimLeft16
  L_TrimLeft17
  L_TrimLeft18
  L_initialize_uart19
  L_get_adc21
  L_get_adc22
  L_get_adc23
  L_get_adc24
  L__TrimLeft26
  L_end_main
  _main
  L__main28
  L__main29
  L__main30
  L__main31
  L__main32
  L__main33
  L__main34
  L__main_end_loop
  L_end_UART1_Interrupt
  _UART1_Interrupt
  L_end_TrimLeft
  _TrimLeft
  L__TrimLeft38
  L__TrimLeft39
  L_end_initialize_uart
  _initialize_uart
  L_end_initialize_adc
  _initialize_adc
  L_end_get_adc
  _get_adc
  L__get_adc43
  L_ADC1_Get_Sample0
  L_ADC1_Get_Sample1
  L_end_ADC1_Init
  _ADC1_Init
  L_end_ADC1_Init_Advanced
  _ADC1_Init_Advanced
  L_end_ADC1_Get_Sample
  _ADC1_Get_Sample
  L_end_ADC1_Read
  _ADC1_Read
  L_ByteToStr0
  L_ByteToStr1
  L_ByteToStr2
  L_ByteToStr3
  L_ByteToStr4
  L_ByteToStr5
  L_WordToStr6
  L_WordToStr7
  L_WordToStr8
  L_WordToStr9
  L_WordToStr10
  L_WordToStr11
  L_WordToStrWithZeros12
  L_WordToStrWithZeros13
  L_WordToStrWithZeros14
  L_WordToStrWithZeros15
  L_WordToStrWithZeros16
  L_ShortToStr17
  L_ShortToStr18
  L_ShortToStr19
  L_ShortToStr20
  L_ShortToStr21
  L_ShortToStr22
  L_IntToStr23
  L_IntToStr24
  L_IntToStr25
  L_IntToStr26
  L_IntToStr27
  L_IntToStr28
  L_IntToStrWithZeros29
  L_IntToStrWithZeros30
  L_IntToStrWithZeros31
  L_IntToStrWithZeros32
  L_IntToStrWithZeros33
  L_IntToStrWithZeros34
  L_IntToStrWithZeros35
  L_IntToStrWithZeros36
  L_IntToStrWithZeros37
  L_LongWordToStr38
  L_LongWordToStr39
  L_LongWordToStr40
  L_LongWordToStr41
  L_LongWordToStr42
  L_LongWordToStr43
  L_LongWordToStrWithZeros44
  L_LongWordToStrWithZeros45
  L_LongWordToStrWithZeros46
  L_LongWordToStrWithZeros47
  L_LongWordToStrWithZeros48
  L_LongToStr49
  L_LongToStr50
  L_LongToStr51
  L_LongToStr52
  L_LongToStr53
  L_LongToStr54
  L_LongIntToStrWithZeros55
  L_LongIntToStrWithZeros56
  L_LongIntToStrWithZeros57
  L_LongIntToStrWithZeros58
  L_LongIntToStrWithZeros59
  L_LongIntToStrWithZeros60
  L_LongIntToStrWithZeros61
  L_LongIntToStrWithZeros62
  L_LongIntToStrWithZeros63
  L_Dec2Bcd64
  L_Dec2Bcd65
  L_Rtrim66
  L_Rtrim67
  L_Rtrim68
  L_Rtrim69
  L_Ltrim70
  L_Ltrim71
  L_Ltrim72
  L_Ltrim73
  L_Ltrim74
  L_Ltrim75
  L_FloatToStr76
  L_FloatToStr77
  L_FloatToStr78
  L_FloatToStr79
  L_FloatToStr80
  L_FloatToStr81
  L_FloatToStr82
  L_FloatToStr83
  L_FloatToStr84
  L_FloatToStr85
  L_FloatToStr86
  L_FloatToStr87
  L_FloatToStr88
  L_FloatToStr89
  L_FloatToStr90
  L_FloatToStr91
  L_FloatToStr92
  L_FloatToStr93
  L_FloatToStr94
  L_FloatToStr95
  L_FloatToStr96
  L_FloatToStr97
  L__ShortToStr98
  L__IntToStr99
  L__LongToStr100
  L__Rtrim101
  L__Rtrim102
  L__Rtrim103
  L__Ltrim104
  L__Ltrim105
  L__Ltrim106
  L__Ltrim107
  L__FloatToStr108
  L__FloatToStr109
  L__FloatToStr110
  L__FloatToStr111
  L_end_ByteToHex
  _ByteToHex
  L_end_ShortToHex
  _ShortToHex
  L_end_WordToHex
  _WordToHex
  L_end_IntToHex
  _IntToHex
  L_end_LongWordToHex
  _LongWordToHex
  L_end_LongIntToHex
  _LongIntToHex
  L_end_ByteToStr
  _ByteToStr
  L__ByteToStr119
  L__ByteToStr120
  L_end_WordToStr
  _WordToStr
  L__WordToStr122
  L__WordToStr123
  L_end_WordToStrWithZeros
  _WordToStrWithZeros
  L__WordToStrWithZeros125
  L__WordToStrWithZeros126
  L_end_ShortToStr
  _ShortToStr
  L__ShortToStr128
  L__ShortToStr129
  L__ShortToStr130
  L__ShortToStr131
  L_end_IntToStr
  _IntToStr
  L__IntToStr133
  L__IntToStr134
  L__IntToStr135
  L__IntToStr136
  L_end_IntToStrWithZeros
  _IntToStrWithZeros
  L__IntToStrWithZeros138
  L__IntToStrWithZeros139
  L__IntToStrWithZeros140
  L__IntToStrWithZeros141
  L__IntToStrWithZeros142
  L_end_LongWordToStr
  _LongWordToStr
  L__LongWordToStr144
  L__LongWordToStr145
  L_end_LongWordToStrWithZeros
  _LongWordToStrWithZeros
  L__LongWordToStrWithZeros147
  L__LongWordToStrWithZeros148
  L_end_LongToStr
  _LongToStr
  L__LongToStr150
  L__LongToStr151
  L__LongToStr152
  L__LongToStr153
  L_end_LongIntToStrWithZeros
  _LongIntToStrWithZeros
  L__LongIntToStrWithZeros155
  L__LongIntToStrWithZeros156
  L__LongIntToStrWithZeros157
  L__LongIntToStrWithZeros158
  L__LongIntToStrWithZeros159
  L_end_Dec2Bcd
  _Dec2Bcd
  L__Dec2Bcd161
  L_end_Bcd2Dec
  _Bcd2Dec
  L_end_Bcd2Dec16
  _Bcd2Dec16
  L_end_Dec2Bcd16
  _Dec2Bcd16
  L_end_Rtrim
  _Rtrim
  L__Rtrim166
  L__Rtrim167
  L_end_Ltrim
  _Ltrim
  L__Ltrim169
  L__Ltrim170
  L__Ltrim171
  L_end_FloatToStr
  _FloatToStr
  L__FloatToStr173
  L__FloatToStr174
  L__FloatToStr175
  L__FloatToStr176
  L__FloatToStr177
  L__FloatToStr178
  L__FloatToStr179
  L__FloatToStr180
  L__FloatToStr181
  L__FloatToStr182
  L__FloatToStr183
  L__FloatToStr184
  L__FloatToStr185
  L__FloatToStr186
  L__FloatToStr187
  L__FloatToStr188
  L__FloatToStr189
  L__FloatToStr190
  L__FloatToStr191
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_10us11
  L_Delay_22us13
  L_Delay_50us15
  L_Delay_80us17
  L_Delay_500us19
  L_Delay_5500us21
  L_Delay_1ms23
  L_Delay_5ms25
  L_Delay_8ms27
  L_Delay_10ms29
  L_Delay_100ms31
  L_Delay_1sec33
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping0
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping1
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping2
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping3
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping4
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping5
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping6
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping7
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping8
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping9
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping10
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping11
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping12
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping13
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping14
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping15
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping16
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping17
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping18
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping19
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping20
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping21
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping22
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping23
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping24
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping25
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping26
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping27
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping28
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping29
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping30
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping31
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping32
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping33
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping34
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping35
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping36
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping37
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping38
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping39
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping40
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping41
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping42
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping43
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping44
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping45
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping46
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping47
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping48
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping49
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping50
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping51
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping52
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping53
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping54
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping55
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping56
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping57
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping58
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping59
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping60
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping61
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping62
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping63
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping64
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping65
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping66
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping67
  L_end_Unlock_IOLOCK
  _Unlock_IOLOCK
  L_end_Lock_IOLOCK
  _Lock_IOLOCK
  L_end__PPS_Mapping
  __Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping71
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping72
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping73
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping74
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping75
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping76
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping77
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping78
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping79
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping80
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping81
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping82
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping83
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping84
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping85
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping86
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping87
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping88
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping89
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping90
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping91
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping92
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping93
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping94
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping95
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping96
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping97
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping98
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping99
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping100
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping101
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping102
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping103
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping104
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping105
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping106
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping107
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping108
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping109
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping110
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping111
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping112
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping113
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping114
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping115
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping116
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping117
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping118
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping119
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping120
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping121
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping122
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping123
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping124
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping125
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping126
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping127
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping128
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping129
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping130
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping131
  L___Lib_PPS_p24HJ_GP_02_04_DPC28A__PPS_Mapping132
  L_end_PPS_Mapping
  _PPS_Mapping
  L_end_PPS_Mapping_NoLock
  _PPS_Mapping_NoLock
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART2_Write25
  L_UART2_Write26
  L_UART2_Write_Text27
  L_UART2_Write_Text28
  L_UART2_Read_Text29
  L_UART2_Read_Text30
  L_UART2_Read_Text31
  L_UART2_Read_Text32
  L_UART2_Read_Text33
  L_UART2_Read_Text34
  L_UART2_Read_Text35
  L_UART2_Read_Text36
  L_UART2_Read_Text37
  L_UART2_Init38
  L_UART2_Init39
  L_UART2_Init40
  L_UART2_Init_Advanced41
  L_UART2_Init_Advanced42
  L_UART2_Init_Advanced43
  L_UART2_Init_Advanced44
  L_UART2_Init_Advanced45
  L_UART2_Init_Advanced46
  L_UART2_Init_Advanced47
  L_UART2_Init_Advanced48
  L_UART2_Init_Advanced49
  L_UART_Write_Text50
  L_UART_Write_Text51
  L_UART_Read_Text52
  L_UART_Read_Text53
  L_UART_Read_Text54
  L_UART_Read_Text55
  L_UART_Read_Text56
  L_UART_Read_Text57
  L_UART_Read_Text58
  L_UART_Read_Text59
  L_UART_Read_Text60
  L__UART1_Read_Text61
  L__UART1_Init62
  L__UART1_Init63
  L__UART1_Init64
  L__UART2_Read_Text65
  L__UART2_Init66
  L__UART2_Init67
  L__UART2_Init68
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text71
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text75
  L__UART1_Read_Text76
  L__UART1_Read_Text77
  L__UART1_Read_Text78
  L__UART1_Read_Text79
  L__UART1_Read_Text80
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init83
  L__UART1_Init84
  L__UART1_Init85
  L__UART1_Init86
  L__UART1_Init87
  L__UART1_Init88
  L__UART1_Init89
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced91
  L__UART1_Init_Advanced92
  L__UART1_Init_Advanced93
  L__UART1_Init_Advanced94
  L__UART1_Init_Advanced95
  L__UART1_Init_Advanced96
  L__UART1_Init_Advanced97
  L__UART1_Init_Advanced98
  L__UART1_Init_Advanced99
  L__UART1_Init_Advanced100
  L__UART1_Init_Advanced101
  L__UART1_Init_Advanced102
  L__UART1_Init_Advanced103
  L__UART1_Init_Advanced104
  L__UART1_Init_Advanced105
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L__UART2_Write_Text108
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L__UART2_Read_Text112
  L__UART2_Read_Text113
  L__UART2_Read_Text114
  L__UART2_Read_Text115
  L__UART2_Read_Text116
  L__UART2_Read_Text117
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Init
  _UART2_Init
  L__UART2_Init120
  L__UART2_Init121
  L__UART2_Init122
  L__UART2_Init123
  L__UART2_Init124
  L__UART2_Init125
  L__UART2_Init126
  L_end_UART2_Init_Advanced
  _UART2_Init_Advanced
  L__UART2_Init_Advanced128
  L__UART2_Init_Advanced129
  L__UART2_Init_Advanced130
  L__UART2_Init_Advanced131
  L__UART2_Init_Advanced132
  L__UART2_Init_Advanced133
  L__UART2_Init_Advanced134
  L__UART2_Init_Advanced135
  L__UART2_Init_Advanced136
  L__UART2_Init_Advanced137
  L__UART2_Init_Advanced138
  L__UART2_Init_Advanced139
  L__UART2_Init_Advanced140
  L__UART2_Init_Advanced141
  L__UART2_Init_Advanced142
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text146
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text150
  L__UART_Read_Text151
  L__UART_Read_Text152
  L__UART_Read_Text153
  L__UART_Read_Text154
  L__UART_Read_Text155
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_main0
  L_main1
  L_main2
  L_main4
  L_main6
  L_main7
  L_main8
  L_main9
  L_main10
  L_main11
  L_main12
  L_main13
  L_main14
  L_UART1_Interrupt15
  L_TrimLeft16
  L_TrimLeft17
  L_TrimLeft18
  L_initialize_uart19
  L_get_adc21
  L_get_adc22
  L_get_adc23
  L_get_adc24
  L__TrimLeft26
  L_end_main
  _main
  L__main28
  L__main29
  L__main30
  L__main31
  L__main32
  L__main33
  L__main34
  L__main_end_loop
  L_end_UART1_Interrupt
  _UART1_Interrupt
  L_end_TrimLeft
  _TrimLeft
  L__TrimLeft38
  L__TrimLeft39
  L_end_initialize_uart
  _initialize_uart
  L_end_initialize_adc
  _initialize_adc
  L_end_get_adc
  _get_adc
  L__get_adc43
