Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 14 16:05:44 2021
| Host         : soway running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             193 |           60 |
| No           | No                    | Yes                    |             112 |           40 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              59 |           20 |
| Yes          | Yes                   | No                     |              25 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------------------+--------------------+------------------+----------------+--------------+
|     Clock Signal    |                   Enable Signal                   |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------------------------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG      | a1/trig0                                          | op_rst/new_rst     |                1 |              1 |         1.00 |
|  b1/CLK             |                                                   | op_rst/new_rst     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      | b1/cnt[6]_i_1_n_0                                 |                    |                1 |              2 |         2.00 |
|  a2/next_state      |                                                   |                    |                1 |              3 |         3.00 |
|  clkdiv_13/CLK      |                                                   |                    |                2 |              3 |         1.50 |
|  clkdiv_24/CLK      |                                                   | clear              |                2 |              4 |         2.00 |
|  clkdiv_27/CLK      |                                                   |                    |                2 |              4 |         2.00 |
|  clkdiv_27/CLK      |                                                   | cntdown[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clkdiv_26/S[0]     |                                                   |                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF           |                2 |              4 |         2.00 |
|  b1/CLK             |                                                   |                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG      | key_de/op/E[0]                                    | rst_IBUF           |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG      | b1/cnt[6]_i_1_n_0                                 | b1/cnt[5]_i_1_n_0  |                2 |              5 |         2.50 |
|  clkdiv_23/CLK      | a2/state_reg[2][0]                                | op_rst/new_rst     |                3 |              6 |         2.00 |
|  clkdiv_23/CLK      | a2/E[0]                                           | op_rst/new_rst     |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG      | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF           |                1 |              8 |         8.00 |
|  clkdiv_16/CLK      |                                                   |                    |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG      | key_de/key                                        | rst_IBUF           |                2 |             10 |         5.00 |
|  num_reg[5]_i_2_n_0 |                                                   |                    |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG      | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF           |                3 |             11 |         3.67 |
|  b1/CLK             | a2/CEA1                                           | op_rst/new_rst     |                6 |             20 |         3.33 |
|  clkdiv_26/S[0]     |                                                   | op_rst/new_rst     |               10 |             24 |         2.40 |
|  num4_next__0       |                                                   |                    |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG      |                                                   | op_rst/new_rst     |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG      |                                                   | rst_IBUF           |               23 |             62 |         2.70 |
|  clk_IBUF_BUFG      |                                                   |                    |               36 |            132 |         3.67 |
+---------------------+---------------------------------------------------+--------------------+------------------+----------------+--------------+


