
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.445710                       # Number of seconds simulated
sim_ticks                                2445710166500                       # Number of ticks simulated
final_tick                               2445710166500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 485023                       # Simulator instruction rate (inst/s)
host_op_rate                                   798703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2372449335                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670440                       # Number of bytes of host memory used
host_seconds                                  1030.88                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          265984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       534097088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534363072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       265984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532053440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532053440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             8312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16690534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16698846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16626670                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16626670                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             108755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          218381187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             218489942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        108755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           108755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       217545581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217545581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       217545581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            108755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         218381187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            436035523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16698846                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16626670                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16698846                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16626670                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1068709568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534631168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534363072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532053440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    259                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8273026                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1042019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1043603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1056758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1042200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1045906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1043822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            522024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521992                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2445697187500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16698846                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16626670                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16698586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2024898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    791.813087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   611.100155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.413381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       228433     11.28%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81170      4.01%     15.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77992      3.85%     19.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        65238      3.22%     22.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        78373      3.87%     26.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        70566      3.48%     29.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        73301      3.62%     33.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        72625      3.59%     36.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1277200     63.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2024898                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.018670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.937763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.190768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521518    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521526                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.187198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516679     99.07%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              768      0.15%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3811      0.73%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              266      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521526                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 250286517750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            563385024000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83492935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14988.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33738.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       436.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    218.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15318223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7709078                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73388.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7247050020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3851898435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             59647331520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21804206220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         122345935920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         148305864960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           9408523200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    315147768540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    108502562400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     286608440130                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1082889820125                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            442.771115                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2095914941000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  11013437750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   51951636000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1122258786750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 282562993250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  286820219250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 691103093500                       # Time in different power states
system.mem_ctrls_1.actEnergy               7210721700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3832589475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             59580579660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21801648420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118044070560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         147391936080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           9130092000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    306631914960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    101839356960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     294710627310                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1070194226775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            437.580150                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2098650719750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE  10426117750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   50118714000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1161014457750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 265211104750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  286511487250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 672428285000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4891420333                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4891420333                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          16913102                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4091.219402                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254757358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16917198                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.059075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        8178485500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4091.219402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          855                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         3076                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         288591754                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        288591754                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    156955857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156955857                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97801501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97801501                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254757358                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254757358                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254757358                       # number of overall hits
system.cpu.dcache.overall_hits::total       254757358                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       258538                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        258538                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16658660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16658660                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16917198                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16917198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16917198                       # number of overall misses
system.cpu.dcache.overall_misses::total      16917198                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  30951642000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30951642000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1423018869500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1423018869500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1453970511500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1453970511500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1453970511500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1453970511500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001644                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.145541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145541                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.062270                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062270                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.062270                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062270                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 119717.960222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 119717.960222                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85422.168980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85422.168980                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85946.296278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85946.296278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85946.296278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85946.296278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     16795597                       # number of writebacks
system.cpu.dcache.writebacks::total          16795597                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       258538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       258538                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16658660                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16658660                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16917198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16917198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16917198                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16917198                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  30693104000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30693104000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1406360209500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1406360209500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1437053313500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1437053313500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1437053313500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1437053313500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.145541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.145541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.062270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.062270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062270                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 118717.960222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 118717.960222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84422.168980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84422.168980                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84946.296278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84946.296278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84946.296278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84946.296278                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           4990286                       # number of replacements
system.cpu.icache.tags.tagsinuse           786.615892                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           670362355                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4991302                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            134.306110                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   786.615892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.768180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.768180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          744                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         680344959                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        680344959                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    670362355                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       670362355                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     670362355                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        670362355                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    670362355                       # number of overall hits
system.cpu.icache.overall_hits::total       670362355                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      4991302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4991302                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      4991302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4991302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      4991302                       # number of overall misses
system.cpu.icache.overall_misses::total       4991302                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  66620362500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  66620362500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  66620362500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  66620362500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  66620362500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  66620362500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007391                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007391                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007391                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007391                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007391                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13347.291448                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13347.291448                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13347.291448                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13347.291448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13347.291448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13347.291448                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      4990286                       # number of writebacks
system.cpu.icache.writebacks::total           4990286                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      4991302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4991302                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      4991302                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4991302                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      4991302                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4991302                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  61629060500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  61629060500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  61629060500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  61629060500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  61629060500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  61629060500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007391                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007391                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007391                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007391                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12347.291448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12347.291448                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12347.291448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12347.291448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12347.291448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12347.291448                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  16745218                       # number of replacements
system.l2.tags.tagsinuse                 32654.801254                       # Cycle average of tags in use
system.l2.tags.total_refs                    27010858                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16777986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.609899                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               11061057000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1166.140018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        377.661827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      31110.999408                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.035588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.011525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.949432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996545                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          962                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31683                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60589874                       # Number of tag accesses
system.l2.tags.data_accesses                 60589874                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     16795597                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16795597                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      4990286                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4990286                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              69025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69025                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         4982990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4982990                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         157639                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            157639                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               4982990                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                226664                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5209654                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              4982990                       # number of overall hits
system.l2.overall_hits::cpu.data               226664                       # number of overall hits
system.l2.overall_hits::total                 5209654                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16589635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16589635                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          8312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8312                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       100899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          100899                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                8312                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16690534                       # number of demand (read+write) misses
system.l2.demand_misses::total               16698846                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               8312                       # number of overall misses
system.l2.overall_misses::cpu.data           16690534                       # number of overall misses
system.l2.overall_misses::total              16698846                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1380647457000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1380647457000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1820712500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1820712500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  28650087000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28650087000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1820712500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1409297544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1411118256500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1820712500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1409297544000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1411118256500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16795597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16795597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      4990286                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4990286                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16658660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16658660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      4991302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4991302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       258538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        258538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           4991302                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16917198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21908500                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          4991302                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16917198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21908500                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.995857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995857                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001665                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.390268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.390268                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001665                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.986602                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.762209                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001665                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.986602                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.762209                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83223.498106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83223.498106                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 219046.258422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 219046.258422                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 283948.175899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 283948.175899                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 219046.258422                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84436.935571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84503.938566                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 219046.258422                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84436.935571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84503.938566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             16626670                       # number of writebacks
system.l2.writebacks::total                  16626670                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        23044                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         23044                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16589635                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16589635                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         8312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8312                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       100899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       100899                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           8312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16690534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16698846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          8312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16690534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16698846                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1214751107000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1214751107000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1737592500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1737592500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  27641097000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27641097000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1737592500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1242392204000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1244129796500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1737592500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1242392204000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1244129796500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.995857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.390268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.390268                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.986602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.762209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.986602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.762209                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73223.498106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73223.498106                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 209046.258422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 209046.258422                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 273948.175899                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 273948.175899                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 209046.258422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74436.935571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74503.938566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 209046.258422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74436.935571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74503.938566                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      33363954                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     16665108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16626670                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38438                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16589635                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16589635                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109211                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50062800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50062800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50062800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1066416512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1066416512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1066416512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16698846                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16698846    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16698846                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66617349500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54540327000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     43811888                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     21903388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         103154                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       103154                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2445710166500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5249840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33422267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4990286                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          236053                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16658660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16658660                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4991302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       258538                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     14972890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50747498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              65720388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    319410816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1078809440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1398220256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16745218                       # Total snoops (count)
system.tol2bus.snoopTraffic                 532053440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38653718                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002669                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051590                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38550564     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 103154      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38653718                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32798885500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4991302000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16917198000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
