$date
	Thu Jan  6 13:01:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_8bit_test $end
$var wire 8 ! S [7:0] $end
$var wire 1 " C_out $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 1 % C_in $end
$scope module DUT $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 1 % C_in $end
$var wire 8 ( S [7:0] $end
$var wire 1 " C_out $end
$var wire 7 ) C [6:0] $end
$scope module A0 $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 % C_in $end
$var wire 1 , C_out $end
$var wire 1 - S $end
$upscope $end
$scope module A1 $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 C_in $end
$var wire 1 1 C_out $end
$var wire 1 2 S $end
$upscope $end
$scope module A2 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C_in $end
$var wire 1 6 C_out $end
$var wire 1 7 S $end
$upscope $end
$scope module A3 $end
$var wire 1 8 A $end
$var wire 1 9 B $end
$var wire 1 : C_in $end
$var wire 1 ; C_out $end
$var wire 1 < S $end
$upscope $end
$scope module A4 $end
$var wire 1 = A $end
$var wire 1 > B $end
$var wire 1 ? C_in $end
$var wire 1 @ C_out $end
$var wire 1 A S $end
$upscope $end
$scope module A5 $end
$var wire 1 B A $end
$var wire 1 C B $end
$var wire 1 D C_in $end
$var wire 1 E C_out $end
$var wire 1 F S $end
$upscope $end
$scope module A6 $end
$var wire 1 G A $end
$var wire 1 H B $end
$var wire 1 I C_in $end
$var wire 1 J C_out $end
$var wire 1 K S $end
$upscope $end
$scope module A7 $end
$var wire 1 L A $end
$var wire 1 M B $end
$var wire 1 N C_in $end
$var wire 1 " C_out $end
$var wire 1 O S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
bx (
bx '
bx &
0%
bx $
bx #
x"
bx !
$end
#5
0A
0?
0;
1<
0:
06
17
05
01
12
0F
0K
0O
00
0D
0I
0N
0,
0@
0E
b0 )
0J
0"
b1111 !
b1111 (
1-
1+
1/
04
09
0>
0C
0H
0M
0*
0.
13
18
0=
0B
0G
0L
b11 $
b11 '
b1100 #
b1100 &
#10
