$date
	Fri Jan 10 11:39:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module fsm $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var wire 1 ! z $end
$var wire 1 $ sigma_regis $end
$var wire 1 % regis_omega $end
$scope module myOm $end
$var wire 1 ! z $end
$var wire 1 % state $end
$upscope $end
$scope module mySig $end
$var wire 1 $ new_state $end
$var wire 1 # x $end
$var wire 1 % state $end
$upscope $end
$scope module regi $end
$var wire 1 " clk $end
$var wire 1 & enable $end
$var wire 1 $ inState $end
$var reg 1 % new_state $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
x$
x#
0"
0!
$end
#1
0$
0#
#3
1"
#4
0"
#5
1$
1#
#7
0$
1!
1%
1"
#8
0"
#9
1$
0#
#11
1"
#12
0"
#13
0$
1#
#15
1$
0!
0%
1"
#16
0"
#19
0$
1!
1%
1"
#20
0"
#21
1$
0#
#23
1"
#24
0"
#27
1"
#28
0"
#31
1"
#32
0"
#35
1"
#36
0"
#39
1"
#40
0"
#41
