

================================================================
== Vitis HLS Report for 'constructPseudoHeader_512_s'
================================================================
* Date:           Tue Jul 19 06:14:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.290 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1202|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     629|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     629|    1247|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln85_fu_270_p2                |         +|   0|  0|   23|          16|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_condition_69                   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|    2|           1|           1|
    |tmp_i_nbreadreq_fu_88_p3          |       and|   0|  0|  575|           1|           0|
    |icmp_ln82_fu_252_p2               |      icmp|   0|  0|   16|          25|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |or_ln174_fu_296_p2                |        or|   0|  0|  576|         577|         576|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1202|         625|         591|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                          |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_20_reg_109  |   9|          2|  512|       1024|
    |header_idx_4                                     |   9|          2|   16|         32|
    |rxEng_ipMetaFifo_blk_n                           |   9|          2|    1|          2|
    |rxEng_pseudoHeaderFifo_blk_n                     |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  45|         10|  531|       1062|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+-----+----+-----+-----------+
    |                       Name                      |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                        |    1|   0|    1|          0|
    |ap_done_reg                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_20_reg_109  |  512|   0|  512|          0|
    |header_header_V_4                                |   96|   0|   96|          0|
    |header_idx_4                                     |   16|   0|   16|          0|
    |state_3                                          |    1|   0|    1|          0|
    |state_3_load_reg_307                             |    1|   0|    1|          0|
    +-------------------------------------------------+-----+----+-----+-----------+
    |Total                                            |  629|   0|  629|          0|
    +-------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+------+------------+----------------------------+--------------+
|           RTL Ports           | Dir | Bits |  Protocol  |        Source Object       |    C Type    |
+-------------------------------+-----+------+------------+----------------------------+--------------+
|ap_clk                         |   in|     1|  ap_ctrl_hs|  constructPseudoHeader<512>|  return value|
|ap_rst                         |   in|     1|  ap_ctrl_hs|  constructPseudoHeader<512>|  return value|
|ap_start                       |   in|     1|  ap_ctrl_hs|  constructPseudoHeader<512>|  return value|
|ap_done                        |  out|     1|  ap_ctrl_hs|  constructPseudoHeader<512>|  return value|
|ap_continue                    |   in|     1|  ap_ctrl_hs|  constructPseudoHeader<512>|  return value|
|ap_idle                        |  out|     1|  ap_ctrl_hs|  constructPseudoHeader<512>|  return value|
|ap_ready                       |  out|     1|  ap_ctrl_hs|  constructPseudoHeader<512>|  return value|
|rxEng_ipMetaFifo_dout          |   in|    96|     ap_fifo|            rxEng_ipMetaFifo|       pointer|
|rxEng_ipMetaFifo_empty_n       |   in|     1|     ap_fifo|            rxEng_ipMetaFifo|       pointer|
|rxEng_ipMetaFifo_read          |  out|     1|     ap_fifo|            rxEng_ipMetaFifo|       pointer|
|rxEng_pseudoHeaderFifo_din     |  out|  1024|     ap_fifo|      rxEng_pseudoHeaderFifo|       pointer|
|rxEng_pseudoHeaderFifo_full_n  |   in|     1|     ap_fifo|      rxEng_pseudoHeaderFifo|       pointer|
|rxEng_pseudoHeaderFifo_write   |  out|     1|     ap_fifo|      rxEng_pseudoHeaderFifo|       pointer|
+-------------------------------+-----+------+------------+----------------------------+--------------+

