m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design
Priscv_core_config_bench
Z1 w1515879439
R0
8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
l0
L1
Vmg1[mJaEB>23VVNaH]SgP0
!s100 N974k3UkFRCICK>ZJo[3m3
Z2 OV;C;10.5b;63
33
Z3 !s110 1515925888
!i10b 1
Z4 !s108 1515925888.000000
!s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!i113 1
Z5 o-quiet -2008 -work LIB_PIPELINE_BENCH
Z6 tExplicit 1 CvgOpt 0
Etb_alu
R1
Z7 D^#x9 vunit_lib 13 vunit_context 0 22 A1MU5C4TX7dH]K[HOQTSn1
Z8 DPx9 vunit_lib 7 run_pkg 0 22 :>o4znSG5`<A<F;hHMKhH1
Z9 DPx9 vunit_lib 12 run_base_pkg 0 22 KULGL@1dU0BHc9b;g7igZ0
Z10 DPx9 vunit_lib 21 run_special_types_pkg 0 22 XN>`bQV`R61M<DU>4G8]g3
Z11 DPx9 vunit_lib 13 run_types_pkg 0 22 gnB71ZYIDP@G^<`Dze<Ol0
Z12 DPx9 vunit_lib 4 path 0 22 Nc7]mO6O0HNNXT_k^Qgoe1
Z13 DPx9 vunit_lib 14 check_base_pkg 0 22 6khlF7jlG3XP5Bc9=lSF=3
Z14 DPx9 vunit_lib 23 check_special_types_pkg 0 22 >]VMHj]2_dakO@]Sz1fG81
Z15 DPx9 vunit_lib 12 log_base_pkg 0 22 egmiOA0jOkn22SNYghHMm3
Z16 DPx9 vunit_lib 7 log_pkg 0 22 J_?2_QhlQe2KAS=2e8Pa`0
Z17 DPx9 vunit_lib 18 log_formatting_pkg 0 22 d75lM?2@3AXKRIPYgPWH<2
Z18 DPx9 vunit_lib 21 log_special_types_pkg 0 22 n@GoB6`YUERo9zKGHQ[gh3
Z19 DPx9 vunit_lib 15 check_types_pkg 0 22 b]H]`_JWR;NHO0NZ^?z_>2
Z20 DPx9 vunit_lib 9 check_pkg 0 22 zYkYR9M:QdZ]9l[8]3dW]3
Z21 DPx9 vunit_lib 13 log_types_pkg 0 22 IbPmRVYKU2TLnChTMB`EL2
Z22 DPx9 vunit_lib 10 dictionary 0 22 T[>mL5_]X3QImm^UB7Y=53
Z23 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z24 DPx9 vunit_lib 4 lang 0 22 ;:Mg0N:Ff<C2R`d>MPj;Q2
Z25 DPx14 lib_core_bench 23 riscv_core_config_bench 0 22 <IWA8]9fW084SzDl:OaoS3
Z26 DPx8 lib_core 17 riscv_core_config 0 22 UgQPEIPYkJc_G<z7ZJkWN2
Z27 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z28 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z29 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z30 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z31 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z32 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd
Z33 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd
l0
L16
VU6;A_kXYO>LliU6Dl6@XW1
!s100 G[G;ke^VBDjC38PX?ZVi:0
R2
33
Z34 !s110 1515925889
!i10b 1
Z35 !s108 1515925889.000000
Z36 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd|
Z37 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd|
!i113 1
R5
R6
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 6 tb_alu 0 22 U6;A_kXYO>LliU6Dl6@XW1
l36
L20
VWllS6?Q70d9mT<naY=dXE0
!s100 A;3i0_J3AVPb_Sl>jdf6=0
R2
33
R34
!i10b 1
R35
R36
R37
!i113 1
R5
R6
Etb_decode
Z38 w1515925818
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R0
Z39 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd
Z40 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd
l0
L16
VneP>;mLU@2ZC4aKkJ4lo=1
!s100 hED33jojO][GaB3>nd7Y_1
R2
33
R34
!i10b 1
R35
Z41 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd|
Z42 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd|
!i113 1
R5
R6
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 9 tb_decode 0 22 neP>;mLU@2ZC4aKkJ4lo=1
l87
L20
V`8XI1Y7:CmI8AM3=G6LTU1
!s100 z_?M`dX_X1`W9Xm<MViO<0
R2
33
R34
!i10b 1
R35
R41
R42
!i113 1
R5
R6
Etb_demo
R1
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
Z43 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R27
R28
R29
R30
R31
R0
Z44 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd
Z45 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd
l0
L18
Va<<]]:U8b>no1nAM5TgRL1
!s100 [m6Q?j6];^WVQ@8NIBR=:2
R2
33
R34
!i10b 1
R35
Z46 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd|
Z47 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd|
!i113 1
R5
R6
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R43
R27
R28
R29
R30
R31
DEx4 work 7 tb_demo 0 22 a<<]]:U8b>no1nAM5TgRL1
l57
L22
V07b_Mjabi@QBf^PP5TdH[1
!s100 XICzN5z7:9[m]N5ZdbR]P0
R2
33
R34
!i10b 1
R35
R46
R47
!i113 1
R5
R6
Etb_execute
Z48 w1515927499
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R0
Z49 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd
Z50 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd
l0
L16
VSWPz2N`CUhDLbPm4L:]ei2
!s100 D]k@QQS]<1hzZWo0nCP[e0
R2
33
Z51 !s110 1515927502
!i10b 1
Z52 !s108 1515927502.000000
Z53 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd|
Z54 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd|
!i113 1
R5
R6
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
Z55 DEx4 work 10 tb_execute 0 22 SWPz2N`CUhDLbPm4L:]ei2
l71
L20
V3[?YV[8R9be24G7M_[?1g3
!s100 8QB;KIOMaEkcKhHGHJ;QZ1
R2
33
R51
!i10b 1
R52
R53
R54
!i113 1
R5
R6
Etb_fetch
R1
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R0
Z56 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd
Z57 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd
l0
L16
VX3N2<7Z?fze:N15`E6:Xa0
!s100 G_OfJN8adO`KgO>UWCUIA0
R2
33
R34
!i10b 1
R35
Z58 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd|
Z59 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd|
!i113 1
R5
R6
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 8 tb_fetch 0 22 X3N2<7Z?fze:N15`E6:Xa0
l52
L20
V_1]]5_LU3m6DT`:<k8kB>3
!s100 eK2_d?h4YXb`0k?MZfE:A1
R2
33
R34
!i10b 1
R35
R58
R59
!i113 1
R5
R6
Etb_memory_access
R1
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R43
R27
R28
R29
R30
R31
R0
Z60 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd
Z61 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd
l0
L18
VMH8KZlg2oNS7DDH>Fg:nm0
!s100 BNfTHi^<Ijc`j9KF99Zb<3
R2
33
R34
!i10b 1
R4
Z62 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd|
Z63 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd|
!i113 1
R5
R6
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R43
R27
R28
R29
R30
R31
DEx4 work 16 tb_memory_access 0 22 MH8KZlg2oNS7DDH>Fg:nm0
l63
L22
Vh_1JGK@SU9IYif58]Imec1
!s100 G]lCR?5V@LnJI2hVWdFGS1
R2
33
R34
!i10b 1
R4
R62
R63
!i113 1
R5
R6
Etb_pipeline
R1
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R43
R27
R28
R29
R30
R31
R0
Z64 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd
Z65 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd
l0
L18
V@zR18FEbeEcOO>9Y^:jN_0
!s100 RWZc0Th?oz2iO:ISc:HId3
R2
33
R3
!i10b 1
R4
Z66 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd|
Z67 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd|
!i113 1
R5
R6
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R43
R27
R28
R29
R30
R31
DEx4 work 11 tb_pipeline 0 22 @zR18FEbeEcOO>9Y^:jN_0
l57
L22
V0bkKX2QmVIMYa1`VmRGAP0
!s100 iFlZHekT`8^]A9M2<KgS83
R2
33
R3
!i10b 1
R4
R66
R67
!i113 1
R5
R6
Etb_reg_integer
Z68 w1515925861
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R0
Z69 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd
Z70 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd
l0
L16
V0COJoif`8E=H0lDa1nA3>1
!s100 X^zM0B4=bKBQ>=3z?HfFT2
R2
33
R3
!i10b 1
R4
Z71 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd|
Z72 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd|
!i113 1
R5
R6
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 14 tb_reg_integer 0 22 0COJoif`8E=H0lDa1nA3>1
l44
L20
VXl:@j1l0eXdDmH<V3m[_B2
!s100 I53?Im<iX^EM8b]JE>WG;1
R2
33
R3
!i10b 1
R4
R71
R72
!i113 1
R5
R6
Etb_writeback
R1
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R0
Z73 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd
Z74 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd
l0
L15
V`H[2JCJTAz?cK>U4n5m6m1
!s100 YW[M:`zFh`MPF06SEW86Y3
R2
33
R3
!i10b 1
R4
Z75 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd|
Z76 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd|
!i113 1
R5
R6
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 12 tb_writeback 0 22 `H[2JCJTAz?cK>U4n5m6m1
l58
L19
V;EV^UE`aS5RBRWV_ekb582
!s100 W0jh270IDD419F;0ZB4?c2
R2
33
R3
!i10b 1
R4
R75
R76
!i113 1
R5
R6
