
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.170183                       # Number of seconds simulated
sim_ticks                                170183312000                       # Number of ticks simulated
final_tick                               288520913000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74337                       # Simulator instruction rate (inst/s)
host_op_rate                                   135781                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              126508695                       # Simulator tick rate (ticks/s)
host_mem_usage                                2213420                       # Number of bytes of host memory used
host_seconds                                  1345.23                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     182657300                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             30848                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1090368                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1121216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        30848                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           30848                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        14144                       # Number of bytes written to this memory
system.physmem.bytes_written::total             14144                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                482                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              17037                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17519                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             221                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  221                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               181263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              6407021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6588284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          181263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             181263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks             83110                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                  83110                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks             83110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              181263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             6407021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6671394                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                           1182                       # number of replacements
system.l2.tagsinuse                      12079.838699                       # Cycle average of tags in use
system.l2.total_refs                          1366394                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17362                       # Sample count of references to valid blocks.
system.l2.avg_refs                          78.700265                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          6857.293102                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             121.774569                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            5100.771028                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.418536                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.007433                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.311326                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.737295                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                20690                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               640743                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  661433                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           716378                       # number of Writeback hits
system.l2.Writeback_hits::total                716378                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              86717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86717                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 20690                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                727460                       # number of demand (read+write) hits
system.l2.demand_hits::total                   748150                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                20690                       # number of overall hits
system.l2.overall_hits::cpu.data               727460                       # number of overall hits
system.l2.overall_hits::total                  748150                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                482                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               7512                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7994                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             9525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9525                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 482                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               17037                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17519                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                482                       # number of overall misses
system.l2.overall_misses::cpu.data              17037                       # number of overall misses
system.l2.overall_misses::total                 17519                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     25622500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    391303500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       416926000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    497741000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     497741000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      25622500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     889044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        914667000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     25622500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    889044500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       914667000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            21172                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           648255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              669427                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       716378                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            716378                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          96242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96242                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             21172                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            744497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               765669                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            21172                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           744497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              765669                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.022766                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.011588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.011942                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.098969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.098969                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.022766                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.022884                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022881                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.022766                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.022884                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022881                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53158.713693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52090.455272                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52154.866150                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52256.272966                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52256.272966                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53158.713693                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52183.160181                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52210.000571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53158.713693                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52183.160181                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52210.000571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  221                       # number of writebacks
system.l2.writebacks::total                       221                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           482                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          7512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7994                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         9525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9525                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          17037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17519                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         17037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17519                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19738500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    300654000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    320392500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    382633500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    382633500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19738500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    683287500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    703026000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19738500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    683287500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    703026000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.022766                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.011588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.011942                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.098969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.098969                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.022766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.022884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.022766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.022884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022881                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40951.244813                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40023.162939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40079.121841                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40171.496063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40171.496063                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40951.244813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40106.092622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40129.345282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40951.244813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40106.092622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40129.345282                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                15069084                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15069084                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            782145                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7815636                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7274761                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.079578                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   38                       # Number of system calls
system.cpu.numCycles                        340366624                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16569771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      116857845                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15069084                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7274761                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     222847354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                32158503                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               69538982                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15466111                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 76783                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          340332465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.634558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.481554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                124371816     36.54%     36.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                215960649     63.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            340332465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.044273                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.343329                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 38615572                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              54803070                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 206164285                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               9373170                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               31376358                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              215537465                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               31376358                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 47416945                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                46352951                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1066                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 196881884                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              18303252                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              215185104                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                1098987                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 82507                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           234966428                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             502667041                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        289442364                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         213224677                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             200376902                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 34589445                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 42                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             41                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18303220                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26874412                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8676948                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                20                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               16                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  214032910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  62                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 183760276                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          11134535                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        31186617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     65135963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             24                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     340332465                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.539943                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.498402                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           156572189     46.01%     46.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           183760276     53.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       340332465                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            412496      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              93748656     51.02%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            59254833     32.25%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22324721     12.15%     95.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8019570      4.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              183760276                       # Type of FU issued
system.cpu.iq.rate                           0.539889                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          565321751                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         133345863                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    109069836                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           153665800                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          111873726                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     74474124                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              108857873                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                74489907                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           745869                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4663720                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       662792                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1500                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               31376358                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                17459594                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                896553                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           214032972                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5944                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26874412                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8676948                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 42                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         614314                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       167831                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               782145                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             183628576                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22291187                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            131699                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     30309483                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13608786                       # Number of branches executed
system.cpu.iew.exec_stores                    8018296                       # Number of stores executed
system.cpu.iew.exec_rate                     0.539502                       # Inst execution rate
system.cpu.iew.wb_sent                      183548076                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     183543960                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 141523662                       # num instructions producing a value
system.cpu.iew.wb_consumers                 241568676                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.539254                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.585853                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        31375610                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            782145                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    308956107                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.591208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.491611                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    126298807     40.88%     40.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    182657300     59.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    308956107                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              182657300                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30224835                       # Number of memory references committed
system.cpu.commit.loads                      22210682                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   13608786                       # Number of branches committed
system.cpu.commit.fp_insts                   74085205                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 125498793                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             182657300                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    340331717                       # The number of ROB reads
system.cpu.rob.rob_writes                   459442242                       # The number of ROB writes
system.cpu.timesIdled                            1523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     182657300                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.403666                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.403666                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.293801                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.293801                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                245552595                       # number of integer regfile reads
system.cpu.int_regfile_writes               132079851                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 124980144                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 69453340                       # number of floating regfile writes
system.cpu.misc_regfile_reads                64042876                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  20793                       # number of replacements
system.cpu.icache.tagsinuse                339.923535                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15444912                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  21172                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 729.497072                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     339.923535                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.663913                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.663913                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15444912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15444912                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15444912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15444912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15444912                       # number of overall hits
system.cpu.icache.overall_hits::total        15444912                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        21199                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21199                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        21199                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21199                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        21199                       # number of overall misses
system.cpu.icache.overall_misses::total         21199                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    297059000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    297059000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    297059000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    297059000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    297059000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    297059000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15466111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15466111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15466111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15466111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15466111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15466111                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001371                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001371                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001371                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001371                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001371                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001371                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14012.877966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14012.877966                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14012.877966                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14012.877966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14012.877966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14012.877966                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        21172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21172                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        21172                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21172                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        21172                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21172                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    253696500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    253696500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    253696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    253696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    253696500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    253696500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001369                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001369                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11982.642169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11982.642169                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11982.642169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11982.642169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11982.642169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11982.642169                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 743985                       # number of replacements
system.cpu.dcache.tagsinuse                504.469955                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28813464                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 744497                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  38.701921                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           126073638000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     504.469955                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.985293                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.985293                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20895553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20895553                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7917911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7917911                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      28813464                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28813464                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28813464                       # number of overall hits
system.cpu.dcache.overall_hits::total        28813464                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       648262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        648262                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        96242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        96242                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       744504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         744504                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       744504                       # number of overall misses
system.cpu.dcache.overall_misses::total        744504                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8743653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8743653500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1653640000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1653640000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  10397293500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10397293500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  10397293500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10397293500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21543815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21543815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29557968                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29557968                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29557968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29557968                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.030090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030090                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012009                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025188                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025188                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13487.839022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13487.839022                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17182.103448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17182.103448                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13965.396425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13965.396425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13965.396425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13965.396425                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       716378                       # number of writebacks
system.cpu.dcache.writebacks::total            716378                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            7                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       648255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       648255                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        96242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96242                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       744497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       744497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       744497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       744497                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7447004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7447004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1461156000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1461156000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8908160500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8908160500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8908160500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8908160500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025188                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025188                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025188                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025188                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11487.770245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11487.770245                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15182.103448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15182.103448                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11965.341029                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11965.341029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11965.341029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11965.341029                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
