###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:27:15 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [3]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.693
= Slack Time                   -0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.793 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.793 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.793 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.793 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.793 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.651 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.318 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.246 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.216 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.231 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.266 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.310 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.441 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.665 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.723 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    0.802 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    0.843 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    0.869 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    0.949 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    0.991 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.438 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.636 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    1.756 | 
     | U1484                           | A v -> Y v          | AND2X1  | 0.102 | 0.114 |   2.662 |    1.870 | 
     | U3587                           | A v -> Y ^          | INVX1   | 0.647 | 0.434 |   3.097 |    2.304 | 
     | U4354                           | B ^ -> Y v          | AOI22X1 | 0.231 | 0.204 |   3.301 |    2.508 | 
     | U2557                           | A v -> Y v          | BUFX2   | 0.076 | 0.082 |   3.383 |    2.590 | 
     | U4355                           | B v -> Y ^          | NAND3X1 | 0.415 | 0.293 |   3.676 |    2.883 | 
     |                                 | \xgmii_tx.TXD [3] ^ |         | 0.415 | 0.017 |   3.693 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [0]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.688
= Slack Time                   -0.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.788 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.788 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.788 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.788 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.788 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.646 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.313 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.242 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.221 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.236 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.271 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.314 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.445 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.670 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.727 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    0.807 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    0.848 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    0.873 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    0.954 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    0.995 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.443 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.640 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    1.761 | 
     | U1484                           | A v -> Y v          | AND2X1  | 0.102 | 0.114 |   2.662 |    1.874 | 
     | U3587                           | A v -> Y ^          | INVX1   | 0.647 | 0.434 |   3.097 |    2.308 | 
     | U4328                           | B ^ -> Y v          | AOI22X1 | 0.224 | 0.201 |   3.298 |    2.510 | 
     | U2452                           | A v -> Y v          | BUFX2   | 0.075 | 0.086 |   3.384 |    2.596 | 
     | U4339                           | A v -> Y ^          | NAND3X1 | 0.400 | 0.289 |   3.673 |    2.884 | 
     |                                 | \xgmii_tx.TXD [0] ^ |         | 0.400 | 0.016 |   3.688 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [2]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.679
= Slack Time                   -0.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.779 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.779 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.779 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.779 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.779 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.637 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.304 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.232 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.230 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.245 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.280 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.324 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.455 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.679 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.737 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    0.816 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    0.857 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    0.883 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    0.963 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    1.005 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.453 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.650 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    1.770 | 
     | U1484                           | A v -> Y v          | AND2X1  | 0.102 | 0.114 |   2.662 |    1.884 | 
     | U3587                           | A v -> Y ^          | INVX1   | 0.647 | 0.434 |   3.097 |    2.318 | 
     | U4349                           | B ^ -> Y v          | AOI22X1 | 0.231 | 0.199 |   3.295 |    2.517 | 
     | U2556                           | A v -> Y v          | BUFX2   | 0.074 | 0.079 |   3.374 |    2.595 | 
     | U4350                           | B v -> Y ^          | NAND3X1 | 0.408 | 0.288 |   3.662 |    2.884 | 
     |                                 | \xgmii_tx.TXD [2] ^ |         | 0.408 | 0.016 |   3.679 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [4]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.675
= Slack Time                   -0.775
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.775 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.775 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.775 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.775 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.775 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.634 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.301 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.229 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.234 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.249 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.284 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.327 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.458 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.683 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.740 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    0.820 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    0.861 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    0.886 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    0.966 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    1.008 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.456 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.653 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    1.774 | 
     | U1484                           | A v -> Y v          | AND2X1  | 0.102 | 0.114 |   2.662 |    1.887 | 
     | U3587                           | A v -> Y ^          | INVX1   | 0.647 | 0.434 |   3.097 |    2.321 | 
     | U4359                           | B ^ -> Y v          | AOI22X1 | 0.234 | 0.198 |   3.294 |    2.519 | 
     | U2558                           | A v -> Y v          | BUFX2   | 0.075 | 0.079 |   3.374 |    2.598 | 
     | U4360                           | B v -> Y ^          | NAND3X1 | 0.403 | 0.286 |   3.660 |    2.884 | 
     |                                 | \xgmii_tx.TXD [4] ^ |         | 0.403 | 0.016 |   3.675 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [6]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.663
= Slack Time                   -0.763
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.763 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.763 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.763 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.763 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.763 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.621 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.288 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.217 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.246 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.261 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.296 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.340 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.470 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.695 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.753 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    0.832 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    0.873 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    0.898 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    0.979 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    1.020 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.468 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.665 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    1.786 | 
     | U1484                           | A v -> Y v          | AND2X1  | 0.102 | 0.114 |   2.662 |    1.899 | 
     | U3587                           | A v -> Y ^          | INVX1   | 0.647 | 0.434 |   3.097 |    2.334 | 
     | U4366                           | B ^ -> Y v          | AOI22X1 | 0.236 | 0.211 |   3.307 |    2.544 | 
     | U2460                           | A v -> Y v          | BUFX2   | 0.078 | 0.082 |   3.389 |    2.626 | 
     | U4370                           | A v -> Y ^          | NAND3X1 | 0.356 | 0.261 |   3.650 |    2.887 | 
     |                                 | \xgmii_tx.TXD [6] ^ |         | 0.356 | 0.013 |   3.663 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [7]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.661
= Slack Time                   -0.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.761 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.761 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.761 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.761 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.761 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.619 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.286 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.215 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.248 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.263 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.298 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.342 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.472 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.697 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.755 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    0.834 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    0.875 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    0.900 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    0.981 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    1.022 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.470 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.667 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    1.788 | 
     | U1484                           | A v -> Y v          | AND2X1  | 0.102 | 0.114 |   2.662 |    1.902 | 
     | U3587                           | A v -> Y ^          | INVX1   | 0.647 | 0.434 |   3.097 |    2.336 | 
     | U4371                           | B ^ -> Y v          | AOI22X1 | 0.232 | 0.207 |   3.303 |    2.543 | 
     | U2462                           | A v -> Y v          | BUFX2   | 0.075 | 0.080 |   3.383 |    2.623 | 
     | U4375                           | A v -> Y ^          | NAND3X1 | 0.363 | 0.264 |   3.647 |    2.886 | 
     |                                 | \xgmii_tx.TXD [7] ^ |         | 0.363 | 0.014 |   3.661 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [5]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.600
= Slack Time                   -0.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.700 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.700 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.700 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.700 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.700 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.558 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.225 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.154 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.309 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.324 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.359 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.402 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.533 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.758 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.815 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    0.895 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    0.936 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    0.961 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    1.042 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    1.083 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.531 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.728 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    1.849 | 
     | U1484                           | A v -> Y v          | AND2X1  | 0.102 | 0.114 |   2.662 |    1.962 | 
     | U3587                           | A v -> Y ^          | INVX1   | 0.647 | 0.434 |   3.097 |    2.396 | 
     | U4361                           | B ^ -> Y v          | AOI22X1 | 0.235 | 0.210 |   3.307 |    2.606 | 
     | U2458                           | A v -> Y v          | BUFX2   | 0.077 | 0.080 |   3.387 |    2.687 | 
     | U4365                           | A v -> Y ^          | NAND3X1 | 0.269 | 0.206 |   3.593 |    2.893 | 
     |                                 | \xgmii_tx.TXD [5] ^ |         | 0.269 | 0.007 |   3.600 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [1]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.586
= Slack Time                   -0.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.686 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.686 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.686 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.686 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.686 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.545 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.212 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.140 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.323 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.338 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.372 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.416 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.547 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.771 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.829 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    0.908 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    0.950 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    0.975 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    1.055 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    1.097 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.545 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.742 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    1.862 | 
     | U1484                           | A v -> Y v          | AND2X1  | 0.102 | 0.114 |   2.662 |    1.976 | 
     | U3587                           | A v -> Y ^          | INVX1   | 0.647 | 0.434 |   3.097 |    2.410 | 
     | U4340                           | B ^ -> Y v          | AOI22X1 | 0.218 | 0.212 |   3.308 |    2.622 | 
     | U2453                           | A v -> Y v          | BUFX2   | 0.067 | 0.080 |   3.388 |    2.702 | 
     | U4345                           | A v -> Y ^          | NAND3X1 | 0.250 | 0.192 |   3.581 |    2.894 | 
     |                                 | \xgmii_tx.TXD [1] ^ |         | 0.250 | 0.006 |   3.586 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [18]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.549
= Slack Time                   -0.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.649 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.649 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.649 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.649 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.649 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.021 | 0.134 |   0.134 |   -0.515 | 
     | U3606                           | A v -> Y ^           | INVX1   | 0.891 | 0.524 |   0.658 |    0.009 | 
     | U1670                           | A ^ -> Y ^           | OR2X1   | 0.054 | 0.074 |   0.732 |    0.083 | 
     | U3607                           | A ^ -> Y v           | INVX1   | 0.429 | 0.300 |   1.032 |    0.383 | 
     | U3599                           | B v -> Y v           | AND2X1  | 0.251 | 0.289 |   1.320 |    0.671 | 
     | U3677                           | A v -> Y ^           | INVX1   | 0.804 | 0.596 |   1.917 |    1.268 | 
     | U3689                           | A ^ -> Y v           | NAND3X1 | 0.212 | 0.174 |   2.091 |    1.442 | 
     | U2833                           | A v -> Y v           | BUFX2   | 0.072 | 0.095 |   2.186 |    1.537 | 
     | U4235                           | A v -> Y ^           | INVX4   | 0.633 | 0.202 |   2.388 |    1.739 | 
     | U4431                           | D ^ -> Y v           | AOI22X1 | 0.235 | 0.317 |   2.705 |    2.056 | 
     | U2568                           | A v -> Y v           | BUFX2   | 0.079 | 0.083 |   2.789 |    2.140 | 
     | U4432                           | B v -> Y ^           | NAND3X1 | 0.070 | 0.076 |   2.865 |    2.216 | 
     | U3368                           | A ^ -> Y v           | INVX1   | 0.026 | 0.045 |   2.910 |    2.261 | 
     | U2106                           | A v -> Y v           | AND2X1  | 0.018 | 0.037 |   2.947 |    2.298 | 
     | U2105                           | A v -> Y ^           | INVX1   | 0.478 | 0.013 |   2.960 |    2.311 | 
     | U1661                           | B ^ -> Y ^           | AND2X1  | 0.224 | 0.143 |   3.103 |    2.454 | 
     | U1662                           | A ^ -> Y v           | INVX1   | 0.064 | 0.124 |   3.227 |    2.578 | 
     | U4434                           | B v -> Y ^           | NAND3X1 | 0.435 | 0.304 |   3.531 |    2.882 | 
     |                                 | \xgmii_tx.TXD [18] ^ |         | 0.435 | 0.019 |   3.549 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [46]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.527
= Slack Time                   -0.627
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.627 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.459 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.322 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.231 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.173 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.091 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.067 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.255 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.368 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.463 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.549 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.618 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.686 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.699 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.917 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.399 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.648 | 
     | \tx_core/axi_master /U3254                        | S ^ -> Y ^                     | MUX2X1  | 0.454 | 1.247 |   3.521 |    2.894 | 
     |                                                   | \memif_pdfifo0.f0_wdata [46] ^ |         | 0.454 | 0.006 |   3.527 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [49]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.513
= Slack Time                   -0.613
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.613 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.613 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.613 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.613 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.613 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.446 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.309 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.218 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.160 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.078 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.080 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.268 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.381 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.476 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.563 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.631 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.699 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.712 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.930 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.412 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.661 | 
     | \tx_core/axi_master /U3260                        | S ^ -> Y ^                     | MUX2X1  | 0.443 | 1.234 |   3.508 |    2.895 | 
     |                                                   | \memif_pdfifo0.f0_wdata [49] ^ |         | 0.443 | 0.005 |   3.513 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [32]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.507
= Slack Time                   -0.607
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.607 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.607 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.607 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.607 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.607 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.440 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.302 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.211 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.153 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.072 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.086 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.275 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.388 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.482 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.569 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.638 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.706 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.718 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.937 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.418 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.667 | 
     | \tx_core/axi_master /U3226                        | S ^ -> Y ^                     | MUX2X1  | 0.435 | 1.228 |   3.502 |    2.895 | 
     |                                                   | \memif_pdfifo0.f0_wdata [32] ^ |         | 0.435 | 0.005 |   3.507 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [43]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.502
= Slack Time                   -0.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.602 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.602 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.602 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.602 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.602 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.435 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.297 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.206 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.148 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.067 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.091 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.280 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.393 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.487 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.574 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.643 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.711 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.723 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.942 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.423 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.672 | 
     | \tx_core/axi_master /U3248                        | S ^ -> Y ^                     | MUX2X1  | 0.405 | 1.224 |   3.499 |    2.897 | 
     |                                                   | \memif_pdfifo0.f0_wdata [43] ^ |         | 0.405 | 0.003 |   3.502 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [42]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.502
= Slack Time                   -0.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.602 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.602 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.602 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.602 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.602 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.434 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.297 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.206 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.148 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.066 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.092 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.280 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.393 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.488 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.574 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.643 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.711 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.724 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.942 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.424 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.673 | 
     | \tx_core/axi_master /U3246                        | S ^ -> Y ^                     | MUX2X1  | 0.390 | 1.224 |   3.499 |    2.897 | 
     |                                                   | \memif_pdfifo0.f0_wdata [42] ^ |         | 0.390 | 0.003 |   3.502 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [40]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.497
= Slack Time                   -0.597
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.597 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.597 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.597 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.597 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.597 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.430 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.292 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.201 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.143 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.061 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.096 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.285 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.398 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.493 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.579 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.648 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.716 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.729 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.947 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.428 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.678 | 
     | \tx_core/axi_master /U3242                        | S ^ -> Y ^                     | MUX2X1  | 0.425 | 1.218 |   3.493 |    2.896 | 
     |                                                   | \memif_pdfifo0.f0_wdata [40] ^ |         | 0.425 | 0.004 |   3.497 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [58]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.486
= Slack Time                   -0.586
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.586 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.586 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.586 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.586 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.586 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.419 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.281 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.190 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.132 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.051 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.107 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.296 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.409 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.504 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.590 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.659 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.727 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.739 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.958 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.439 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.689 | 
     | \tx_core/axi_master /U3278                        | S ^ -> Y ^                     | MUX2X1  | 0.373 | 1.209 |   3.484 |    2.898 | 
     |                                                   | \memif_pdfifo0.f0_wdata [58] ^ |         | 0.373 | 0.002 |   3.486 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [45]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.479
= Slack Time                   -0.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.579 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.579 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.579 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.579 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.579 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.412 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.275 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.184 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.126 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.044 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.114 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.302 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.415 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.510 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.597 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.666 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.733 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.746 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.964 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.446 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.695 | 
     | \tx_core/axi_master /U3252                        | S ^ -> Y ^                     | MUX2X1  | 0.372 | 1.203 |   3.477 |    2.898 | 
     |                                                   | \memif_pdfifo0.f0_wdata [45] ^ |         | 0.372 | 0.002 |   3.479 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [10]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.478
= Slack Time                   -0.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.578 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.578 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.578 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.578 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.578 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^         | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.436 | 
     | U3606                           | A ^ -> Y v           | INVX1   | 0.558 | 0.333 |   0.475 |   -0.103 | 
     | U1670                           | A v -> Y v           | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.032 | 
     | U3607                           | A v -> Y ^           | INVX1   | 0.691 | 0.463 |   1.009 |    0.431 | 
     | U3562                           | A ^ -> Y ^           | AND2X1  | 0.071 | 0.015 |   1.024 |    0.446 | 
     | U2940                           | A ^ -> Y ^           | AND2X1  | 0.020 | 0.035 |   1.059 |    0.481 | 
     | U2941                           | A ^ -> Y v           | INVX1   | 0.048 | 0.044 |   1.103 |    0.525 | 
     | U1445                           | A v -> Y v           | OR2X1   | 0.128 | 0.131 |   1.233 |    0.655 | 
     | U4237                           | A v -> Y ^           | INVX1   | 0.272 | 0.224 |   1.458 |    0.880 | 
     | U4241                           | A ^ -> Y v           | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.938 | 
     | U2935                           | A v -> Y v           | BUFX2   | 0.047 | 0.079 |   1.595 |    1.017 | 
     | U4322                           | C v -> Y ^           | OAI21X1 | 0.045 | 0.041 |   1.636 |    1.058 | 
     | U4323                           | C ^ -> Y v           | AOI21X1 | 0.114 | 0.025 |   1.661 |    1.083 | 
     | U2853                           | A v -> Y v           | BUFX2   | 0.049 | 0.081 |   1.742 |    1.164 | 
     | U4324                           | A v -> Y v           | AND2X1  | 0.019 | 0.042 |   1.783 |    1.205 | 
     | U4325                           | A v -> Y ^           | INVX1   | 0.725 | 0.448 |   2.231 |    1.653 | 
     | U4326                           | C ^ -> Y v           | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.850 | 
     | U2839                           | A v -> Y v           | BUFX2   | 0.113 | 0.121 |   2.549 |    1.971 | 
     | U4376                           | A v -> Y ^           | INVX1   | 0.509 | 0.361 |   2.910 |    2.332 | 
     | U4391                           | B ^ -> Y v           | AOI22X1 | 0.236 | 0.165 |   3.075 |    2.497 | 
     | U2561                           | A v -> Y v           | BUFX2   | 0.082 | 0.086 |   3.161 |    2.583 | 
     | U4392                           | B v -> Y ^           | NAND3X1 | 0.421 | 0.299 |   3.460 |    2.882 | 
     |                                 | \xgmii_tx.TXD [10] ^ |         | 0.421 | 0.018 |   3.478 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [48]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.476
= Slack Time                   -0.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.576 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.576 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.576 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.576 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.576 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.408 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.271 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.180 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.122 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.040 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.118 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.306 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.419 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.514 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.600 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.669 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.737 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.750 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.968 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.450 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.699 | 
     | \tx_core/axi_master /U3258                        | S ^ -> Y ^                     | MUX2X1  | 0.356 | 1.199 |   3.474 |    2.898 | 
     |                                                   | \memif_pdfifo0.f0_wdata [48] ^ |         | 0.356 | 0.002 |   3.476 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [47]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.475
= Slack Time                   -0.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.575 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.575 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.575 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.575 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.575 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.408 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.270 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.179 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.122 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.040 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.118 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.307 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.419 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.514 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.601 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.670 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.737 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.750 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.968 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.450 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.699 | 
     | \tx_core/axi_master /U3256                        | S ^ -> Y ^                     | MUX2X1  | 0.366 | 1.199 |   3.473 |    2.898 | 
     |                                                   | \memif_pdfifo0.f0_wdata [47] ^ |         | 0.366 | 0.002 |   3.475 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [63]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.474
= Slack Time                   -0.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.574 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.574 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.574 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.574 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.574 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.407 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.269 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.178 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.120 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.039 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.119 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.308 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.421 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.515 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.602 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.671 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.739 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.751 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.970 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.451 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.700 | 
     | \tx_core/axi_master /U3288                        | S ^ -> Y ^                     | MUX2X1  | 0.401 | 1.196 |   3.471 |    2.897 | 
     |                                                   | \memif_pdfifo0.f0_wdata [63] ^ |         | 0.401 | 0.003 |   3.474 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [8]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.474
= Slack Time                   -0.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.574 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.574 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.574 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.574 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.574 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.432 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.099 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |   -0.028 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.435 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.450 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.485 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.529 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.660 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.884 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.942 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    1.021 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    1.062 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    1.087 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    1.168 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    1.210 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.657 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.854 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    1.975 | 
     | U4376                           | A v -> Y ^          | INVX1   | 0.509 | 0.361 |   2.910 |    2.336 | 
     | U4377                           | B ^ -> Y v          | AOI22X1 | 0.229 | 0.160 |   3.070 |    2.496 | 
     | U2464                           | A v -> Y v          | BUFX2   | 0.074 | 0.081 |   3.151 |    2.577 | 
     | U4382                           | A v -> Y ^          | NAND3X1 | 0.428 | 0.305 |   3.455 |    2.881 | 
     |                                 | \xgmii_tx.TXD [8] ^ |         | 0.428 | 0.019 |   3.474 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [39]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.471
= Slack Time                   -0.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.571 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.571 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.571 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.571 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.571 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.404 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.267 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.176 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.118 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.036 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.122 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.310 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.423 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.518 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.605 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.673 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.741 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.754 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.972 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.454 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.703 | 
     | \tx_core/axi_master /U3240                        | S ^ -> Y ^                     | MUX2X1  | 0.357 | 1.195 |   3.470 |    2.898 | 
     |                                                   | \memif_pdfifo0.f0_wdata [39] ^ |         | 0.357 | 0.002 |   3.471 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [51]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.469
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.569 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.569 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.569 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.569 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.569 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.402 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.265 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.174 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.116 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.034 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.124 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.312 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.425 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.520 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.607 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.675 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.743 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.756 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.974 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.456 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.705 | 
     | \tx_core/axi_master /U3264                        | S ^ -> Y ^                     | MUX2X1  | 0.356 | 1.193 |   3.468 |    2.898 | 
     |                                                   | \memif_pdfifo0.f0_wdata [51] ^ |         | 0.356 | 0.002 |   3.469 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [38]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.468
= Slack Time                   -0.568
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.568 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.568 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.568 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.568 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.568 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.400 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.263 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.172 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.114 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.032 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.126 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.314 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.427 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.522 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.608 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.677 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.745 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.758 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.976 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.457 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.707 | 
     | \tx_core/axi_master /U3238                        | S ^ -> Y ^                     | MUX2X1  | 0.346 | 1.192 |   3.466 |    2.899 | 
     |                                                   | \memif_pdfifo0.f0_wdata [38] ^ |         | 0.346 | 0.001 |   3.468 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [37]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.464
= Slack Time                   -0.564
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.564 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.564 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.564 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.564 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.564 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.397 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.259 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.168 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.111 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.029 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.129 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.318 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.430 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.525 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.612 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.681 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.748 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.761 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.979 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.461 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.710 | 
     | \tx_core/axi_master /U3236                        | S ^ -> Y ^                     | MUX2X1  | 0.344 | 1.188 |   3.463 |    2.899 | 
     |                                                   | \memif_pdfifo0.f0_wdata [37] ^ |         | 0.344 | 0.001 |   3.464 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [41]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.460
= Slack Time                   -0.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.560 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.560 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.560 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.560 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.560 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.393 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.255 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.164 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.106 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.024 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.133 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.322 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.435 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.530 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.616 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.685 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.753 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.765 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.984 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.465 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.715 | 
     | \tx_core/axi_master /U3244                        | S ^ -> Y ^                     | MUX2X1  | 0.335 | 1.184 |   3.459 |    2.899 | 
     |                                                   | \memif_pdfifo0.f0_wdata [41] ^ |         | 0.335 | 0.001 |   3.460 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [55]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.459
= Slack Time                   -0.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.559 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.559 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.559 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.559 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.559 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.392 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.254 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.163 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.105 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.023 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.134 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.323 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.436 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.531 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.617 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.686 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.754 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.766 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.985 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.466 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.716 | 
     | \tx_core/axi_master /U3272                        | S ^ -> Y ^                     | MUX2X1  | 0.388 | 1.182 |   3.456 |    2.897 | 
     |                                                   | \memif_pdfifo0.f0_wdata [55] ^ |         | 0.388 | 0.003 |   3.459 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [60]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.458
= Slack Time                   -0.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.558 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.558 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.558 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.558 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.558 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.391 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.253 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.162 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.105 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.023 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.135 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.324 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.436 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.531 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.618 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.687 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.754 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.767 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.985 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.467 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.716 | 
     | \tx_core/axi_master /U3282                        | S ^ -> Y ^                     | MUX2X1  | 0.412 | 1.180 |   3.455 |    2.896 | 
     |                                                   | \memif_pdfifo0.f0_wdata [60] ^ |         | 0.412 | 0.004 |   3.458 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [36]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.458
= Slack Time                   -0.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.558 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.558 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.558 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.558 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.558 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.391 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.253 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.162 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.104 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.023 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.135 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.324 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.437 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.532 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.618 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.687 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.755 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.767 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.986 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.467 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.717 | 
     | \tx_core/axi_master /U3234                        | S ^ -> Y ^                     | MUX2X1  | 0.336 | 1.182 |   3.457 |    2.899 | 
     |                                                   | \memif_pdfifo0.f0_wdata [36] ^ |         | 0.336 | 0.001 |   3.458 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [44]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.449
= Slack Time                   -0.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.549 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.549 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.549 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.549 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.549 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.381 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.244 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.153 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.095 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |   -0.013 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.145 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.333 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.446 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.541 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.627 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.696 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.764 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.777 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    0.995 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.477 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.726 | 
     | \tx_core/axi_master /U3250                        | S ^ -> Y ^                     | MUX2X1  | 0.395 | 1.171 |   3.446 |    2.897 | 
     |                                                   | \memif_pdfifo0.f0_wdata [44] ^ |         | 0.395 | 0.003 |   3.449 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [9]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.431
= Slack Time                   -0.531
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.531 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.531 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.531 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.531 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^          | INVX8   | 0.000 | 0.000 |   0.000 |   -0.531 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^        | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.390 | 
     | U3606                           | A ^ -> Y v          | INVX1   | 0.558 | 0.333 |   0.475 |   -0.057 | 
     | U1670                           | A v -> Y v          | OR2X1   | 0.072 | 0.071 |   0.546 |    0.015 | 
     | U3607                           | A v -> Y ^          | INVX1   | 0.691 | 0.463 |   1.009 |    0.478 | 
     | U3562                           | A ^ -> Y ^          | AND2X1  | 0.071 | 0.015 |   1.024 |    0.493 | 
     | U2940                           | A ^ -> Y ^          | AND2X1  | 0.020 | 0.035 |   1.059 |    0.528 | 
     | U2941                           | A ^ -> Y v          | INVX1   | 0.048 | 0.044 |   1.103 |    0.571 | 
     | U1445                           | A v -> Y v          | OR2X1   | 0.128 | 0.131 |   1.233 |    0.702 | 
     | U4237                           | A v -> Y ^          | INVX1   | 0.272 | 0.224 |   1.458 |    0.927 | 
     | U4241                           | A ^ -> Y v          | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.984 | 
     | U2935                           | A v -> Y v          | BUFX2   | 0.047 | 0.079 |   1.595 |    1.064 | 
     | U4322                           | C v -> Y ^          | OAI21X1 | 0.045 | 0.041 |   1.636 |    1.105 | 
     | U4323                           | C ^ -> Y v          | AOI21X1 | 0.114 | 0.025 |   1.661 |    1.130 | 
     | U2853                           | A v -> Y v          | BUFX2   | 0.049 | 0.081 |   1.742 |    1.210 | 
     | U4324                           | A v -> Y v          | AND2X1  | 0.019 | 0.042 |   1.783 |    1.252 | 
     | U4325                           | A v -> Y ^          | INVX1   | 0.725 | 0.448 |   2.231 |    1.700 | 
     | U4326                           | C ^ -> Y v          | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.897 | 
     | U2839                           | A v -> Y v          | BUFX2   | 0.113 | 0.121 |   2.549 |    2.018 | 
     | U4376                           | A v -> Y ^          | INVX1   | 0.509 | 0.361 |   2.910 |    2.378 | 
     | U4386                           | B ^ -> Y v          | AOI22X1 | 0.233 | 0.168 |   3.078 |    2.546 | 
     | U2559                           | A v -> Y v          | BUFX2   | 0.075 | 0.080 |   3.158 |    2.626 | 
     | U4387                           | B v -> Y ^          | NAND3X1 | 0.362 | 0.261 |   3.418 |    2.887 | 
     |                                 | \xgmii_tx.TXD [9] ^ |         | 0.362 | 0.013 |   3.431 |    2.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [35]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.427
= Slack Time                   -0.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.527 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.527 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.527 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.527 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.527 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.360 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.222 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.131 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.073 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |    0.008 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.166 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.355 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.468 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.563 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.649 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.718 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.786 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.798 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    1.017 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.498 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.748 | 
     | \tx_core/axi_master /U3232                        | S ^ -> Y ^                     | MUX2X1  | 0.366 | 1.151 |   3.425 |    2.898 | 
     |                                                   | \memif_pdfifo0.f0_wdata [35] ^ |         | 0.366 | 0.002 |   3.427 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.424
= Slack Time                   -0.524
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.524 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.524 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.524 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.524 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.524 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.356 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.219 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.128 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.070 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |    0.012 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.170 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.358 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.471 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.566 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.652 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.721 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.789 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.802 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    1.020 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.502 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.751 | 
     | \tx_core/axi_master /U3286                        | S ^ -> Y ^                     | MUX2X1  | 0.349 | 1.148 |   3.422 |    2.899 | 
     |                                                   | \memif_pdfifo0.f0_wdata [62] ^ |         | 0.349 | 0.001 |   3.424 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [11]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.416
= Slack Time                   -0.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.516 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.516 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.516 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.516 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.516 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^         | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.375 | 
     | U3606                           | A ^ -> Y v           | INVX1   | 0.558 | 0.333 |   0.475 |   -0.042 | 
     | U1670                           | A v -> Y v           | OR2X1   | 0.072 | 0.071 |   0.546 |    0.030 | 
     | U3607                           | A v -> Y ^           | INVX1   | 0.691 | 0.463 |   1.009 |    0.493 | 
     | U3562                           | A ^ -> Y ^           | AND2X1  | 0.071 | 0.015 |   1.024 |    0.508 | 
     | U2940                           | A ^ -> Y ^           | AND2X1  | 0.020 | 0.035 |   1.059 |    0.543 | 
     | U2941                           | A ^ -> Y v           | INVX1   | 0.048 | 0.044 |   1.103 |    0.586 | 
     | U1445                           | A v -> Y v           | OR2X1   | 0.128 | 0.131 |   1.233 |    0.717 | 
     | U4237                           | A v -> Y ^           | INVX1   | 0.272 | 0.224 |   1.458 |    0.942 | 
     | U4241                           | A ^ -> Y v           | NAND3X1 | 0.124 | 0.058 |   1.516 |    0.999 | 
     | U2935                           | A v -> Y v           | BUFX2   | 0.047 | 0.079 |   1.595 |    1.079 | 
     | U4322                           | C v -> Y ^           | OAI21X1 | 0.045 | 0.041 |   1.636 |    1.120 | 
     | U4323                           | C ^ -> Y v           | AOI21X1 | 0.114 | 0.025 |   1.661 |    1.145 | 
     | U2853                           | A v -> Y v           | BUFX2   | 0.049 | 0.081 |   1.742 |    1.225 | 
     | U4324                           | A v -> Y v           | AND2X1  | 0.019 | 0.042 |   1.783 |    1.267 | 
     | U4325                           | A v -> Y ^           | INVX1   | 0.725 | 0.448 |   2.231 |    1.715 | 
     | U4326                           | C ^ -> Y v           | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.912 | 
     | U2839                           | A v -> Y v           | BUFX2   | 0.113 | 0.121 |   2.549 |    2.033 | 
     | U4376                           | A v -> Y ^           | INVX1   | 0.509 | 0.361 |   2.910 |    2.393 | 
     | U4396                           | B ^ -> Y v           | AOI22X1 | 0.230 | 0.166 |   3.076 |    2.560 | 
     | U2562                           | A v -> Y v           | BUFX2   | 0.077 | 0.083 |   3.160 |    2.643 | 
     | U4397                           | B v -> Y ^           | NAND3X1 | 0.336 | 0.246 |   3.405 |    2.889 | 
     |                                 | \xgmii_tx.TXD [11] ^ |         | 0.336 | 0.011 |   3.416 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [52]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.412
= Slack Time                   -0.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.512 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.512 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.512 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.512 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.512 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.345 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.207 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |   -0.116 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |   -0.058 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |    0.024 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.181 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.370 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.483 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.578 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.664 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.733 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.801 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.814 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    1.032 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.513 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.763 | 
     | \tx_core/axi_master /U3266                        | S ^ -> Y ^                     | MUX2X1  | 0.336 | 1.136 |   3.411 |    2.899 | 
     |                                                   | \memif_pdfifo0.f0_wdata [52] ^ |         | 0.336 | 0.001 |   3.412 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [15]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.408
= Slack Time                   -0.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.508 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.508 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.508 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.508 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.508 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^         | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.366 | 
     | U3606                           | A ^ -> Y v           | INVX1   | 0.558 | 0.333 |   0.475 |   -0.033 | 
     | U1670                           | A v -> Y v           | OR2X1   | 0.072 | 0.071 |   0.546 |    0.039 | 
     | U3607                           | A v -> Y ^           | INVX1   | 0.691 | 0.463 |   1.009 |    0.501 | 
     | U3562                           | A ^ -> Y ^           | AND2X1  | 0.071 | 0.015 |   1.024 |    0.516 | 
     | U2940                           | A ^ -> Y ^           | AND2X1  | 0.020 | 0.035 |   1.059 |    0.551 | 
     | U2941                           | A ^ -> Y v           | INVX1   | 0.048 | 0.044 |   1.103 |    0.595 | 
     | U1445                           | A v -> Y v           | OR2X1   | 0.128 | 0.131 |   1.233 |    0.726 | 
     | U4237                           | A v -> Y ^           | INVX1   | 0.272 | 0.224 |   1.458 |    0.950 | 
     | U4241                           | A ^ -> Y v           | NAND3X1 | 0.124 | 0.058 |   1.516 |    1.008 | 
     | U2935                           | A v -> Y v           | BUFX2   | 0.047 | 0.079 |   1.595 |    1.087 | 
     | U4322                           | C v -> Y ^           | OAI21X1 | 0.045 | 0.041 |   1.636 |    1.128 | 
     | U4323                           | C ^ -> Y v           | AOI21X1 | 0.114 | 0.025 |   1.661 |    1.154 | 
     | U2853                           | A v -> Y v           | BUFX2   | 0.049 | 0.081 |   1.742 |    1.234 | 
     | U4324                           | A v -> Y v           | AND2X1  | 0.019 | 0.042 |   1.783 |    1.276 | 
     | U4325                           | A v -> Y ^           | INVX1   | 0.725 | 0.448 |   2.231 |    1.723 | 
     | U4326                           | C ^ -> Y v           | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.921 | 
     | U2839                           | A v -> Y v           | BUFX2   | 0.113 | 0.121 |   2.549 |    2.041 | 
     | U4376                           | A v -> Y ^           | INVX1   | 0.509 | 0.361 |   2.910 |    2.402 | 
     | U4413                           | B ^ -> Y v           | AOI22X1 | 0.234 | 0.170 |   3.080 |    2.572 | 
     | U2359                           | A v -> Y v           | BUFX2   | 0.075 | 0.079 |   3.159 |    2.651 | 
     | U4418                           | A v -> Y ^           | NAND2X1 | 0.333 | 0.238 |   3.397 |    2.889 | 
     |                                 | \xgmii_tx.TXD [15] ^ |         | 0.333 | 0.011 |   3.408 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [14]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.406
= Slack Time                   -0.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.506 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.506 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.506 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.506 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.506 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^         | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.364 | 
     | U3606                           | A ^ -> Y v           | INVX1   | 0.558 | 0.333 |   0.475 |   -0.031 | 
     | U1670                           | A v -> Y v           | OR2X1   | 0.072 | 0.071 |   0.546 |    0.041 | 
     | U3607                           | A v -> Y ^           | INVX1   | 0.691 | 0.463 |   1.009 |    0.503 | 
     | U3562                           | A ^ -> Y ^           | AND2X1  | 0.071 | 0.015 |   1.024 |    0.518 | 
     | U2940                           | A ^ -> Y ^           | AND2X1  | 0.020 | 0.035 |   1.059 |    0.553 | 
     | U2941                           | A ^ -> Y v           | INVX1   | 0.048 | 0.044 |   1.103 |    0.597 | 
     | U1445                           | A v -> Y v           | OR2X1   | 0.128 | 0.131 |   1.233 |    0.728 | 
     | U4237                           | A v -> Y ^           | INVX1   | 0.272 | 0.224 |   1.458 |    0.952 | 
     | U4241                           | A ^ -> Y v           | NAND3X1 | 0.124 | 0.058 |   1.516 |    1.010 | 
     | U2935                           | A v -> Y v           | BUFX2   | 0.047 | 0.079 |   1.595 |    1.089 | 
     | U4322                           | C v -> Y ^           | OAI21X1 | 0.045 | 0.041 |   1.636 |    1.130 | 
     | U4323                           | C ^ -> Y v           | AOI21X1 | 0.114 | 0.025 |   1.661 |    1.156 | 
     | U2853                           | A v -> Y v           | BUFX2   | 0.049 | 0.081 |   1.742 |    1.236 | 
     | U4324                           | A v -> Y v           | AND2X1  | 0.019 | 0.042 |   1.783 |    1.278 | 
     | U4325                           | A v -> Y ^           | INVX1   | 0.725 | 0.448 |   2.231 |    1.725 | 
     | U4326                           | C ^ -> Y v           | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.923 | 
     | U2839                           | A v -> Y v           | BUFX2   | 0.113 | 0.121 |   2.549 |    2.043 | 
     | U4376                           | A v -> Y ^           | INVX1   | 0.509 | 0.361 |   2.910 |    2.404 | 
     | U4408                           | B ^ -> Y v           | AOI22X1 | 0.172 | 0.179 |   3.089 |    2.583 | 
     | U2471                           | A v -> Y v           | BUFX2   | 0.048 | 0.082 |   3.171 |    2.665 | 
     | U4412                           | A v -> Y ^           | NAND3X1 | 0.313 | 0.226 |   3.396 |    2.890 | 
     |                                 | \xgmii_tx.TXD [14] ^ |         | 0.313 | 0.010 |   3.406 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [12]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.371
= Slack Time                   -0.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.471 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.471 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.471 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.471 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.471 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^         | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.329 | 
     | U3606                           | A ^ -> Y v           | INVX1   | 0.558 | 0.333 |   0.475 |    0.004 | 
     | U1670                           | A v -> Y v           | OR2X1   | 0.072 | 0.071 |   0.546 |    0.075 | 
     | U3607                           | A v -> Y ^           | INVX1   | 0.691 | 0.463 |   1.009 |    0.538 | 
     | U3562                           | A ^ -> Y ^           | AND2X1  | 0.071 | 0.015 |   1.024 |    0.553 | 
     | U2940                           | A ^ -> Y ^           | AND2X1  | 0.020 | 0.035 |   1.059 |    0.588 | 
     | U2941                           | A ^ -> Y v           | INVX1   | 0.048 | 0.044 |   1.103 |    0.632 | 
     | U1445                           | A v -> Y v           | OR2X1   | 0.128 | 0.131 |   1.233 |    0.762 | 
     | U4237                           | A v -> Y ^           | INVX1   | 0.272 | 0.224 |   1.458 |    0.987 | 
     | U4241                           | A ^ -> Y v           | NAND3X1 | 0.124 | 0.058 |   1.516 |    1.045 | 
     | U2935                           | A v -> Y v           | BUFX2   | 0.047 | 0.079 |   1.595 |    1.124 | 
     | U4322                           | C v -> Y ^           | OAI21X1 | 0.045 | 0.041 |   1.636 |    1.165 | 
     | U4323                           | C ^ -> Y v           | AOI21X1 | 0.114 | 0.025 |   1.661 |    1.190 | 
     | U2853                           | A v -> Y v           | BUFX2   | 0.049 | 0.081 |   1.742 |    1.271 | 
     | U4324                           | A v -> Y v           | AND2X1  | 0.019 | 0.042 |   1.783 |    1.312 | 
     | U4325                           | A v -> Y ^           | INVX1   | 0.725 | 0.448 |   2.231 |    1.760 | 
     | U4326                           | C ^ -> Y v           | AOI21X1 | 0.237 | 0.197 |   2.428 |    1.957 | 
     | U2839                           | A v -> Y v           | BUFX2   | 0.113 | 0.121 |   2.549 |    2.078 | 
     | U4376                           | A v -> Y ^           | INVX1   | 0.509 | 0.361 |   2.910 |    2.439 | 
     | U4398                           | B ^ -> Y v           | AOI22X1 | 0.166 | 0.174 |   3.084 |    2.613 | 
     | U2468                           | A v -> Y v           | BUFX2   | 0.044 | 0.076 |   3.161 |    2.690 | 
     | U4402                           | A v -> Y ^           | NAND3X1 | 0.279 | 0.203 |   3.364 |    2.893 | 
     |                                 | \xgmii_tx.TXD [12] ^ |         | 0.279 | 0.007 |   3.371 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [13]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.315
= Slack Time                   -0.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.415 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.415 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.415 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.415 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.415 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q ^         | DFFSR   | 0.028 | 0.142 |   0.142 |   -0.274 | 
     | U3606                           | A ^ -> Y v           | INVX1   | 0.558 | 0.333 |   0.475 |    0.059 | 
     | U1670                           | A v -> Y v           | OR2X1   | 0.072 | 0.071 |   0.546 |    0.131 | 
     | U3607                           | A v -> Y ^           | INVX1   | 0.691 | 0.463 |   1.009 |    0.594 | 
     | U3562                           | A ^ -> Y ^           | AND2X1  | 0.071 | 0.015 |   1.024 |    0.609 | 
     | U2940                           | A ^ -> Y ^           | AND2X1  | 0.020 | 0.035 |   1.059 |    0.643 | 
     | U2941                           | A ^ -> Y v           | INVX1   | 0.048 | 0.044 |   1.103 |    0.687 | 
     | U1445                           | A v -> Y v           | OR2X1   | 0.128 | 0.131 |   1.233 |    0.818 | 
     | U4237                           | A v -> Y ^           | INVX1   | 0.272 | 0.224 |   1.458 |    1.042 | 
     | U4241                           | A ^ -> Y v           | NAND3X1 | 0.124 | 0.058 |   1.516 |    1.100 | 
     | U2935                           | A v -> Y v           | BUFX2   | 0.047 | 0.079 |   1.595 |    1.179 | 
     | U4322                           | C v -> Y ^           | OAI21X1 | 0.045 | 0.041 |   1.636 |    1.221 | 
     | U4323                           | C ^ -> Y v           | AOI21X1 | 0.114 | 0.025 |   1.661 |    1.246 | 
     | U2853                           | A v -> Y v           | BUFX2   | 0.049 | 0.081 |   1.742 |    1.326 | 
     | U4324                           | A v -> Y v           | AND2X1  | 0.019 | 0.042 |   1.783 |    1.368 | 
     | U4325                           | A v -> Y ^           | INVX1   | 0.725 | 0.448 |   2.231 |    1.816 | 
     | U4326                           | C ^ -> Y v           | AOI21X1 | 0.237 | 0.197 |   2.428 |    2.013 | 
     | U2839                           | A v -> Y v           | BUFX2   | 0.113 | 0.121 |   2.549 |    2.134 | 
     | U4376                           | A v -> Y ^           | INVX1   | 0.509 | 0.361 |   2.910 |    2.494 | 
     | U4403                           | B ^ -> Y v           | AOI22X1 | 0.228 | 0.165 |   3.075 |    2.660 | 
     | U2469                           | A v -> Y v           | BUFX2   | 0.072 | 0.079 |   3.154 |    2.738 | 
     | U4407                           | A v -> Y ^           | NAND3X1 | 0.192 | 0.159 |   3.312 |    2.897 | 
     |                                 | \xgmii_tx.TXD [13] ^ |         | 0.192 | 0.003 |   3.315 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [16]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.303
= Slack Time                   -0.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.403 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.403 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.403 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.403 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.403 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.021 | 0.134 |   0.134 |   -0.268 | 
     | U3606                           | A v -> Y ^           | INVX1   | 0.891 | 0.524 |   0.658 |    0.255 | 
     | U1670                           | A ^ -> Y ^           | OR2X1   | 0.054 | 0.074 |   0.732 |    0.329 | 
     | U3607                           | A ^ -> Y v           | INVX1   | 0.429 | 0.300 |   1.032 |    0.629 | 
     | U3599                           | B v -> Y v           | AND2X1  | 0.251 | 0.289 |   1.320 |    0.918 | 
     | U3677                           | A v -> Y ^           | INVX1   | 0.804 | 0.596 |   1.917 |    1.514 | 
     | U3689                           | A ^ -> Y v           | NAND3X1 | 0.212 | 0.174 |   2.091 |    1.688 | 
     | U2833                           | A v -> Y v           | BUFX2   | 0.072 | 0.095 |   2.186 |    1.783 | 
     | U4235                           | A v -> Y ^           | INVX4   | 0.633 | 0.202 |   2.388 |    1.985 | 
     | U4419                           | D ^ -> Y v           | AOI22X1 | 0.235 | 0.313 |   2.701 |    2.298 | 
     | U2566                           | A v -> Y v           | BUFX2   | 0.083 | 0.088 |   2.789 |    2.386 | 
     | U4420                           | B v -> Y ^           | NAND3X1 | 0.042 | 0.060 |   2.849 |    2.446 | 
     | U2419                           | A ^ -> Y ^           | BUFX2   | 0.016 | 0.039 |   2.888 |    2.486 | 
     | U4421                           | C ^ -> Y v           | AOI21X1 | 0.186 | 0.021 |   2.909 |    2.507 | 
     | U2581                           | A v -> Y v           | BUFX2   | 0.043 | 0.071 |   2.980 |    2.577 | 
     | U4423                           | B v -> Y ^           | NAND3X1 | 0.445 | 0.303 |   3.283 |    2.881 | 
     |                                 | \xgmii_tx.TXD [16] ^ |         | 0.445 | 0.019 |   3.303 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [11]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.252
= Slack Time                   -0.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.352 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.352 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.352 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.352 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.352 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.185 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.047 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |    0.044 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |    0.102 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |    0.183 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.341 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.530 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.643 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.737 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.824 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.893 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.961 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.973 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    1.192 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.673 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.922 | 
     | \tx_core/axi_master /U1145                        | S ^ -> Y ^                     | MUX2X1  | 0.424 | 0.973 |   3.248 |    2.896 | 
     |                                                   | \memif_pdfifo0.f0_wdata [11] ^ |         | 0.424 | 0.004 |   3.252 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [17]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.249
= Slack Time                   -0.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.349 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | FECTS_clks_clk___L2_I0          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | FECTS_clks_clk___L3_I0          | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | FECTS_clks_clk___L4_I5          | A v -> Y ^           | INVX8   | 0.000 | 0.000 |   0.000 |   -0.349 | 
     | \tx_core/tx_rs/cur_state_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.021 | 0.134 |   0.134 |   -0.215 | 
     | U3606                           | A v -> Y ^           | INVX1   | 0.891 | 0.524 |   0.658 |    0.309 | 
     | U1670                           | A ^ -> Y ^           | OR2X1   | 0.054 | 0.074 |   0.732 |    0.383 | 
     | U3607                           | A ^ -> Y v           | INVX1   | 0.429 | 0.300 |   1.032 |    0.683 | 
     | U3599                           | B v -> Y v           | AND2X1  | 0.251 | 0.289 |   1.320 |    0.971 | 
     | U3677                           | A v -> Y ^           | INVX1   | 0.804 | 0.596 |   1.917 |    1.568 | 
     | U3689                           | A ^ -> Y v           | NAND3X1 | 0.212 | 0.174 |   2.091 |    1.742 | 
     | U2833                           | A v -> Y v           | BUFX2   | 0.072 | 0.095 |   2.186 |    1.837 | 
     | U4235                           | A v -> Y ^           | INVX4   | 0.633 | 0.202 |   2.388 |    2.039 | 
     | U4425                           | D ^ -> Y v           | AOI22X1 | 0.240 | 0.309 |   2.697 |    2.348 | 
     | U2567                           | A v -> Y v           | BUFX2   | 0.080 | 0.081 |   2.778 |    2.429 | 
     | U4426                           | B v -> Y ^           | NAND3X1 | 0.047 | 0.056 |   2.834 |    2.485 | 
     | U2420                           | A ^ -> Y ^           | BUFX2   | 0.019 | 0.041 |   2.875 |    2.526 | 
     | U4427                           | C ^ -> Y v           | AOI21X1 | 0.194 | 0.030 |   2.905 |    2.556 | 
     | U2582                           | A v -> Y v           | BUFX2   | 0.097 | 0.123 |   3.028 |    2.679 | 
     | U4429                           | B v -> Y ^           | NAND3X1 | 0.268 | 0.214 |   3.242 |    2.893 | 
     |                                 | \xgmii_tx.TXD [17] ^ |         | 0.268 | 0.007 |   3.249 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [25]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.247
= Slack Time                   -0.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.347 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.347 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.347 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.347 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.347 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.179 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                     | INVX1   | 0.171 | 0.137 |   0.305 |   -0.042 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                     | INVX1   | 0.040 | 0.091 |   0.396 |    0.049 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                     | OR2X1   | 0.032 | 0.058 |   0.454 |    0.107 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                     | OR2X1   | 0.085 | 0.082 |   0.535 |    0.189 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                     | OR2X1   | 0.178 | 0.158 |   0.693 |    0.347 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                     | OR2X2   | 0.214 | 0.188 |   0.882 |    0.535 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                     | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.648 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                     | BUFX4   | 0.088 | 0.095 |   1.089 |    0.743 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                     | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.829 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                     | INVX1   | 0.063 | 0.069 |   1.245 |    0.898 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                     | OR2X2   | 0.026 | 0.068 |   1.313 |    0.966 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                     | INVX1   | 0.478 | 0.013 |   1.325 |    0.979 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                     | AND2X2  | 0.418 | 0.218 |   1.544 |    1.197 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                     | INVX1   | 0.518 | 0.482 |   2.025 |    1.679 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                     | INVX8   | 0.498 | 0.249 |   2.274 |    1.928 | 
     | \tx_core/axi_master /U3217                        | S ^ -> Y ^                     | MUX2X1  | 0.390 | 0.969 |   3.244 |    2.897 | 
     |                                                   | \memif_pdfifo0.f0_wdata [25] ^ |         | 0.390 | 0.003 |   3.247 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.243
= Slack Time                   -0.343
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.343 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | FECTS_clks_clk___L2_I0             | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | FECTS_clks_clk___L4_I11            | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -0.343 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[2] | CLK ^ -> Q ^          | DFFSR   | 0.016 | 0.134 |   0.134 |   -0.209 | 
     | \tx_core/dma_reg_tx /U1085         | A ^ -> Y ^            | BUFX2   | 0.154 | 0.126 |   0.260 |   -0.083 | 
     | \tx_core/dma_reg_tx /U1084         | A ^ -> Y v            | INVX1   | 0.028 | 0.077 |   0.337 |   -0.005 | 
     | \tx_core/dma_reg_tx /U1087         | A v -> Y v            | OR2X1   | 0.077 | 0.092 |   0.429 |    0.086 | 
     | \tx_core/dma_reg_tx /U13           | B v -> Y v            | OR2X1   | 0.027 | 0.069 |   0.499 |    0.156 | 
     | \tx_core/dma_reg_tx /U1086         | A v -> Y ^            | INVX4   | 0.959 | 0.189 |   0.688 |    0.345 | 
     | \tx_core/dma_reg_tx /U1745         | A ^ -> Y v            | AOI22X1 | 0.376 | 0.914 |   1.602 |    1.259 | 
     | \tx_core/dma_reg_tx /U480          | A v -> Y v            | BUFX2   | 0.174 | 0.107 |   1.709 |    1.366 | 
     | \tx_core/dma_reg_tx /U79           | B v -> Y v            | AND2X1  | 0.019 | 0.072 |   1.781 |    1.438 | 
     | \tx_core/dma_reg_tx /U956          | A v -> Y ^            | INVX1   | 0.478 | 0.013 |   1.794 |    1.451 | 
     | \tx_core/dma_reg_tx /U1750         | A ^ -> Y v            | NOR3X1  | 0.130 | 0.159 |   1.953 |    1.610 | 
     | \tx_core/dma_reg_tx /U1366         | A v -> Y ^            | INVX1   | 0.030 | 0.066 |   2.019 |    1.676 | 
     | \tx_core/dma_reg_tx /U339          | A ^ -> Y ^            | OR2X1   | 0.049 | 0.058 |   2.077 |    1.734 | 
     | \tx_core/dma_reg_tx /U338          | B ^ -> Y ^            | OR2X2   | 0.748 | 0.354 |   2.430 |    2.088 | 
     | \tx_core/axi_master /U3790         | A ^ -> Y v            | AOI21X1 | 0.389 | 0.397 |   2.828 |    2.485 | 
     | \tx_core/axi_master /U1326         | A v -> Y v            | BUFX2   | 0.194 | 0.129 |   2.957 |    2.614 | 
     | \tx_core/axi_master /U3791         | B v -> Y ^            | NAND2X1 | 0.338 | 0.275 |   3.232 |    2.889 | 
     |                                    | \m_r_ach.ARADDR [3] ^ |         | 0.338 | 0.011 |   3.243 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.238
= Slack Time                   -0.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.338 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -0.338 | 
     | FECTS_clks_clk___L2_I0              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -0.338 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -0.338 | 
     | FECTS_clks_clk___L4_I11             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -0.338 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0]  | CLK ^ -> Q ^           | DFFSR   | 0.015 | 0.133 |   0.133 |   -0.205 | 
     | \tx_core/dma_reg_tx /U1088          | A ^ -> Y ^             | BUFX2   | 0.152 | 0.123 |   0.257 |   -0.082 | 
     | \tx_core/dma_reg_tx /U1474          | A ^ -> Y v             | INVX1   | 0.034 | 0.081 |   0.338 |   -0.001 | 
     | \tx_core/dma_reg_tx /U1079          | B v -> Y v             | AND2X1  | 0.023 | 0.052 |   0.389 |    0.051 | 
     | \tx_core/dma_reg_tx /U1078          | A v -> Y ^             | INVX1   | 0.161 | 0.122 |   0.511 |    0.173 | 
     | \tx_core/dma_reg_tx /U1489          | C ^ -> Y v             | NOR3X1  | 0.044 | 0.070 |   0.581 |    0.243 | 
     | \tx_core/dma_reg_tx /FE_OFC29_n1681 | A v -> Y v             | BUFX4   | 0.504 | 0.136 |   0.717 |    0.379 | 
     | \tx_core/dma_reg_tx /U1503          | A v -> Y v             | BUFX4   | 0.722 | 0.666 |   1.384 |    1.046 | 
     | \tx_core/dma_reg_tx /U1532          | A v -> Y ^             | AOI22X1 | 0.233 | 0.562 |   1.946 |    1.607 | 
     | \tx_core/dma_reg_tx /U192           | A ^ -> Y ^             | BUFX2   | 0.056 | 0.040 |   1.985 |    1.647 | 
     | \tx_core/dma_reg_tx /U20            | A ^ -> Y ^             | AND2X1  | 0.040 | 0.036 |   2.021 |    1.683 | 
     | \tx_core/dma_reg_tx /U1015          | A ^ -> Y v             | INVX1   | 0.025 | 0.034 |   2.056 |    1.717 | 
     | \tx_core/dma_reg_tx /U1534          | C v -> Y ^             | NOR3X1  | 0.085 | 0.051 |   2.107 |    1.769 | 
     | \tx_core/dma_reg_tx /U1438          | A ^ -> Y v             | INVX1   | 0.139 | 0.121 |   2.228 |    1.890 | 
     | \tx_core/dma_reg_tx /U387           | A v -> Y v             | OR2X1   | 0.029 | 0.066 |   2.295 |    1.956 | 
     | \tx_core/dma_reg_tx /U386           | B v -> Y v             | OR2X2   | 0.495 | 0.220 |   2.515 |    2.177 | 
     | \tx_core/axi_master /U3910          | A v -> Y ^             | AOI21X1 | 0.120 | 0.512 |   3.027 |    2.688 | 
     | \tx_core/axi_master /U1350          | A ^ -> Y ^             | BUFX2   | 0.135 | 0.115 |   3.142 |    2.804 | 
     | \tx_core/axi_master /U3911          | B ^ -> Y v             | NAND2X1 | 0.073 | 0.094 |   3.236 |    2.898 | 
     |                                     | \m_r_ach.ARADDR [27] v |         | 0.073 | 0.002 |   3.238 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [5]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.238
= Slack Time                   -0.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.338 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -0.338 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -0.338 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -0.338 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -0.338 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.067 | 0.167 |   0.167 |   -0.170 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v                    | INVX1   | 0.171 | 0.137 |   0.305 |   -0.033 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^                    | INVX1   | 0.040 | 0.091 |   0.396 |    0.058 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^                    | OR2X1   | 0.032 | 0.058 |   0.454 |    0.116 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^                    | OR2X1   | 0.085 | 0.082 |   0.535 |    0.198 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^                    | OR2X1   | 0.178 | 0.158 |   0.693 |    0.356 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^                    | OR2X2   | 0.214 | 0.188 |   0.882 |    0.544 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v                    | NOR3X1  | 0.108 | 0.113 |   0.995 |    0.657 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v                    | BUFX4   | 0.088 | 0.095 |   1.089 |    0.752 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^                    | NAND2X1 | 0.065 | 0.087 |   1.176 |    0.838 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v                    | INVX1   | 0.063 | 0.069 |   1.245 |    0.907 | 
     | \tx_core/axi_master /U182                         | B v -> Y v                    | OR2X2   | 0.026 | 0.068 |   1.313 |    0.975 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^                    | INVX1   | 0.478 | 0.013 |   1.325 |    0.988 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^                    | AND2X2  | 0.418 | 0.218 |   1.544 |    1.206 | 
     | \tx_core/axi_master /U36                          | A ^ -> Y v                    | INVX1   | 0.518 | 0.482 |   2.025 |    1.688 | 
     | \tx_core/axi_master /U1161                        | A v -> Y ^                    | INVX8   | 0.498 | 0.249 |   2.274 |    1.937 | 
     | \tx_core/axi_master /U3193                        | S ^ -> Y ^                    | MUX2X1  | 0.381 | 0.961 |   3.235 |    2.897 | 
     |                                                   | \memif_pdfifo0.f0_wdata [5] ^ |         | 0.381 | 0.003 |   3.238 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.229
= Slack Time                   -0.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.329 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | FECTS_clks_clk___L2_I0              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | FECTS_clks_clk___L4_I11             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -0.329 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[2]  | CLK ^ -> Q ^           | DFFSR   | 0.016 | 0.134 |   0.134 |   -0.195 | 
     | \tx_core/dma_reg_tx /U1085          | A ^ -> Y ^             | BUFX2   | 0.154 | 0.126 |   0.260 |   -0.069 | 
     | \tx_core/dma_reg_tx /U1084          | A ^ -> Y v             | INVX1   | 0.028 | 0.077 |   0.337 |    0.008 | 
     | \tx_core/dma_reg_tx /U1075          | B v -> Y v             | AND2X1  | 0.021 | 0.050 |   0.387 |    0.058 | 
     | \tx_core/dma_reg_tx /U1074          | A v -> Y ^             | INVX1   | 0.101 | 0.083 |   0.470 |    0.141 | 
     | \tx_core/dma_reg_tx /U1484          | C ^ -> Y v             | NOR3X1  | 0.043 | 0.053 |   0.523 |    0.194 | 
     | \tx_core/dma_reg_tx /FE_OFC24_n1666 | A v -> Y v             | BUFX4   | 0.502 | 0.153 |   0.676 |    0.347 | 
     | \tx_core/dma_reg_tx /U1520          | A v -> Y v             | BUFX4   | 0.715 | 0.609 |   1.285 |    0.956 | 
     | \tx_core/dma_reg_tx /U1638          | A v -> Y ^             | AOI22X1 | 0.254 | 0.532 |   1.817 |    1.488 | 
     | \tx_core/dma_reg_tx /U227           | A ^ -> Y ^             | BUFX2   | 0.062 | 0.034 |   1.851 |    1.522 | 
     | \tx_core/dma_reg_tx /U108           | A ^ -> Y ^             | AND2X1  | 0.084 | 0.067 |   1.918 |    1.589 | 
     | \tx_core/dma_reg_tx /U985           | A ^ -> Y v             | INVX1   | 0.023 | 0.047 |   1.965 |    1.636 | 
     | \tx_core/dma_reg_tx /U1642          | B v -> Y ^             | NOR3X1  | 0.077 | 0.060 |   2.026 |    1.697 | 
     | \tx_core/dma_reg_tx /U1402          | A ^ -> Y v             | INVX1   | 0.065 | 0.073 |   2.099 |    1.770 | 
     | \tx_core/dma_reg_tx /U363           | A v -> Y v             | OR2X1   | 0.030 | 0.057 |   2.157 |    1.828 | 
     | \tx_core/dma_reg_tx /U362           | B v -> Y v             | OR2X2   | 0.539 | 0.214 |   2.371 |    2.042 | 
     | \tx_core/axi_master /U3850          | A v -> Y ^             | AOI21X1 | 0.222 | 0.638 |   3.009 |    2.680 | 
     | \tx_core/axi_master /U1338          | A ^ -> Y ^             | BUFX2   | 0.108 | 0.090 |   3.099 |    2.770 | 
     | \tx_core/axi_master /U3851          | B ^ -> Y v             | NAND2X1 | 0.136 | 0.123 |   3.222 |    2.893 | 
     |                                     | \m_r_ach.ARADDR [15] v |         | 0.136 | 0.007 |   3.229 |    2.900 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.208
= Slack Time                   -0.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.308 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -0.308 | 
     | FECTS_clks_clk___L2_I0             | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -0.308 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -0.308 | 
     | FECTS_clks_clk___L4_I11            | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -0.308 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[2] | CLK ^ -> Q ^          | DFFSR   | 0.016 | 0.134 |   0.134 |   -0.175 | 
     | \tx_core/dma_reg_tx /U1085         | A ^ -> Y ^            | BUFX2   | 0.154 | 0.126 |   0.260 |   -0.048 | 
     | \tx_core/dma_reg_tx /U1084         | A ^ -> Y v            | INVX1   | 0.028 | 0.077 |   0.337 |    0.029 | 
     | \tx_core/dma_reg_tx /U1087         | A v -> Y v            | OR2X1   | 0.077 | 0.092 |   0.429 |    0.121 | 
     | \tx_core/dma_reg_tx /U13           | B v -> Y v            | OR2X1   | 0.027 | 0.069 |   0.499 |    0.190 | 
     | \tx_core/dma_reg_tx /U1086         | A v -> Y ^            | INVX4   | 0.959 | 0.189 |   0.688 |    0.379 | 
     | \tx_core/dma_reg_tx /U1718         | A ^ -> Y v            | AOI22X1 | 0.378 | 0.946 |   1.633 |    1.325 | 
     | \tx_core/dma_reg_tx /U471          | A v -> Y v            | BUFX2   | 0.176 | 0.109 |   1.742 |    1.434 | 
     | \tx_core/dma_reg_tx /U76           | B v -> Y v            | AND2X1  | 0.025 | 0.077 |   1.819 |    1.511 | 
     | \tx_core/dma_reg_tx /U953          | A v -> Y ^            | INVX1   | 0.025 | 0.036 |   1.856 |    1.547 | 
     | \tx_core/dma_reg_tx /U1723         | A ^ -> Y v            | NOR3X1  | 0.143 | 0.070 |   1.925 |    1.617 | 
     | \tx_core/dma_reg_tx /U1375         | A v -> Y ^            | INVX1   | 0.012 | 0.058 |   1.984 |    1.675 | 
     | \tx_core/dma_reg_tx /U345          | A ^ -> Y ^            | OR2X1   | 0.035 | 0.047 |   2.031 |    1.723 | 
     | \tx_core/dma_reg_tx /U344          | B ^ -> Y ^            | OR2X2   | 0.952 | 0.375 |   2.406 |    2.098 | 
     | \tx_core/axi_master /U3805         | A ^ -> Y v            | AOI21X1 | 0.277 | 0.471 |   2.877 |    2.569 | 
     | \tx_core/axi_master /U1329         | A v -> Y v            | BUFX2   | 0.135 | 0.123 |   3.000 |    2.691 | 
     | \tx_core/axi_master /U3806         | B v -> Y ^            | NAND2X1 | 0.252 | 0.203 |   3.202 |    2.894 | 
     |                                    | \m_r_ach.ARADDR [6] ^ |         | 0.252 | 0.006 |   3.208 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1]                   (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  3.198
= Slack Time                   -0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | FECTS_clks_clk___L4_I3                     | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -0.298 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0] | CLK ^ -> Q v                  | DFFSR   | 0.021 | 0.134 |   0.134 |   -0.164 | 
     | \tx_core/axi_master /U2413                 | A v -> Y ^                    | INVX1   | 0.184 | 0.136 |   0.270 |   -0.028 | 
     | \tx_core/axi_master /U719                  | A ^ -> Y v                    | NOR3X1  | 0.036 | 0.088 |   0.358 |    0.060 | 
     | \tx_core/axi_master /FE_OFC54_n2890        | A v -> Y v                    | BUFX2   | 0.257 | 0.139 |   0.497 |    0.199 | 
     | \tx_core/axi_master /U91                   | C v -> Y ^                    | NAND3X1 | 0.218 | 0.202 |   0.699 |    0.401 | 
     | \tx_core/axi_master /U180                  | A ^ -> Y v                    | INVX1   | 0.062 | 0.116 |   0.815 |    0.517 | 
     | \tx_core/axi_master /U228                  | A v -> Y v                    | AND2X2  | 0.072 | 0.093 |   0.908 |    0.611 | 
     | \tx_core/axi_master /U87                   | A v -> Y ^                    | INVX4   | 0.256 | 0.137 |   1.045 |    0.747 | 
     | \tx_core/axi_master /U202                  | A ^ -> Y v                    | NOR2X1  | 0.046 | 0.120 |   1.165 |    0.867 | 
     | \tx_core/axi_master /U227                  | B v -> Y ^                    | NAND2X1 | 0.042 | 0.031 |   1.196 |    0.898 | 
     | \tx_core/axi_master /U185                  | B ^ -> Y v                    | NOR2X1  | 0.046 | 0.043 |   1.239 |    0.941 | 
     | \tx_core/axi_master /U135                  | C v -> Y ^                    | NAND3X1 | 0.550 | 0.356 |   1.595 |    1.297 | 
     | \tx_core/axi_master /U64                   | A ^ -> Y v                    | INVX1   | 0.136 | 0.179 |   1.774 |    1.476 | 
     | \tx_core/axi_master /U59                   | A v -> Y ^                    | INVX1   | 0.874 | 0.592 |   2.366 |    2.068 | 
     | \tx_core/axi_master /U870                  | B ^ -> Y v                    | AOI21X1 | 0.429 | 0.314 |   2.680 |    2.382 | 
     | \tx_core/axi_master /U477                  | A v -> Y ^                    | INVX1   | 0.125 | 0.183 |   2.862 |    2.565 | 
     | \tx_core/axi_master /U501                  | B ^ -> Y v                    | NOR3X1  | 0.111 | 0.119 |   2.981 |    2.683 | 
     | \tx_core/axi_master /U94                   | B v -> Y ^                    | NAND2X1 | 0.282 | 0.211 |   3.192 |    2.894 | 
     |                                            | \memif_pcfifo0.f0_wdata [1] ^ |         | 0.282 | 0.006 |   3.198 |    2.900 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 

