;redcode
;assert 1
	SPL 0, <925
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #482, 0
	SUB -0, <0
	SUB 8, <10
	SUB 12, @10
	SUB 2, <10
	SUB 12, @10
	SPL 0, @422
	SUB #72, @201
	SLT 102, 10
	JMP 712, <10
	SUB #482, 0
	SUB #2, -1
	SLT 102, 10
	SUB 210, @10
	DJN 42, 10
	MOV -7, <-20
	SUB #2, -1
	SUB #72, @201
	SPL 0, <925
	MOV -1, <-20
	DJN -1, @-20
	SLT 102, 10
	CMP #72, @201
	SLT 102, 10
	SLT 102, 10
	SLT 12, @10
	SUB @100, 10
	SLT 20, @12
	SUB -0, <0
	SUB #2, -1
	ADD #300, 90
	SLT 0, 101
	SPL 0, <925
	SLT 102, 10
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <925
	MOV -7, <-20
	SPL 0, <925
	SPL -48, @700
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <925
	MOV -7, <-20
