Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Oct 25 15:18:39 2025
| Host         : DESKTOP-NG70LRJ running 64-bit major release  (build 9200)
| Command      : report_methodology -file ad4134fw_wrapper_methodology_drc_routed.rpt -pb ad4134fw_wrapper_methodology_drc_routed.pb -rpx ad4134fw_wrapper_methodology_drc_routed.rpx
| Design       : ad4134fw_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 19
+-----------+------------------+----------------------------------------------------+--------+
| Rule      | Severity         | Description                                        | Checks |
+-----------+------------------+----------------------------------------------------+--------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1      |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 1      |
| TIMING-7  | Critical Warning | No common node between related clocks              | 1      |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1      |
| TIMING-18 | Warning          | Missing input or output delay                      | 15     |
+-----------+------------------+----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_ad4134fw_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_ad4134fw_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_ad4134fw_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_ad4134fw_clk_wiz_0_0]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on LEDS[0] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LEDS[1] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LEDS[2] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LEDS[3] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LEDS[4] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LEDS[5] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LEDS[6] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on debug[0] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on debug[1] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on debug[2] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on debug[3] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on hb_led[0] relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on mosi relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on spi_clk relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on spi_cs_n relative to the rising and/or falling clock edge(s) of ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1.
Related violations: <none>


