#include <iostream>
#include <fstream>
#include <sstream>
#include <vector>
#include <map>
#include <deque>
#include <iomanip>
#include "simulator.hpp"
using namespace std;

map<string, int> labelNo;
bool f = false;
int ROW_ACCESS_DELAY, COL_ACCESS_DELAY;
int row_buffer_updates = 0;
struct toPrint
{
    int startingCycle;
    int endingCycle;
    string instruction;
    string RegisterChanged;
    string DRAMoperation;
    string DRAMchanges;
    string queueOp = "N.A.";
    string address = "N.A"; //stores the address of the completed instruction, if so
};

vector<toPrint> prints;
struct DRAM_ins
{
    int ins_number;     //stores instruction_number
    int type;           //0 if lw, 1 if sw
    int memory_address; //stores load/store address
    int value = 0;      //stores the value of register in case of sw instruction, as we are already passing it
    string reg;         //stores the register of instruction
};



DRAM_ins currentInstruction;
vector<string> words;              //stores the entire file as a vector of strings
map<int, string> register_numbers; //maps each number in 0-31 to a register
map<string, int> register_values;  //stores the value of data stored in each register
vector<Instruction> instructs;     //stores instructions as structs
int memory[(1 << 20)] = {0};       //memory used to store the data
int clock_cycles = 0;
map<string, int> operation;
map<int, string> intTostr_operation;
map<string, int> ins_register; //map each register to its lw/sw row number
int curr_ins_num = -1;
int type_ins; /*instruction can be of three types 
type 0: only col_access
type 1: activation + col_acess
type 2: writeback, activation, col_access
*/
int row_buffer = -1;
int starting_cycle_num = -1; //stores the starting cycle number for each instruction
int writeback_row_num = -1;
int col_access_num = -1;
vector<deque<DRAM_ins>> DRAM_queues(1024);
int ROW_BUFFER[1024] = {0};
int total_queue_size;
int op_count[11] = {0};
int ins_count[1000000];
//bool completed_just =false;
//stores that if an instruction was just completed in the current cycle
//for printing, we will store the starting cycle, ending cycle
int findType(int row_number)
{
    if (row_buffer == -1)
    {
        //this is type 1, activation + COl_access
        return 1;
    }
    else
    {
        if (row_number == row_buffer)
        {
            return 0;
            //this is type 0, only col_access
        }
        else
        {
            return 2; //writeback also required
        }
    }
}

string ifZero(string temp)
{
    if (temp.size() >= 3 && temp[0] == '$' && temp[1] == 'r' && temp[2] == '0')
    {
        return "$zero" + temp.substr(3, temp.size() - 3);
    }
    return temp;
}

string findInstruction(Instruction current)
{
    int action = operation[current.name];
    switch (action)
    {
    case 1:
        return "add " + ifZero(current.field_1) + ", " + ifZero(current.field_2) + ", " + ifZero(current.field_3);
        break;
    case 2:
        return "sub " + ifZero(current.field_1) + ", " + ifZero(current.field_2) + ", " + ifZero(current.field_3);
        break;
    case 3:
        return "mul " + ifZero(current.field_1) + ", " + ifZero(current.field_2) + ", " + ifZero(current.field_3);
        break;
    case 4:
        return "beq " + ifZero(current.field_1) + ", " + ifZero(current.field_2) + ", " + ifZero(current.field_3);
        break;
    case 5:
        return "bne " + ifZero(current.field_1) + ", " + ifZero(current.field_2) + ", " + ifZero(current.field_3);
        break;
    case 6:
        return "slt " + ifZero(current.field_1) + ", " + ifZero(current.field_2) + ", " + ifZero(current.field_3);
        break;
    case 7:
        return "j " + ifZero(current.field_1);
        break;
    case 8:
        return "lw " + ifZero(current.field_1) + ", " + ifZero(current.field_2) + "(" + ifZero(current.field_3) + ")";
        break;
    case 9:
        return "sw " + ifZero(current.field_1) + ", " + ifZero(current.field_2) + "(" + ifZero(current.field_3) + ")";
        break;
    case 10:
        return "addi " + ifZero(current.field_1) + ", " + ifZero(current.field_2) + ", " + ifZero(current.field_3);
        break;
    }
    return "N.A";
}
void reset_instruction()
{
    /*ins_register[currentInstruction]=-1*/
    curr_ins_num = -1;
    type_ins = -1;
    starting_cycle_num = -1;
    writeback_row_num = -1;
    col_access_num = -1;
}

void map_register_numbers()
{
    //maps each register to a unique number between 0-31 inclusive
    register_numbers[0] = "$r0";
    register_numbers[1] = "$at";
    register_numbers[2] = "$v0";
    register_numbers[3] = "$v1";
    for (int i = 4; i <= 7; i++)
    {
        register_numbers[i] = "$a" + to_string(i - 4);
    }
    for (int i = 8; i <= 15; i++)
    {
        register_numbers[i] = "$t" + to_string(i - 8);
    }
    for (int i = 16; i <= 23; i++)
    {
        register_numbers[i] = "$s" + to_string(i - 16);
    }
    register_numbers[24] = "$t8";
    register_numbers[25] = "$t9";
    register_numbers[26] = "$k0";
    register_numbers[27] = "$k1";
    register_numbers[28] = "$gp";
    register_numbers[29] = "$sp";
    register_numbers[30] = "$s8";
    register_numbers[31] = "$ra";
}
void map_operations()
{
    operation["add"] = 1;
    operation["sub"] = 2;
    operation["mul"] = 3;
    operation["beq"] = 4;
    operation["bne"] = 5;
    operation["slt"] = 6;
    operation["j"] = 7;
    operation["lw"] = 8;
    operation["sw"] = 9;
    operation["addi"] = 10;

    intTostr_operation[1] = "add";
    intTostr_operation[2] = "sub";
    intTostr_operation[3] = "mul";
    intTostr_operation[4] = "beq";
    intTostr_operation[5] = "bne";
    intTostr_operation[6] = "slt";
    intTostr_operation[7] = "j";
    intTostr_operation[8] = "lw";
    intTostr_operation[9] = "sw";
    intTostr_operation[10] = "addi";
}
void initialise_Registers()
{
    //initialises all the registers
    for (int i = 0; i < (1 << 20); i++)
    {
        memory[i] = 0;
    }
    for (int i = 0; i < 1024; i++)
    {
        ROW_BUFFER[i] = 0;
    }
    for (int i = 0; i < 32; i++)
    {
        register_values[register_numbers[i]] = 0;
        ins_register[register_numbers[i]] = -1;
    }
}
void writeBack(int num_row)
{
    for (int i = num_row * 1024; i < num_row * 1024 + 1024; i++)
    {
        memory[i] = ROW_BUFFER[i - num_row * 1024];
    }
}

void activateRow(int num_row)
{
    for (long i = num_row * 1024; i < num_row * 1024 + 1024; i++)
    {
        ROW_BUFFER[i - num_row * 1024] = memory[i];
    }
}

void optimizeSw(int numRow)
{
    deque<DRAM_ins> temp = DRAM_queues[numRow];
    vector<DRAM_ins> temp1;
    int mem_last = -1;
    DRAM_ins lastsw;
    for (auto u : temp)
    {
        DRAM_ins curr = u;
        if (u.type == 1)
        { //sw instruction, see if consecutive present ahead
            if (mem_last == -1)
            {
                mem_last = curr.memory_address;
                lastsw = u;
            }
            else
            {
                if (u.memory_address == mem_last)
                {
                    lastsw = u;
                }
                else
                {
                    temp1.push_back(lastsw);
                    lastsw = u;
                    mem_last = u.memory_address;
                }
            }
        }
        else
        {
            if (mem_last != -1)
            {
                temp1.push_back(lastsw);
            }
            temp1.push_back(u);
            mem_last = -1;
        }
    }
    if (mem_last != -1)
    {
        temp1.push_back(lastsw);
    }
    DRAM_queues[numRow] = {};
    for (int i = 0; i < temp1.size(); i++)
    {
        DRAM_queues[numRow].push_back(temp1[i]);
    }
}

void print(int endingCycle)
{
    toPrint curr;
    if (clock_cycles == starting_cycle_num && !f)
    {
        curr.startingCycle = clock_cycles;
        curr.endingCycle = clock_cycles;
        curr.RegisterChanged = "N.A.";
        curr.instruction = findInstruction(instructs[currentInstruction.ins_number]);
        curr.DRAMoperation = "DRAM request issued for " + curr.instruction;
        curr.DRAMchanges = "N.A.";
        prints.push_back(curr);
    }
    if (endingCycle - clock_cycles > ROW_ACCESS_DELAY + COL_ACCESS_DELAY)
    {
        curr.startingCycle = clock_cycles + 1;
        curr.endingCycle = starting_cycle_num + ROW_ACCESS_DELAY;
        curr.RegisterChanged = "N.A.";
        curr.DRAMoperation = "Writeback row " + to_string(writeback_row_num);
        curr.DRAMchanges = "N.A.";
        curr.instruction = findInstruction(instructs[currentInstruction.ins_number]);
        prints.push_back(curr);
        clock_cycles = curr.endingCycle;
    }
    if (endingCycle - clock_cycles > COL_ACCESS_DELAY)
    {
        curr.startingCycle = clock_cycles + 1;
        if (type_ins == 2)
            curr.endingCycle = starting_cycle_num + 2 * ROW_ACCESS_DELAY;
        else
            curr.endingCycle = starting_cycle_num + ROW_ACCESS_DELAY;
        curr.instruction = "N.A";
        curr.RegisterChanged = "N.A.";
        curr.DRAMoperation = "Activated row " + to_string(currentInstruction.memory_address / 1024);
        curr.DRAMchanges = "N.A.";
        curr.instruction = findInstruction(instructs[currentInstruction.ins_number]);
        prints.push_back(curr);
        clock_cycles = curr.endingCycle;
    }
    curr.startingCycle = clock_cycles + 1;
    if (type_ins == 2)
        curr.endingCycle = starting_cycle_num + 2 * ROW_ACCESS_DELAY + COL_ACCESS_DELAY;
    else if (type_ins == 1)
        curr.endingCycle = starting_cycle_num + ROW_ACCESS_DELAY + COL_ACCESS_DELAY;
    else
        curr.endingCycle = starting_cycle_num + COL_ACCESS_DELAY;
    curr.instruction = "N.A.";
    curr.RegisterChanged = "N.A.";
    curr.DRAMoperation = "Column access " + to_string(currentInstruction.memory_address % 1024);
    if (currentInstruction.type == 0)
        curr.DRAMchanges = currentInstruction.reg + " = " + to_string(register_values[currentInstruction.reg]);
    else
        curr.DRAMchanges = "memory address " + to_string(currentInstruction.memory_address) + "-" + to_string(currentInstruction.memory_address + 3) + "=" + to_string(currentInstruction.value);
    curr.instruction = findInstruction(instructs[currentInstruction.ins_number]);
    curr.address = to_string((currentInstruction.ins_number) * 4);
    prints.push_back(curr);
}

//optimise sw here.
//in this function:
//if the instruction corresponding to the register is current instruction, complete it
//else, go to the row number of register.
//in that, go to instruction containing reg. now, note its memory value mem
//iterate in the queue, and keep executing the instructions with memory value mem
//until you reach instruction having this register. Set appropriate row_buffer
//executing an instruction is equivalent to updating the number of clock_cycles
//and, pushing the required strings for printing.
//will have to complete a partial instruction
//first execute the current instruction
void perform_row(string reg)
{
    if (curr_ins_num != -1)
    {

        if (currentInstruction.type == 0)
        {
            op_count[8]++;
            register_values[currentInstruction.reg] = ROW_BUFFER[col_access_num];
            ins_register[currentInstruction.reg] = -1;
            row_buffer_updates += (type_ins > 0);
        }
        else
        {
            op_count[9]++;
            ROW_BUFFER[col_access_num] = currentInstruction.value;
            row_buffer_updates += (type_ins > 0) + 1;
        }
        int ending_cycle = starting_cycle_num + (type_ins)*ROW_ACCESS_DELAY + COL_ACCESS_DELAY;
        //cycle 2 mein dram request issued for lw $t0,x
        //next instruction sw $t0, x then DRAM request will be issued again.
        f = true; //
        print(ending_cycle);
        f = false;
        clock_cycles = ending_cycle;
        reset_instruction();
    }

    if (ins_register[reg] == -1)
    {

        return;
    }

    int num_row = ins_register[reg];
    bool found_in_queue = false;
    int mem_value = -1;
    for (auto u : DRAM_queues[num_row])
    {
        if (u.reg == reg)
        {
            found_in_queue = true;
            mem_value = u.memory_address;
        }
    }

    if (found_in_queue)
    {
        bool found_reg_ins = false;
        vector<DRAM_ins> temp; //stores the new queue
        optimizeSw(num_row);
        for (auto u : DRAM_queues[num_row])
        {
            if (u.memory_address != mem_value)
            {
                temp.push_back(u);
            }

            else
            {
                if (!found_reg_ins)
                {
                    // generate string for printing function

                    //as will begin in a new clock cycle
                    if (u.type == 0 && u.reg == reg)
                    {
                        found_reg_ins = true;
                    }
                    clock_cycles++;
                    currentInstruction = u;
                    curr_ins_num = u.ins_number;
                    starting_cycle_num = clock_cycles;
                    int temp_type = findType(num_row);
                    type_ins = temp_type;
                    int ending_cycle = starting_cycle_num + (type_ins)*ROW_ACCESS_DELAY + COL_ACCESS_DELAY;
                    if (temp_type == 1)
                    {
                        activateRow(num_row);
                    }
                    else if (temp_type == 2)
                    {
                        writeback_row_num = row_buffer;
                        writeBack(writeback_row_num);
                        activateRow(num_row);
                    }

                    col_access_num = u.memory_address % 1024;

                    if (u.type == 0)
                    {
                        op_count[8]++;
                        register_values[u.reg] = ROW_BUFFER[col_access_num];
                        ins_register[u.reg] = -1;
                        row_buffer_updates += (type_ins > 0);
                        //now print/store output string
                    }
                    else
                    {
                        op_count[9]++;
                        ROW_BUFFER[col_access_num] = u.value;
                        row_buffer_updates += (type_ins > 0) + 1;
                        //now print/store output string
                    }
                    print(ending_cycle);
                    row_buffer = num_row;
                    clock_cycles = ending_cycle;
                    total_queue_size--;

                    reset_instruction();
                }
                else
                {
                    temp.push_back(u);
                }
            }
        }
        DRAM_queues[num_row] = {};
        for (int i = 0; i < temp.size(); i++)
        {
            //insert the remaining queue back
            DRAM_queues[num_row].push_back(temp[i]);
        }
    }
    else
    {
        return;
    }
}
void complete_remaining()
{
    if (curr_ins_num != -1)
    {
        if (currentInstruction.type == 0)
        {
            op_count[8]++;
            register_values[currentInstruction.reg] = ROW_BUFFER[col_access_num];
            ins_register[currentInstruction.reg] = -1;
            row_buffer_updates += (type_ins > 0);
        }
        else
        {
            op_count[9]++;
            ROW_BUFFER[col_access_num] = currentInstruction.value;
            row_buffer_updates += (type_ins > 0) + 1;
        }
        int ending_cycle = starting_cycle_num + (type_ins)*ROW_ACCESS_DELAY + COL_ACCESS_DELAY;
        f = true;
        print(ending_cycle);
        f = false;
        clock_cycles = ending_cycle;
        reset_instruction();
    }
    if (row_buffer != -1 && DRAM_queues[row_buffer].size() > 0)
    {
        //first execute these instructions, as these are of type 0 (only column activation required)
        optimizeSw(row_buffer);
        for (auto u : DRAM_queues[row_buffer])
        {
            clock_cycles++;
            starting_cycle_num = clock_cycles;
            type_ins = 0;
            int ending_cycle = starting_cycle_num + COL_ACCESS_DELAY;
            currentInstruction = u;
            curr_ins_num = u.ins_number;
            //starting_cycle_num = clock_cycles;
            col_access_num = u.memory_address % 1024;
            if (u.type == 0)
            {
                op_count[8]++;
                register_values[u.reg] = ROW_BUFFER[col_access_num];
                ins_register[u.reg] = -1;
                row_buffer_updates += (type_ins > 0);
                //now print/store output string
            }
            else
            {
                op_count[9]++;
                ROW_BUFFER[col_access_num] = u.value;
                row_buffer_updates += (type_ins > 0) + 1;
                //now print/store output string
            }
            print(ending_cycle);
            clock_cycles = ending_cycle;
            total_queue_size--;
            reset_instruction();
        }
        DRAM_queues[row_buffer] = {};
    }
    for (int num_row = 0; num_row < 1024; num_row++)
    {
        if (DRAM_queues[num_row].size() > 0)
        {
            optimizeSw(num_row);
        }
        for (auto u : DRAM_queues[num_row])
        {
            clock_cycles++;
            starting_cycle_num = clock_cycles;
            int temp_type = findType(num_row);
            type_ins = temp_type;
            int ending_cycle = starting_cycle_num + (type_ins)*ROW_ACCESS_DELAY + COL_ACCESS_DELAY;
            currentInstruction = u;
            curr_ins_num = u.ins_number;
            if (temp_type == 1)
            {
                activateRow(num_row);
            }
            else if (temp_type == 2)
            {
                writeback_row_num = row_buffer;
                writeBack(writeback_row_num);
                activateRow(num_row);
            }

            col_access_num = u.memory_address % 1024;

            if (u.type == 0)
            {
                op_count[8]++;
                register_values[u.reg] = ROW_BUFFER[col_access_num];

                ins_register[u.reg] = -1;
                row_buffer_updates += (type_ins > 0);
                //now print/store output string
            }
            else
            {
                op_count[9]++;
                ROW_BUFFER[col_access_num] = u.value;

                row_buffer_updates += (type_ins > 0) + 1;
                //now print/store output string
            }
            print(ending_cycle);
            row_buffer = num_row;
            clock_cycles = ending_cycle;
            total_queue_size--;
            reset_instruction();
        }
        DRAM_queues[num_row] = {};
    }
}

void Assign_new_row()
{
    //optimize sw here
    if (curr_ins_num == -1 && row_buffer != -1 && DRAM_queues[row_buffer].size() != 0)
    {
        optimizeSw(row_buffer);
        DRAM_ins temp = DRAM_queues[row_buffer].front();
        currentInstruction = temp;
        DRAM_queues[row_buffer].pop_front();
        curr_ins_num = temp.ins_number;
        type_ins = findType(row_buffer); //type only depends on value in row buffer and current instruction row number
        col_access_num = temp.memory_address % 1024;
        //assigning col_access_number
        //assign starting_cycle_num at callee loaction
        total_queue_size--; //as an element is popped
        return;
    }
    else
    {
        for (int i = 0; i < 1024; i++)
        {
            if (DRAM_queues[i].size() > 0)
            {
                optimizeSw(i);
                //assign various current instruction parameters, pop from the queue current instruction

                DRAM_ins temp = DRAM_queues[i].front();
                currentInstruction = temp;
                DRAM_queues[i].pop_front();
                curr_ins_num = temp.ins_number;
                type_ins = findType(i); //type only depends on value in row buffer and current instruction row number
                if (type_ins == 2)
                {
                    writeback_row_num = row_buffer;
                    writeBack(writeback_row_num);
                    activateRow(i);
                }
                starting_cycle_num = clock_cycles;
                col_access_num = temp.memory_address % 1024;
                //assigning col_access_number
                row_buffer = i;
                //assign starting_cycle_num at callee loaction
                total_queue_size--; //as an element is popped
                break;
            }
        }
    }
}
void remove(string reg)
{
    int num_row = ins_register[reg];
    int mem_value = -1;
    vector<DRAM_ins> temp;
    for (auto u : DRAM_queues[num_row])
    {
        if (u.reg != reg || u.type == 1)
        {
            temp.push_back(u);
        }
    }
    DRAM_queues[num_row] = {};
    for (int i = 0; i < temp.size(); i++)
    {
        DRAM_queues[num_row].push_back(temp[i]);
    }
}
void optimizeLw()
{
    struct Instruction current = instructs[PC];
    if (ins_register[current.field_1] != -1 && ins_register[current.field_1] == row_buffer)
    {
        if (currentInstruction.reg != current.field_1)
            remove(current.field_1);
        else
            perform_row(current.field_1);
    }
    if (ins_register[current.field_3] != -1 && ins_register[current.field_3] == row_buffer)
    {
        perform_row(current.field_3);
        //remove(current.field_3);
    }

    if (ins_register[current.field_1] != -1)
    {
        if (currentInstruction.reg != current.field_1)
            remove(current.field_1);
        else
            perform_row(current.field_1);
    }

    if (ins_register[current.field_3] != -1)
        perform_row(current.field_3);
}
void parallelAction(struct toPrint curr)
{
    if (curr_ins_num != -1)
    {
        if (starting_cycle_num + (type_ins)*ROW_ACCESS_DELAY + COL_ACCESS_DELAY == clock_cycles)
        {
            //this means an instruction has been completed just now
            //push the required string for printing
            //completed_just =true;
            // an instruction is completed in current cycle, so cannot initiate another
            //update memory/register.

            if (currentInstruction.type == 0)
            {
                //lw instruction, update the register from row buffer
                op_count[8]++;
                register_values[currentInstruction.reg] = ROW_BUFFER[col_access_num];
                ins_register[currentInstruction.reg] = -1;
                row_buffer_updates += (type_ins > 0);
                curr.DRAMoperation = "Column access " + to_string(col_access_num);
                curr.DRAMchanges = currentInstruction.reg + " = " + to_string(register_values[currentInstruction.reg]);
                curr.address += ", " + to_string((currentInstruction.ins_number) * 4);
            }
            else
            {
                op_count[9]++;
                //update the row buffer with register value
                curr.DRAMoperation = "Column access " + to_string(col_access_num);
                curr.DRAMchanges = "memory address " + to_string(currentInstruction.memory_address) + "-" + to_string(currentInstruction.memory_address + 3) + "=" + to_string(currentInstruction.value);
                curr.address += ", " + to_string(currentInstruction.ins_number * 4);
                ROW_BUFFER[col_access_num] = currentInstruction.value;
                row_buffer_updates += (type_ins > 0) + 1;
            }
            reset_instruction();
        }
        else
        {
            //execute other steps of that operation in parallel
            int endingCycle = starting_cycle_num + (type_ins)*ROW_ACCESS_DELAY + COL_ACCESS_DELAY;
            if (endingCycle - clock_cycles >= ROW_ACCESS_DELAY + COL_ACCESS_DELAY)
            {
                curr.DRAMoperation = "Writeback row " + to_string(writeback_row_num);
                curr.DRAMchanges = "N.A.";
            }
            else if (endingCycle - clock_cycles >= COL_ACCESS_DELAY)
            {
                curr.DRAMoperation = "Activated row " + to_string(row_buffer);
                curr.DRAMchanges = "N.A.";
            }
            else
            {
                curr.DRAMoperation = "Column access " + to_string(currentInstruction.memory_address % 1024);
                curr.address += ", " + to_string((currentInstruction.ins_number) * 4);
                if (currentInstruction.type == 0)
                    curr.DRAMchanges = currentInstruction.reg + " = " + to_string(register_values[currentInstruction.reg]);
                else
                    curr.DRAMchanges = "memory address " + to_string(currentInstruction.memory_address) + "-" + to_string(currentInstruction.memory_address + 3) + "=" + to_string(currentInstruction.value);
            }
        }
    }
    else
    {
        if (total_queue_size == 0)
        {
            //do nothing
        }
        else
        {
            // assign a non empty row
            Assign_new_row();
            starting_cycle_num = clock_cycles;
            curr.DRAMoperation = "DRAM request issued for " + findInstruction(instructs[currentInstruction.ins_number]);
            // now we need to initiate a DRAM request for that, for printing purposes
        }
    }
    prints.push_back(curr);
}
void freeRegister()
{
    struct Instruction current = instructs[PC];
    if (valid_register(current.field_1, register_values) && ins_register[current.field_1] != -1 && ins_register[current.field_1] == row_buffer)
    {
        perform_row(current.field_1);
    }
    if (valid_register(current.field_2, register_values) && ins_register[current.field_2] != -1 && ins_register[current.field_2] == row_buffer)
    {
        perform_row(current.field_2);
    }
    if (valid_register(current.field_3, register_values) && ins_register[current.field_3] != -1 && ins_register[current.field_3] == row_buffer)
    {
        perform_row(current.field_3);
    }
    vector<pair<int, string>> row_order;
    if (valid_register(current.field_1, register_values) && ins_register[current.field_1] != -1)
        row_order.push_back({ins_register[current.field_1], current.field_1});
    if (valid_register(current.field_2, register_values) && ins_register[current.field_2] != -1)
        row_order.push_back({ins_register[current.field_2], current.field_2});
    if (valid_register(current.field_3, register_values) && ins_register[current.field_3] != -1)
        row_order.push_back({ins_register[current.field_3], current.field_3});
    int i = 0;
    sort(row_order.begin(), row_order.end());
    while (i < row_order.size())
    {
        perform_row(row_order[i].second);
        i++;
    }
}
toPrint print_normal_operation()
{
    toPrint curr;
    curr.startingCycle = clock_cycles;
    curr.endingCycle = clock_cycles;
    curr.instruction = "N.A";
    curr.RegisterChanged = "N.A.";
    curr.DRAMoperation = "N.A.";
    curr.DRAMchanges = "N.A.";
    return curr;
}
void add()
{
    struct Instruction current = instructs[PC];
    freeRegister();
    clock_cycles++;
    toPrint temp = print_normal_operation();
    if (current.field_1 == "$r0")
    {
        temp.RegisterChanged = "$r0 = " + to_string(0);
    }
    else if (is_integer(current.field_3))
    {
        register_values[current.field_1] = register_values[current.field_2] + stoi(current.field_3);
        temp.RegisterChanged = current.field_1 + " = " + to_string(register_values[current.field_1]);
    }
    else
    {
        register_values[current.field_1] = register_values[current.field_2] + register_values[current.field_3];
        temp.RegisterChanged = current.field_1 + " = " + to_string(register_values[current.field_1]);
    }

    temp.instruction = findInstruction(current);
    temp.address = to_string(PC * 4);
    parallelAction(temp);
    PC++;
}

void sub()
{
    struct Instruction current = instructs[PC];
    freeRegister();
    clock_cycles++;
    toPrint temp = print_normal_operation();
    if (current.field_1 == "$r0")
    {
        temp.RegisterChanged = "$r0 = " + to_string(0);
    }
    else if (is_integer(current.field_3))
    {
        register_values[current.field_1] = register_values[current.field_2] - stoi(current.field_3);
        temp.RegisterChanged = current.field_1 + " = " + to_string(register_values[current.field_1]);
    }
    else
    {
        register_values[current.field_1] = register_values[current.field_2] - register_values[current.field_3];
        temp.RegisterChanged = current.field_1 + " = " + to_string(register_values[current.field_1]);
    }

    temp.instruction = findInstruction(current);
    temp.address = to_string(PC * 4);
    parallelAction(temp);
    PC++;
}
void mul()
{
    struct Instruction current = instructs[PC];
    freeRegister();
    clock_cycles++;
    toPrint temp = print_normal_operation();
    if (current.field_1 == "$r0")
    {
        temp.RegisterChanged = "$r0 = " + to_string(0);
    }
    else if (is_integer(current.field_3))
    {
        register_values[current.field_1] = register_values[current.field_2] * stoi(current.field_3);
        temp.RegisterChanged = current.field_1 + " = " + to_string(register_values[current.field_1]);
    }
    else
    {
        register_values[current.field_1] = register_values[current.field_2] * register_values[current.field_3];
        temp.RegisterChanged = current.field_1 + " = " + to_string(register_values[current.field_1]);
    }

    temp.instruction = findInstruction(current);
    temp.address = to_string(PC * 4);
    parallelAction(temp);
    PC++;
}
void addi()
{
    struct Instruction current = instructs[PC];
    freeRegister();
    clock_cycles++;
    toPrint temp = print_normal_operation();
    if (current.field_1 == "$r0")
    {
        temp.RegisterChanged = "$r0 = " + to_string(0);
    }
    else
    {
        register_values[current.field_1] = register_values[current.field_2] + stoi(current.field_3);
        temp.RegisterChanged = current.field_1 + " = " + to_string(register_values[current.field_1]);
    }

    temp.instruction = findInstruction(current);
    temp.address = to_string(PC * 4);
    parallelAction(temp);
    PC++;
}

void beq()
{
    struct Instruction current = instructs[PC];
    freeRegister();
    clock_cycles++;
    toPrint temp = print_normal_operation();
    int old_PC = PC;
    if (register_values[current.field_1] == register_values[current.field_2])
    {
        PC = labelNo[current.field_3] - 1;
    }
    else
    {
        PC++;
    }
    temp.instruction = findInstruction(current);
    temp.address = to_string(old_PC * 4);
    parallelAction(temp);
}
void bne()
{
    struct Instruction current = instructs[PC];
    freeRegister();
    clock_cycles++;
    toPrint temp = print_normal_operation();
    int old_PC = PC;
    if (register_values[current.field_1] != register_values[current.field_2])
    {
        PC = labelNo[current.field_3] - 1;
    }
    else
    {
        PC++;
    }
    temp.instruction = findInstruction(current);
    temp.address = to_string(old_PC * 4);
    parallelAction(temp);
}
void slt()
{
    struct Instruction current = instructs[PC];
    freeRegister();
    clock_cycles++;
    toPrint temp = print_normal_operation();
    if (current.field_1 == "$r0")
    {
        temp.RegisterChanged = "$r0 = " + to_string(0);
    }
    else if (is_integer(current.field_3))
    {
        if (stoi(current.field_3) > register_values[current.field_2])
            register_values[current.field_1] = 1;
        else
            register_values[current.field_1] = 0;
        temp.RegisterChanged = current.field_1 + " = " + to_string(register_values[current.field_1]);
    }
    else
    {
        if (register_values[current.field_3] > register_values[current.field_2])
            register_values[current.field_1] = 1;
        else
            register_values[current.field_1] = 0;
        temp.RegisterChanged = current.field_1 + " = " + to_string(register_values[current.field_1]);
    }
    temp.instruction = findInstruction(current);
    temp.address = to_string(PC * 4);
    parallelAction(temp);
    PC++;
}
void j()
{
    struct Instruction current = instructs[PC];
    int old_PC = PC;
    PC = labelNo[current.field_1] - 1;
    clock_cycles++;
    toPrint temp = print_normal_operation();
    temp.instruction = findInstruction(current);
    temp.address = to_string(old_PC * 4);
    parallelAction(temp);
}
void lw()
{
    struct Instruction current = instructs[PC];
    if (current.field_1 == "$r0")
    {
        PC++;
        return;
    }
    optimizeLw();
    int address = register_values[current.field_3] + stoi(current.field_2);
    DRAM_ins temp;
    temp.ins_number = PC;
    temp.type = 0;
    temp.memory_address = address;
    temp.reg = current.field_1;

    ins_register[current.field_1] = address / 1024;
    DRAM_queues[address / 1024].push_back(temp);
    total_queue_size++;

    PC++;
}

void sw()
{
    struct Instruction current = instructs[PC];
    freeRegister();

    int address = register_values[current.field_3] + stoi(current.field_2);
    DRAM_ins temp;
    temp.ins_number = PC;
    temp.type = 1;
    temp.memory_address = address;
    temp.reg = current.field_1;
    temp.value = register_values[current.field_1];
 
    DRAM_queues[address / 1024].push_back(temp);
    total_queue_size++;

    PC++;
}
void process()
{
    int execution_no = 1;
    PC = 0;
    for (int j = 0; j < instructs.size(); j++)
    {
        ins_count[j] = 0;
    }
    while (PC < instructs.size())
    {
        //completed_just = false;
        ins_count[PC]++;
        struct Instruction current = instructs[PC];
        int action = operation[current.name];
        if(action!=8 && action!=9)op_count[action]++;
        //all clock cycles are incremented inside the functions
        switch (action)
        {
        case 1:
            add();
            break;
        case 2:
            sub();
            break;
        case 3:
            mul();
            break;
        case 4:
            beq();
            break;
        case 5:
            bne();
            break;
        case 6:
            slt();
            break;
        case 7:
            j();
            break;
        case 8:
            lw();
            break;
        case 9:
            sw();
            break;
        case 10:
            addi();
            break;
        }
    }
    if (total_queue_size > 0 || curr_ins_num != -1)
    {
        complete_remaining(); //this function simply completes the remaining instructions starting from the current cycle
    }
    if (row_buffer != -1)
    {
        writeBack(row_buffer);
    }
}

void PrintData()
{
    cout << "\nTotal number of cycles: " << clock_cycles << endl;
    cout << "Total number of row buffer updates(loading new row into buffer or modifying row buffer): " << row_buffer_updates << endl;
    cout << "\nMemory content at the end of the execution:\n\n";
    for (int i = 0; i < (1 << 20); i += 4)
    {
        if (memory[i] != 0)
        {
            cout << i << "-" << i + 3 << ": " << memory[i] << endl;
        }
    }
    cout << endl;
    cout << "Every cycle description\n\n";
    cout << left << setw(18) << "Cycle numbers";
    cout << left << setw(30) << "Instructions";
    cout << left << setw(20) << "Register changed";
    cout << left << setw(50) << "DRAM operations";
    cout << left << setw(30) << "DRAM changes";
    cout << left << setw(40) << "Address of completed instruction";
    cout << "\n\n";
    for (auto u : prints)
    {
        string cycle;
        if (u.startingCycle == u.endingCycle)
        {
            cycle = "cycle " + to_string(u.startingCycle) + ":";
        }
        else
        {
            cycle = "cycle " + to_string(u.startingCycle) + "-" + to_string(u.endingCycle) + ":";
        }
        cout << left << setw(18) << cycle;
        cout << left << setw(30) << u.instruction;
        cout << left << setw(20) << ifZero(u.RegisterChanged);
        cout << left << setw(50) << u.DRAMoperation;
        cout << left << setw(30) << ifZero(u.DRAMchanges);
        cout << left << setw(40) << u.address;
        cout << "\n";
    }
    cout << "\n";
    cout << "The number of times each instruction was read is given below : \n"
         << endl;
    for (int i = 0; i < instructs.size(); i++)
    {
        cout << "Instruction no: " << std::dec << i + 1 << " was read " << std::dec << ins_count[i] << " times." << endl;
    }

    cout << "\nThe number of times each type of instruction was executed is given below : \n"
         << endl;
    for (int i = 1; i < 11; i++)
    {
        cout << "Operation " << intTostr_operation[i] << " was executed " << std::dec << op_count[i] << " times." << endl;
    }
    cout << endl;
}
int main(int argc, char *argv[])
{
    validFile = true;
    if (argc < 4)
    {
        cout << "Invalid arguments\n";
        return -1;
    }
    //Taking file name, row and column access delays from the command line
    string file_name = argv[1];
    ROW_ACCESS_DELAY = stoi(argv[2]);
    COL_ACCESS_DELAY = stoi(argv[3]);
    if (ROW_ACCESS_DELAY < 1 || COL_ACCESS_DELAY < 1)
    {
        cout << "Invalid arguments\n";
        return -1;
    }
    ifstream file(file_name);
    string current_line;
    map_register_numbers();
    initialise_Registers();
    map_operations();
    validFile = true;
    while (getline(file, current_line))
    {
        if (ifEmpty(current_line))
            continue;
        pair<int, Instruction> temp = Create_structs(current_line, register_values, instructs.size());
        if (temp.first == 1)
        {

            instructs.push_back(temp.second);
            //cout<<temp.second.name<<" "<<instructs.size()<<endl;
        }
        else if (temp.first == 2)
        {
            continue;
        }
        else
        {
            validFile = false;
        }
    }
    if (!validFile)
    {
        //cout << "ok";
        cout << "Invalid MIPS program" << endl;
        return -1;
    }
    labelNo = getLabels();
    pair<bool, bool> sim = simulate(instructs, operation, register_numbers);
    if (sim.first)
    {
        cout << "Time limit exceeded !" << endl;
        return -1;
    }
    if (sim.second)
    {
        cout << "Invalid MIPS program" << endl; //due to wrong lw and sw addresses
        return -1;
    }
    PC = 0;
    clock_cycles = 0;
    initialise_Registers();
    process();
    PrintData();
    return 0;
}
