VERSION 5.8 ;
BUSBITCHARS "[]" ;
DIVIDERCHAR "/" ;
UNITS
    DATABASE MICRONS 1000 ;
END UNITS

VIA RAM8x8_via2_3_480_480_1_1_320_320
  VIARULE M1M2_PR ;
  CUTSIZE 0.15 0.15 ;
  LAYERS met1 via met2 ;
  CUTSPACING 0.17 0.17 ;
  ENCLOSURE 0.085 0.165 0.165 0.085 ;
END RAM8x8_via2_3_480_480_1_1_320_320

VIA RAM8x8_via3_4_480_480_1_1_400_400
  VIARULE M2M3_PR ;
  CUTSIZE 0.2 0.2 ;
  LAYERS met2 via2 met3 ;
  CUTSPACING 0.2 0.2 ;
  ENCLOSURE 0.14 0.085 0.065 0.14 ;
END RAM8x8_via3_4_480_480_1_1_400_400

MACRO RAM8x8
  FOREIGN RAM8x8 0 0 ;
  CLASS BLOCK ;
  SIZE 122.82 BY 24.48 ;
  PIN clk
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met3 ;
        RECT  122.02 1.55 122.82 1.85 ;
    END
  END clk
  PIN we[0]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met3 ;
        RECT  122.02 2.91 122.82 3.21 ;
    END
  END we[0]
  PIN addr[0]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met3 ;
        RECT  122.02 4.27 122.82 4.57 ;
    END
  END addr[0]
  PIN addr[1]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met3 ;
        RECT  122.02 6.99 122.82 7.29 ;
    END
  END addr[1]
  PIN addr[2]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met3 ;
        RECT  122.02 5.63 122.82 5.93 ;
    END
  END addr[2]
  PIN D[0]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  2 23.995 2.14 24.48 ;
    END
  END D[0]
  PIN D[1]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  13.96 23.995 14.1 24.48 ;
    END
  END D[1]
  PIN D[2]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  26.84 23.995 26.98 24.48 ;
    END
  END D[2]
  PIN D[3]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  40.64 23.995 40.78 24.48 ;
    END
  END D[3]
  PIN D[4]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  52.6 23.995 52.74 24.48 ;
    END
  END D[4]
  PIN D[5]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  66.4 23.995 66.54 24.48 ;
    END
  END D[5]
  PIN D[6]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  79.28 23.995 79.42 24.48 ;
    END
  END D[6]
  PIN D[7]
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  92.16 23.995 92.3 24.48 ;
    END
  END D[7]
  PIN Q0[0]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  8.44 23.995 8.58 24.48 ;
    END
  END Q0[0]
  PIN Q0[1]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  22.24 23.995 22.38 24.48 ;
    END
  END Q0[1]
  PIN Q0[2]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  35.12 23.995 35.26 24.48 ;
    END
  END Q0[2]
  PIN Q0[3]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  48 23.995 48.14 24.48 ;
    END
  END Q0[3]
  PIN Q0[4]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  60.88 23.995 61.02 24.48 ;
    END
  END Q0[4]
  PIN Q0[5]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  74.68 23.995 74.82 24.48 ;
    END
  END Q0[5]
  PIN Q0[6]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  87.56 23.995 87.7 24.48 ;
    END
  END Q0[6]
  PIN Q0[7]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  100.44 23.995 100.58 24.48 ;
    END
  END Q0[7]
  PIN Q1[0]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  12.12 23.995 12.26 24.48 ;
    END
  END Q1[0]
  PIN Q1[1]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  25.92 23.995 26.06 24.48 ;
    END
  END Q1[1]
  PIN Q1[2]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  38.8 23.995 38.94 24.48 ;
    END
  END Q1[2]
  PIN Q1[3]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  51.68 23.995 51.82 24.48 ;
    END
  END Q1[3]
  PIN Q1[4]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  64.56 23.995 64.7 24.48 ;
    END
  END Q1[4]
  PIN Q1[5]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  78.36 23.995 78.5 24.48 ;
    END
  END Q1[5]
  PIN Q1[6]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  91.24 23.995 91.38 24.48 ;
    END
  END Q1[6]
  PIN Q1[7]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER met2 ;
        RECT  104.12 23.995 104.26 24.48 ;
    END
  END Q1[7]
  PIN VSS
    DIRECTION INOUT ;
    USE GROUND ;
    PORT
      LAYER met3 ;
        RECT  122.52 19.76 122.82 20.24 ;
        RECT  0 19.76 0.3 20.24 ;
      LAYER met2 ;
        RECT  119.76 24.34 120.24 24.48 ;
        RECT  119.76 0 120.24 0.14 ;
        RECT  79.76 24.34 80.24 24.48 ;
        RECT  79.76 0 80.24 0.14 ;
        RECT  39.76 24.34 40.24 24.48 ;
        RECT  39.76 0 40.24 0.14 ;
      LAYER met1 ;
        RECT  122.68 21.52 122.82 22 ;
        RECT  0 21.52 0.14 22 ;
        RECT  122.68 16.08 122.82 16.56 ;
        RECT  0 16.08 0.14 16.56 ;
        RECT  122.68 10.64 122.82 11.12 ;
        RECT  0 10.64 0.14 11.12 ;
        RECT  122.68 5.2 122.82 5.68 ;
        RECT  0 5.2 0.14 5.68 ;
        RECT  122.68 -0.24 122.82 0.24 ;
        RECT  0 -0.24 0.14 0.24 ;
    END
  END VSS
  PIN VDD
    DIRECTION INOUT ;
    USE POWER ;
    PORT
      LAYER met3 ;
        RECT  122.52 9.76 122.82 10.24 ;
        RECT  0 9.76 0.3 10.24 ;
      LAYER met2 ;
        RECT  99.76 24.34 100.24 24.48 ;
        RECT  99.76 0 100.24 0.14 ;
        RECT  59.76 24.34 60.24 24.48 ;
        RECT  59.76 0 60.24 0.14 ;
        RECT  19.76 24.34 20.24 24.48 ;
        RECT  19.76 0 20.24 0.14 ;
      LAYER met1 ;
        RECT  122.68 24.24 122.82 24.72 ;
        RECT  0 24.24 0.14 24.72 ;
        RECT  122.68 18.8 122.82 19.28 ;
        RECT  0 18.8 0.14 19.28 ;
        RECT  122.68 13.36 122.82 13.84 ;
        RECT  0 13.36 0.14 13.84 ;
        RECT  122.68 7.92 122.82 8.4 ;
        RECT  0 7.92 0.14 8.4 ;
        RECT  122.68 2.48 122.82 2.96 ;
        RECT  0 2.48 0.14 2.96 ;
    END
  END VDD
  OBS
    LAYER li1 ;
     RECT  0 -0.085 122.82 24.565 ;
    LAYER met1 ;
     RECT  0 -0.24 122.82 24.72 ;
    LAYER met2 ;
     RECT  19.76 0 20.24 0.44 ;
     RECT  39.76 -0.24 40.24 0.44 ;
     RECT  79.76 -0.24 80.24 0.44 ;
     RECT  13.5 0.44 26.52 0.95 ;
     RECT  39.26 0.44 40.24 0.95 ;
     RECT  59.76 0 60.24 0.95 ;
     RECT  13.5 0.95 46.3 1.12 ;
     RECT  59.04 0.95 60.24 1.12 ;
     RECT  78.82 0.44 80.24 1.12 ;
     RECT  99.76 0 100.24 1.12 ;
     RECT  119.76 -0.24 120.24 1.12 ;
     RECT  1.54 1.12 1.68 2.14 ;
     RECT  13.5 1.12 67.46 2.14 ;
     RECT  78.82 1.12 80.8 2.14 ;
     RECT  91.7 1.12 100.24 2.14 ;
     RECT  109.64 1.12 121.74 2.14 ;
     RECT  1.54 2.14 121.74 5.03 ;
     RECT  0.16 5.03 121.74 6.7 ;
     RECT  1.54 6.7 121.74 13.02 ;
     RECT  1.54 13.02 122.2 16.9 ;
     RECT  1.54 16.9 121.74 17.92 ;
     RECT  1.54 17.92 121.28 20.3 ;
     RECT  1.54 20.3 109.78 20.64 ;
     RECT  1.54 20.64 104.26 22.34 ;
     RECT  2 22.34 104.26 24.14 ;
     RECT  39.76 24.14 40.24 24.48 ;
     RECT  79.76 24.14 80.24 24.48 ;
     RECT  119.76 20.3 120.24 24.48 ;
     RECT  19.76 24.14 20.24 24.72 ;
     RECT  59.76 24.14 60.24 24.72 ;
     RECT  99.76 24.14 100.24 24.72 ;
    LAYER met3 ;
     RECT  0 9.76 0.08 20.24 ;
     RECT  0.08 4.95 25.38 20.24 ;
     RECT  25.38 3.59 32.74 20.24 ;
     RECT  32.74 0.87 59.26 20.24 ;
     RECT  59.26 1.55 79.04 20.24 ;
     RECT  79.04 6.31 94.22 20.24 ;
     RECT  94.22 9.76 109.56 20.24 ;
     RECT  109.56 1.55 122.42 20.24 ;
     RECT  122.42 9.76 122.82 20.24 ;
  END
END RAM8x8
END LIBRARY
