V3 46
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/clk_div.vhd 2023/12/14.18:28:32 P.20131013
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/control.vhd 2023/12/14.18:46:50 P.20131013
EN work/control 1702579612 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/control.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/control/Behavioral 1702579613 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/control.vhd \
      EN work/control 1702579612
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/idea_com.vhd 2023/12/14.18:28:32 P.20131013
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/idea_com_inner.vhd 2023/12/14.18:28:32 P.20131013
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/idea_single.vhd 2023/12/14.18:28:32 P.20131013
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/mux2x1.vhd 2023/12/14.21:00:02 P.20131013
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/register_16b.vhd 2023/12/14.18:28:32 P.20131013
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/rxcver.vhd 2023/12/14.18:28:32 P.20131013
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/txmit.vhd 2023/12/14.18:28:32 P.20131013
FL /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/uart.vhd 2023/12/14.18:28:32 P.20131013
FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/clk_div.vhd 2023/12/14.18:28:32 P.20131013
EN work/clk_div 1702627581 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/clk_div.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/clk_div/Behavioral 1702627582 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/clk_div.vhd \
      EN work/clk_div 1702627581
FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/idea_com.vhd 2023/12/14.18:28:32 P.20131013
EN work/idea_com 1702627585 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/idea_com.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/idea_com/Behavioral 1702627586 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/idea_com.vhd \
      EN work/idea_com 1702627585 CP clk_div CP idea_com_inner
FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/idea_com_inner.vhd 2023/12/14.18:28:32 P.20131013
EN work/idea_com_inner 1702627583 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/idea_com_inner.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/idea_com_inner/Behavioral 1702627584 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/idea_com_inner.vhd \
      EN work/idea_com_inner 1702627583 CP uart CP idea_single CP mux2x1
FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/idea_single.vhd 2023/12/14.18:28:32 P.20131013
EN work/idea_single 1702627577 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/idea_single.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/idea_single/Structural 1702627578 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/idea_single.vhd \
      EN work/idea_single 1702627577
FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/mux2x1.vhd 2023/12/14.21:00:02 P.20131013
EN work/mux2x1 1702627579 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/mux2x1.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/mux2x1/Behavioral 1702627580 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/mux2x1.vhd \
      EN work/mux2x1 1702627579
FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/register_16b.vhd 2023/12/14.20:25:13 P.20131013
EN work/register_16b 1702627565 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/register_16b.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/register_16b/Behavioral 1702627566 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/register_16b.vhd \
      EN work/register_16b 1702627565
FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/rxcver.vhd 2023/12/14.18:28:32 P.20131013
EN work/rxcver 1702627573 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/rxcver.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/std_logic_misc 1381692178 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/rxcver/behavior 1702627574 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/rxcver.vhd \
      EN work/rxcver 1702627573
FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/txmit.vhd 2023/12/14.18:28:32 P.20131013
EN work/txmit 1702627571 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/txmit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/std_logic_misc 1381692178 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/txmit/behavior 1702627572 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/txmit.vhd \
      EN work/txmit 1702627571
FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/uart.vhd 2023/12/14.18:28:32 P.20131013
EN work/uart 1702627575 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/uart.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/std_logic_misc 1381692178 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/uart/behavior 1702627576 \
      FL /home/ise/my_shared_folder/EIT-VHDL-SDL_backup/assignments/rcs1/uart.vhd \
      EN work/uart 1702627575 CP txmit CP rxcver
