// Seed: 4281567814
module module_0 #(
    parameter id_12 = 32'd55,
    parameter id_2  = 32'd79
) (
    input logic id_1,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input id_9,
    output id_10,
    input reg id_11,
    inout _id_12,
    output id_13,
    output id_14
);
  type_0 id_15 (
      id_10,
      1
  );
  logic id_16;
  always id_8 = id_9[id_12];
  assign id_3 = 1 | 1;
  logic id_17;
  initial begin
    if (id_8[1'b0]) id_13 <= id_13;
    id_11 <= id_11;
  end
  logic id_18, id_19;
  always #id_20 begin
    id_4 <= id_17[id_2] * 1'd0;
    id_15 = id_14;
  end
  assign id_9 = id_19;
endmodule : id_21
