// Seed: 1739061736
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  id_5(
      id_2, 1
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  id_3(
      1
  ); module_0(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1'b0;
  module_0(
      id_3, id_3, id_3, id_3
  );
  always id_1 <= id_2;
endmodule
