
crypto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .ARM.exidx    00000008  080001e4  080001e4  000081e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .flashtext    00000000  080001ec  080001ec  000186fc  2**0
                  CONTENTS
  3 .text         0000ce34  080001f0  080001f0  000081f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .data         000006fc  20000000  0800d024  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00002f18  20000700  0800d728  00018700  2**3
                  ALLOC
  6 ._usrstack    00000100  20003618  08010640  00018700  2**0
                  ALLOC
  7 .comment      00000052  00000000  00000000  000186fc  2**0
                  CONTENTS, READONLY
  8 .ARM.attributes 00000031  00000000  00000000  0001874e  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000918  00000000  00000000  00018780  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0002312e  00000000  00000000  00019098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00007dbb  00000000  00000000  0003c1c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009568  00000000  00000000  00043f81  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  0000520c  00000000  00000000  0004d4ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000974f  00000000  00000000  000526f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00016705  00000000  00000000  0005be47  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000010a8  00000000  00000000  0007254c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <ITM_SendChar>:
 * The function returns when no debugger is connected that has booked the output.  
 * It is blocking when a debugger is connected, but the previous character send is not transmitted. 
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if(ch == '\n') ITM_SendChar('\r');
 80001f0:	280a      	cmp	r0, #10
 80001f2:	d015      	beq.n	8000220 <ITM_SendChar+0x30>
  
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA)  &&
 80001f4:	4b15      	ldr	r3, [pc, #84]	; (800024c <ITM_SendChar+0x5c>)
 80001f6:	68db      	ldr	r3, [r3, #12]
 80001f8:	01d9      	lsls	r1, r3, #7
 80001fa:	d510      	bpl.n	800021e <ITM_SendChar+0x2e>
      (ITM->TCR & ITM_TCR_ITMENA)                  &&
 80001fc:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 8000200:	f8d1 3e80 	ldr.w	r3, [r1, #3712]	; 0xe80
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if(ch == '\n') ITM_SendChar('\r');
  
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA)  &&
 8000204:	07da      	lsls	r2, r3, #31
 8000206:	d50a      	bpl.n	800021e <ITM_SendChar+0x2e>
      (ITM->TCR & ITM_TCR_ITMENA)                  &&
      (ITM->TER & (1UL << 0))  ) 
 8000208:	f8d1 3e00 	ldr.w	r3, [r1, #3584]	; 0xe00
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if(ch == '\n') ITM_SendChar('\r');
  
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA)  &&
      (ITM->TCR & ITM_TCR_ITMENA)                  &&
 800020c:	07db      	lsls	r3, r3, #31
 800020e:	d506      	bpl.n	800021e <ITM_SendChar+0x2e>
      (ITM->TER & (1UL << 0))  ) 
  {
    while (ITM->PORT[0].u32 == 0);
 8000210:	680b      	ldr	r3, [r1, #0]
 8000212:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000216:	2b00      	cmp	r3, #0
 8000218:	d0fa      	beq.n	8000210 <ITM_SendChar+0x20>
    ITM->PORT[0].u8 = (uint8_t) ch;
 800021a:	b2c3      	uxtb	r3, r0
 800021c:	7013      	strb	r3, [r2, #0]
  }  
  return (ch);
}
 800021e:	4770      	bx	lr
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if(ch == '\n') ITM_SendChar('\r');
  
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA)  &&
 8000220:	4b0a      	ldr	r3, [pc, #40]	; (800024c <ITM_SendChar+0x5c>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	01d9      	lsls	r1, r3, #7
 8000226:	d5e5      	bpl.n	80001f4 <ITM_SendChar+0x4>
      (ITM->TCR & ITM_TCR_ITMENA)                  &&
 8000228:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 800022c:	f8d1 3e80 	ldr.w	r3, [r1, #3712]	; 0xe80
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if(ch == '\n') ITM_SendChar('\r');
  
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA)  &&
 8000230:	07da      	lsls	r2, r3, #31
 8000232:	d5df      	bpl.n	80001f4 <ITM_SendChar+0x4>
      (ITM->TCR & ITM_TCR_ITMENA)                  &&
      (ITM->TER & (1UL << 0))  ) 
 8000234:	f8d1 3e00 	ldr.w	r3, [r1, #3584]	; 0xe00
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if(ch == '\n') ITM_SendChar('\r');
  
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA)  &&
      (ITM->TCR & ITM_TCR_ITMENA)                  &&
 8000238:	07db      	lsls	r3, r3, #31
 800023a:	d5db      	bpl.n	80001f4 <ITM_SendChar+0x4>
      (ITM->TER & (1UL << 0))  ) 
  {
    while (ITM->PORT[0].u32 == 0);
 800023c:	680b      	ldr	r3, [r1, #0]
 800023e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000242:	2b00      	cmp	r3, #0
 8000244:	d0fa      	beq.n	800023c <ITM_SendChar+0x4c>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8000246:	230d      	movs	r3, #13
 8000248:	7013      	strb	r3, [r2, #0]
 800024a:	e7d3      	b.n	80001f4 <ITM_SendChar+0x4>
 800024c:	e000edf0 	.word	0xe000edf0

08000250 <test2>:
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 8000250:	4a05      	ldr	r2, [pc, #20]	; (8000268 <test2+0x18>)
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 8000252:	4806      	ldr	r0, [pc, #24]	; (800026c <test2+0x1c>)
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 8000254:	6813      	ldr	r3, [r2, #0]
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 8000256:	2102      	movs	r1, #2
*******************************************************************************/

void test2 (void)
{
	static int i= 0;
	i++;
 8000258:	3301      	adds	r3, #1
 800025a:	6013      	str	r3, [r2, #0]
  if (i&1)
 800025c:	07db      	lsls	r3, r3, #31
 800025e:	d401      	bmi.n	8000264 <test2+0x14>
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
  }
  else
  {
    GPIO_SetBits(GPIOB, GPIO_Pin_1);				// org
 8000260:	f005 b842 	b.w	80052e8 <GPIO_SetBits>
{
	static int i= 0;
	i++;
  if (i&1)
  {
    GPIO_ResetBits(GPIOB, GPIO_Pin_1);			 // org
 8000264:	f005 b842 	b.w	80052ec <GPIO_ResetBits>
 8000268:	20000700 	.word	0x20000700
 800026c:	40010c00 	.word	0x40010c00

08000270 <Test1>:
  Test1	- For pin toggle

*******************************************************************************/

void Test1 (void)
{
 8000270:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000272:	2008      	movs	r0, #8
  Test1	- For pin toggle

*******************************************************************************/

void Test1 (void)
{
 8000274:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000276:	2101      	movs	r1, #1
 8000278:	f005 fc7c 	bl	8005b74 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
 800027c:	2402      	movs	r4, #2
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 800027e:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000280:	2303      	movs	r3, #3
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000282:	4806      	ldr	r0, [pc, #24]	; (800029c <Test1+0x2c>)
 8000284:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = GPIO_Pin_1;
 8000286:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 800028a:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800028e:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000292:	f004 ffab 	bl	80051ec <GPIO_Init>
}
 8000296:	b002      	add	sp, #8
 8000298:	bd10      	pop	{r4, pc}
 800029a:	bf00      	nop
 800029c:	40010c00 	.word	0x40010c00

080002a0 <DisableFirmwareDownloadPort>:
  DisableFirmwareDownloadPort

*******************************************************************************/

void DisableFirmwareDownloadPort (void)
{
 80002a0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);
 80002a2:	2010      	movs	r0, #16
  DisableFirmwareDownloadPort

*******************************************************************************/

void DisableFirmwareDownloadPort (void)
{
 80002a4:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);
 80002a6:	2101      	movs	r1, #1
 80002a8:	f005 fc64 	bl	8005b74 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
 80002ac:	2204      	movs	r2, #4
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002ae:	2303      	movs	r3, #3

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 80002b0:	2430      	movs	r4, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 80002b2:	4806      	ldr	r0, [pc, #24]	; (80002cc <DisableFirmwareDownloadPort+0x2c>)
 80002b4:	eb0d 0102 	add.w	r1, sp, r2

// enable port clock
  RCC_APB2PeriphClockCmd(FIRMWARE_DL_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 80002b8:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN_FLOATING;
 80002bc:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002c0:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(FIRMWARE_DL_PIN_PORT, &GPIO_InitStructure);
 80002c4:	f004 ff92 	bl	80051ec <GPIO_Init>

}
 80002c8:	b002      	add	sp, #8
 80002ca:	bd10      	pop	{r4, pc}
 80002cc:	40011000 	.word	0x40011000

080002d0 <DisableSmartcardLED>:
	not installed

*******************************************************************************/

void DisableSmartcardLED (void)
{
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop

080002d4 <EnableSmartcardLED>:


*******************************************************************************/

void EnableSmartcardLED (void)
{
 80002d4:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);
 80002d6:	2004      	movs	r0, #4


*******************************************************************************/

void EnableSmartcardLED (void)
{
 80002d8:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);
 80002da:	2101      	movs	r1, #1
 80002dc:	f005 fc4a 	bl	8005b74 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
 80002e0:	2480      	movs	r4, #128	; 0x80
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80002e2:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002e4:	2303      	movs	r3, #3
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 80002e6:	4806      	ldr	r0, [pc, #24]	; (8000300 <EnableSmartcardLED+0x2c>)
 80002e8:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(SMARTCARD_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_LED_PIN;
 80002ea:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80002ee:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80002f2:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(SMARTCARD_LED_PIN_PORT, &GPIO_InitStructure);
 80002f6:	f004 ff79 	bl	80051ec <GPIO_Init>

}
 80002fa:	b002      	add	sp, #8
 80002fc:	bd10      	pop	{r4, pc}
 80002fe:	bf00      	nop
 8000300:	40010800 	.word	0x40010800

08000304 <EnableOATHLED>:


*******************************************************************************/

void EnableOATHLED (void)
{
 8000304:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);
 8000306:	2008      	movs	r0, #8


*******************************************************************************/

void EnableOATHLED (void)
{
 8000308:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);
 800030a:	2101      	movs	r1, #1
 800030c:	f005 fc32 	bl	8005b74 <RCC_APB2PeriphClockCmd>

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
 8000310:	2401      	movs	r4, #1
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000312:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000314:	2303      	movs	r3, #3
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 8000316:	4806      	ldr	r0, [pc, #24]	; (8000330 <EnableOATHLED+0x2c>)
 8000318:	a901      	add	r1, sp, #4

// enable port clock
  RCC_APB2PeriphClockCmd(OATH_LED_PERIPH, ENABLE);

// set pin modes
  GPIO_InitStructure.GPIO_Pin   = OATH_LED_PIN;
 800031a:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 800031e:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000322:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(OATH_LED_PIN_PORT, &GPIO_InitStructure);
 8000326:	f004 ff61 	bl	80051ec <GPIO_Init>

}
 800032a:	b002      	add	sp, #8
 800032c:	bd10      	pop	{r4, pc}
 800032e:	bf00      	nop
 8000330:	40010c00 	.word	0x40010c00

08000334 <EnableButton>:
  EnableButton

*******************************************************************************/

void EnableButton (void)
{
 8000334:	b510      	push	{r4, lr}

  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);
 8000336:	2004      	movs	r0, #4
  EnableButton

*******************************************************************************/

void EnableButton (void)
{
 8000338:	b082      	sub	sp, #8

  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);
 800033a:	2101      	movs	r1, #1
 800033c:	f005 fc1a 	bl	8005b74 <RCC_APB2PeriphClockCmd>

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
 8000340:	2401      	movs	r4, #1
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
 8000342:	2248      	movs	r2, #72	; 0x48
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000344:	2303      	movs	r3, #3
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 8000346:	4806      	ldr	r0, [pc, #24]	; (8000360 <EnableButton+0x2c>)
 8000348:	a901      	add	r1, sp, #4
  GPIO_InitTypeDef  GPIO_InitStructure;


  RCC_APB2PeriphClockCmd(BUTTON_PERIPH, ENABLE);

  GPIO_InitStructure.GPIO_Pin =  BUTTON_PIN;
 800034a:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IPU;
 800034e:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000352:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(BUTTON_PIN_PORT, &GPIO_InitStructure);
 8000356:	f004 ff49 	bl	80051ec <GPIO_Init>
}
 800035a:	b002      	add	sp, #8
 800035c:	bd10      	pop	{r4, pc}
 800035e:	bf00      	nop
 8000360:	40010800 	.word	0x40010800

08000364 <EnableTimer2>:
  EnableTimer2

*******************************************************************************/

void EnableTimer2 (void)
{
 8000364:	b510      	push	{r4, lr}


/* TIM2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000366:	2001      	movs	r0, #1
  EnableTimer2

*******************************************************************************/

void EnableTimer2 (void)
{
 8000368:	b084      	sub	sp, #16


/* TIM2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800036a:	4601      	mov	r1, r0
 800036c:	f005 fc0e 	bl	8005b8c <RCC_APB1PeriphClockCmd>
TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
 8000370:	2400      	movs	r4, #0

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
 8000372:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
 8000376:	2209      	movs	r2, #9
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000378:	a901      	add	r1, sp, #4
 800037a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
 800037e:	f8ad 3004 	strh.w	r3, [sp, #4]
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);

TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

/* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 9;
 8000382:	f8ad 2008 	strh.w	r2, [sp, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = 7200;
  TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
 8000386:	f8ad 400a 	strh.w	r4, [sp, #10]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800038a:	f8ad 4006 	strh.w	r4, [sp, #6]

  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800038e:	f006 f82b 	bl	80063e8 <TIM_TimeBaseInit>

/* TIM2 enable counter */
    TIM_Cmd(TIM2, ENABLE);
 8000392:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000396:	2101      	movs	r1, #1
 8000398:	f006 faec 	bl	8006974 <TIM_Cmd>

    /* Enable TIM2 Update interrupt */
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 800039c:	2101      	movs	r1, #1
 800039e:	460a      	mov	r2, r1
 80003a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003a4:	f006 fb04 	bl	80069b0 <TIM_ITConfig>

  NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 80003a8:	221c      	movs	r2, #28
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80003aa:	2301      	movs	r3, #1
    NVIC_Init(&NVIC_InitStructure);
 80003ac:	4668      	mov	r0, sp

  NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80003ae:	f88d 4001 	strb.w	r4, [sp, #1]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80003b2:	f88d 4002 	strb.w	r4, [sp, #2]
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);

  NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the TIM2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 80003b6:	f88d 2000 	strb.w	r2, [sp]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80003ba:	f88d 3003 	strb.w	r3, [sp, #3]
    NVIC_Init(&NVIC_InitStructure);
 80003be:	f003 fa0f 	bl	80037e0 <NVIC_Init>

}
 80003c2:	b004      	add	sp, #16
 80003c4:	bd10      	pop	{r4, pc}
 80003c6:	bf00      	nop

080003c8 <ReadButton>:
 ReadButton

*******************************************************************************/

uint8_t ReadButton(void){
return GPIO_ReadInputDataBit(BUTTON_PIN_PORT,BUTTON_PIN);
 80003c8:	4801      	ldr	r0, [pc, #4]	; (80003d0 <ReadButton+0x8>)
 80003ca:	2101      	movs	r1, #1
 80003cc:	f004 bf78 	b.w	80052c0 <GPIO_ReadInputDataBit>
 80003d0:	40010800 	.word	0x40010800

080003d4 <SwitchSmartcardLED>:
*******************************************************************************/

void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 80003d4:	2801      	cmp	r0, #1
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 80003d6:	f04f 0180 	mov.w	r1, #128	; 0x80
 80003da:	4803      	ldr	r0, [pc, #12]	; (80003e8 <SwitchSmartcardLED+0x14>)
*******************************************************************************/

void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 80003dc:	d001      	beq.n	80003e2 <SwitchSmartcardLED+0xe>
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
  }
  else
  {
    GPIO_SetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 80003de:	f004 bf83 	b.w	80052e8 <GPIO_SetBits>
void SwitchSmartcardLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
  {
    GPIO_ResetBits(SMARTCARD_LED_PIN_PORT, SMARTCARD_LED_PIN);
 80003e2:	f004 bf83 	b.w	80052ec <GPIO_ResetBits>
 80003e6:	bf00      	nop
 80003e8:	40010800 	.word	0x40010800

080003ec <SwitchOATHLED>:
*******************************************************************************/

void SwitchOATHLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
 80003ec:	2801      	cmp	r0, #1
 80003ee:	d003      	beq.n	80003f8 <SwitchOATHLED+0xc>
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
  }
  else
  {
    GPIO_ResetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 80003f0:	4803      	ldr	r0, [pc, #12]	; (8000400 <SwitchOATHLED+0x14>)
 80003f2:	2101      	movs	r1, #1
 80003f4:	f004 bf7a 	b.w	80052ec <GPIO_ResetBits>
void SwitchOATHLED (FunctionalState NewState)
{

  if (NewState == ENABLE)
  {
    GPIO_SetBits(OATH_LED_PIN_PORT, OATH_LED_PIN);
 80003f8:	4601      	mov	r1, r0
 80003fa:	4801      	ldr	r0, [pc, #4]	; (8000400 <SwitchOATHLED+0x14>)
 80003fc:	f004 bf74 	b.w	80052e8 <GPIO_SetBits>
 8000400:	40010c00 	.word	0x40010c00

08000404 <StartBlinkingOATHLED>:

}


void StartBlinkingOATHLED(uint8_t times){
blinkOATHLEDTimes+=times;
 8000404:	4b02      	ldr	r3, [pc, #8]	; (8000410 <StartBlinkingOATHLED+0xc>)
 8000406:	781a      	ldrb	r2, [r3, #0]
 8000408:	4410      	add	r0, r2
 800040a:	7018      	strb	r0, [r3, #0]
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	20000710 	.word	0x20000710

08000414 <Set_USBClock>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void Set_USBClock(void)
{
 8000414:	b508      	push	{r3, lr}
  /* USBCLK = PLLCLK */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000416:	2000      	movs	r0, #0
 8000418:	f005 fb1c 	bl	8005a54 <RCC_USBCLKConfig>

  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
}
 800041c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USBCLK = PLLCLK */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);

  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 8000420:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000424:	2101      	movs	r1, #1
 8000426:	f005 bbb1 	b.w	8005b8c <RCC_APB1PeriphClockCmd>
 800042a:	bf00      	nop

0800042c <Enter_LowPowerMode>:
*******************************************************************************/

void Enter_LowPowerMode(void)
{
  /* Set the device state to suspend */
  bDeviceState = SUSPENDED;
 800042c:	4b01      	ldr	r3, [pc, #4]	; (8000434 <Enter_LowPowerMode+0x8>)
 800042e:	2203      	movs	r2, #3
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	4770      	bx	lr
 8000434:	20002bf4 	.word	0x20002bf4

08000438 <Leave_LowPowerMode>:
void Leave_LowPowerMode(void)
{
  DEVICE_INFO *pInfo = Device_Info;

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
 8000438:	4b05      	ldr	r3, [pc, #20]	; (8000450 <Leave_LowPowerMode+0x18>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	7a9b      	ldrb	r3, [r3, #10]
 800043e:	b91b      	cbnz	r3, 8000448 <Leave_LowPowerMode+0x10>
    /* Device configured */
    bDeviceState = CONFIGURED;
  }
  else
  {
    bDeviceState = ATTACHED;
 8000440:	4b04      	ldr	r3, [pc, #16]	; (8000454 <Leave_LowPowerMode+0x1c>)
 8000442:	2201      	movs	r2, #1
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	4770      	bx	lr

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000448:	4b02      	ldr	r3, [pc, #8]	; (8000454 <Leave_LowPowerMode+0x1c>)
 800044a:	2205      	movs	r2, #5
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	4770      	bx	lr
 8000450:	20003008 	.word	0x20003008
 8000454:	20002bf4 	.word	0x20002bf4

08000458 <USB_Interrupts_Config>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void USB_Interrupts_Config(void)
{
 8000458:	b530      	push	{r4, r5, lr}
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 800045a:	f44f 60c0 	mov.w	r0, #1536	; 0x600
* Input          : None.
* Return         : None.
*******************************************************************************/

void USB_Interrupts_Config(void)
{
 800045e:	b083      	sub	sp, #12
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8000460:	f003 f9b4 	bl	80037cc <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000464:	2401      	movs	r4, #1
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000466:	a801      	add	r0, sp, #4
{
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 8000468:	2314      	movs	r3, #20
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800046a:	2500      	movs	r5, #0
{
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 800046c:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000470:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000474:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000478:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 800047c:	f003 f9b0 	bl	80037e0 <NVIC_Init>

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000480:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
 8000482:	2313      	movs	r3, #19
 8000484:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000488:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800048c:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000490:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8000494:	f003 f9a4 	bl	80037e0 <NVIC_Init>

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 8000498:	2331      	movs	r3, #49	; 0x31
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 800049a:	a801      	add	r0, sp, #4

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800049c:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80004a0:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80004a4:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

#ifdef USB_4BIT_SD_CARD_INTERFACE
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 80004a8:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 80004ac:	f003 f998 	bl	80037e0 <NVIC_Init>
#endif /* USB_4BIT_SD_CARD_INTERFACE */

}
 80004b0:	b003      	add	sp, #12
 80004b2:	bd30      	pop	{r4, r5, pc}

080004b4 <USB_Cable_Config>:
* Return         : Status
*******************************************************************************/

void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
 80004b4:	b920      	cbnz	r0, 80004c0 <USB_Cable_Config+0xc>
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
  }
  else
  {
    GPIO_ResetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 80004b6:	4805      	ldr	r0, [pc, #20]	; (80004cc <USB_Cable_Config+0x18>)
 80004b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004bc:	f004 bf16 	b.w	80052ec <GPIO_ResetBits>

void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <USB_Cable_Config+0x18>)
 80004c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004c6:	f004 bf0f 	b.w	80052e8 <GPIO_SetBits>
 80004ca:	bf00      	nop
 80004cc:	40010800 	.word	0x40010800

080004d0 <HexToAscii>:

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80004d0:	2809      	cmp	r0, #9
	{
		return (nHex + '0');
 80004d2:	bf94      	ite	ls
 80004d4:	3030      	addls	r0, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 80004d6:	3037      	addhi	r0, #55	; 0x37
 80004d8:	b2c0      	uxtb	r0, r0
}
 80004da:	4770      	bx	lr

080004dc <Get_SerialNum>:
*******************************************************************************/

__IO uint32_t cardSerial=0;;

void Get_SerialNum(void)
{
 80004dc:	b570      	push	{r4, r5, r6, lr}
//  Device_Serial2 = 0;


//device id from smart card

getAID();
 80004de:	f001 fc23 	bl	8001d28 <getAID>
uint8_t b0=getByteOfData(10);
 80004e2:	200a      	movs	r0, #10
 80004e4:	f001 fc4c 	bl	8001d80 <getByteOfData>
 80004e8:	4604      	mov	r4, r0
uint8_t b1=getByteOfData(11);
 80004ea:	200b      	movs	r0, #11
 80004ec:	f001 fc48 	bl	8001d80 <getByteOfData>
 80004f0:	4605      	mov	r5, r0
uint8_t b2=getByteOfData(12);
 80004f2:	200c      	movs	r0, #12
 80004f4:	f001 fc44 	bl	8001d80 <getByteOfData>
 80004f8:	4606      	mov	r6, r0
uint8_t b3=getByteOfData(13);
 80004fa:	200d      	movs	r0, #13
 80004fc:	f001 fc40 	bl	8001d80 <getByteOfData>


  Device_Serial0 = b3+(b2<<8)+(b1<<16)+(b0<<24);
 8000500:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 8000504:	eb00 4005 	add.w	r0, r0, r5, lsl #16

  cardSerial=Device_Serial0;
 8000508:	4b31      	ldr	r3, [pc, #196]	; (80005d0 <Get_SerialNum+0xf4>)
uint8_t b1=getByteOfData(11);
uint8_t b2=getByteOfData(12);
uint8_t b3=getByteOfData(13);


  Device_Serial0 = b3+(b2<<8)+(b1<<16)+(b0<<24);
 800050a:	eb00 6004 	add.w	r0, r0, r4, lsl #24

  cardSerial=Device_Serial0;
 800050e:	6058      	str	r0, [r3, #4]


SerialString = CCID_StringSerial;


  if (Device_Serial0 != 0)
 8000510:	2800      	cmp	r0, #0
 8000512:	d05c      	beq.n	80005ce <Get_SerialNum+0xf2>
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 8000514:	4b2f      	ldr	r3, [pc, #188]	; (80005d4 <Get_SerialNum+0xf8>)
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
 8000516:	0f01      	lsrs	r1, r0, #28
SerialString = CCID_StringSerial;


  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 8000518:	2230      	movs	r2, #48	; 0x30

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 800051a:	2909      	cmp	r1, #9
	{
		return (nHex + '0');
 800051c:	bf98      	it	ls
 800051e:	1889      	addls	r1, r1, r2
SerialString = CCID_StringSerial;


  if (Device_Serial0 != 0)
  {
    SerialString[48] = HexToAscii ((uint8_t) ((Device_Serial2 & 0xF0000000) >> 28));
 8000520:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    SerialString[46] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0F000000) >> 24));
 8000524:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    SerialString[44] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x00F00000) >> 20));
 8000528:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    SerialString[42] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x000F0000) >> 16));
 800052c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    SerialString[40] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0000F000) >> 12));
 8000530:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    SerialString[38] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x00000F00) >>  8));
 8000534:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    SerialString[36] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x000000F0) >>  4));
 8000538:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    SerialString[34] = HexToAscii ((uint8_t) ((Device_Serial2 & 0x0000000F) >>  0));
 800053c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

    SerialString[32] = HexToAscii ((uint8_t) ((Device_Serial1 & 0xF0000000) >> 28));
 8000540:	f883 2020 	strb.w	r2, [r3, #32]
    SerialString[30] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0F000000) >> 24));
 8000544:	779a      	strb	r2, [r3, #30]
    SerialString[28] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00F00000) >> 20));
 8000546:	771a      	strb	r2, [r3, #28]
    SerialString[26] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000F0000) >> 16));
 8000548:	769a      	strb	r2, [r3, #26]
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
 800054a:	761a      	strb	r2, [r3, #24]
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
 800054c:	759a      	strb	r2, [r3, #22]
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
 800054e:	751a      	strb	r2, [r3, #20]
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));
 8000550:	749a      	strb	r2, [r3, #18]

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
 8000552:	f3c0 6203 	ubfx	r2, r0, #24, #4
{
	if (10 > nHex)
	{
		return (nHex + '0');
	}
	return (nHex + 'A' - 10);
 8000556:	bf88      	it	hi
 8000558:	3137      	addhi	r1, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 800055a:	2a09      	cmp	r2, #9
    SerialString[24] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000F000) >> 12));
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
 800055c:	7099      	strb	r1, [r3, #2]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 800055e:	bf94      	ite	ls
 8000560:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000564:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
 8000568:	f3c0 5203 	ubfx	r2, r0, #20, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 800056c:	2a09      	cmp	r2, #9
    SerialString[22] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x00000F00) >>  8));
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
 800056e:	7119      	strb	r1, [r3, #4]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000570:	bf94      	ite	ls
 8000572:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000576:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
 800057a:	f3c0 4203 	ubfx	r2, r0, #16, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 800057e:	2a09      	cmp	r2, #9
    SerialString[20] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x000000F0) >>  4));
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
 8000580:	7199      	strb	r1, [r3, #6]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000582:	bf94      	ite	ls
 8000584:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 8000588:	f102 0137 	addhi.w	r1, r2, #55	; 0x37

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
 800058c:	f3c0 3203 	ubfx	r2, r0, #12, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 8000590:	2a09      	cmp	r2, #9
    SerialString[18] = HexToAscii ((uint8_t) ((Device_Serial1 & 0x0000000F) >>  0));

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
 8000592:	7219      	strb	r1, [r3, #8]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 8000594:	bf94      	ite	ls
 8000596:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 800059a:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
 800059e:	f3c0 2203 	ubfx	r2, r0, #8, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80005a2:	2a09      	cmp	r2, #9

    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
 80005a4:	7299      	strb	r1, [r3, #10]

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 80005a6:	bf94      	ite	ls
 80005a8:	f102 0130 	addls.w	r1, r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 80005ac:	f102 0137 	addhi.w	r1, r2, #55	; 0x37
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
 80005b0:	f3c0 1203 	ubfx	r2, r0, #4, #4

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80005b4:	2a09      	cmp	r2, #9
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
    SerialString [16] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000000F) >>  0));
 80005b6:	f000 000f 	and.w	r0, r0, #15

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
	{
		return (nHex + '0');
 80005ba:	bf94      	ite	ls
 80005bc:	3230      	addls	r2, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 80005be:	3237      	addhi	r2, #55	; 0x37

*******************************************************************************/

char HexToAscii (uint8_t nHex)
{
	if (10 > nHex)
 80005c0:	2809      	cmp	r0, #9
	{
		return (nHex + '0');
 80005c2:	bf94      	ite	ls
 80005c4:	3030      	addls	r0, #48	; 0x30
	}
	return (nHex + 'A' - 10);
 80005c6:	3037      	addhi	r0, #55	; 0x37
    SerialString[2] = HexToAscii ((uint8_t) ((Device_Serial0 & 0xF0000000) >> 28));
    SerialString[4] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0F000000) >> 24));
    SerialString[6] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00F00000) >> 20));
    SerialString[8] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000F0000) >> 16));
    SerialString [10] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000F000) >> 12));
    SerialString [12] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x00000F00) >>  8));
 80005c8:	7319      	strb	r1, [r3, #12]
    SerialString [14] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x000000F0) >>  4));
 80005ca:	739a      	strb	r2, [r3, #14]
    SerialString [16] = HexToAscii ((uint8_t) ((Device_Serial0 & 0x0000000F) >>  0));
 80005cc:	7418      	strb	r0, [r3, #16]
 80005ce:	bd70      	pop	{r4, r5, r6, pc}
 80005d0:	20000710 	.word	0x20000710
 80005d4:	200000b0 	.word	0x200000b0

080005d8 <RCC_Config>:
*******************************************************************************/
void RCC_Config(void)
{
 /* Setup the microcontroller system. Initialize the Embedded Flash Interface,
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 80005d8:	f003 b80e 	b.w	80035f8 <SystemInit>

080005dc <MAL_Config>:
{
 // MAL_Init();

#ifdef USB_4BIT_SD_CARD_INTERFACE
  /* Enable the FSMC Clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_FSMC, ENABLE);
 80005dc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005e0:	2101      	movs	r1, #1
 80005e2:	f005 babb 	b.w	8005b5c <RCC_AHBPeriphClockCmd>
 80005e6:	bf00      	nop

080005e8 <USB_Disconnect_Config>:
* Description    : Disconnect pin configuration
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Disconnect_Config(void)
{
 80005e8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);
 80005ea:	2004      	movs	r0, #4
* Description    : Disconnect pin configuration
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Disconnect_Config(void)
{
 80005ec:	b082      	sub	sp, #8
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);
 80005ee:	2101      	movs	r1, #1
 80005f0:	f005 fac0 	bl	8005b74 <RCC_APB2PeriphClockCmd>

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
 80005f4:	f44f 4400 	mov.w	r4, #32768	; 0x8000
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005f8:	2203      	movs	r2, #3
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80005fa:	2310      	movs	r3, #16

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 80005fc:	a901      	add	r1, sp, #4
 80005fe:	4807      	ldr	r0, [pc, #28]	; (800061c <USB_Disconnect_Config+0x34>)
  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000600:	f88d 2006 	strb.w	r2, [sp, #6]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8000604:	f88d 3007 	strb.w	r3, [sp, #7]

  /* Enable USB_DISCONNECT GPIO clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);

  /* USB_DISCONNECT_PIN used as USB pull-up */
  GPIO_InitStructure.GPIO_Pin   = USB_DISCONNECT_PIN;
 8000608:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;

  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 800060c:	f004 fdee 	bl	80051ec <GPIO_Init>

  USB_Cable_Config(DISABLE);
 8000610:	2000      	movs	r0, #0
 8000612:	f7ff ff4f 	bl	80004b4 <USB_Cable_Config>

}
 8000616:	b002      	add	sp, #8
 8000618:	bd10      	pop	{r4, pc}
 800061a:	bf00      	nop
 800061c:	40010800 	.word	0x40010800

08000620 <Set_System>:
* Input          : None.
* Return         : None.
*******************************************************************************/

void Set_System(void)
{
 8000620:	b508      	push	{r3, lr}
*******************************************************************************/
void RCC_Config(void)
{
 /* Setup the microcontroller system. Initialize the Embedded Flash Interface,
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 8000622:	f002 ffe9 	bl	80035f8 <SystemInit>
{
/* RCC configuration */
  RCC_Config();

/* Enable and GPIOD clock */
  USB_Disconnect_Config();
 8000626:	f7ff ffdf 	bl	80005e8 <USB_Disconnect_Config>

/* Disable firmware download port */
 	DisableFirmwareDownloadPort ();
 800062a:	f7ff fe39 	bl	80002a0 <DisableFirmwareDownloadPort>

EnableSmartcardLED ();
 800062e:	f7ff fe51 	bl	80002d4 <EnableSmartcardLED>
EnableOATHLED ();
 8000632:	f7ff fe67 	bl	8000304 <EnableOATHLED>

/*Enable CRC calculator*/
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_CRC, ENABLE);
 8000636:	2040      	movs	r0, #64	; 0x40
 8000638:	2101      	movs	r1, #1
 800063a:	f005 fa8f 	bl	8005b5c <RCC_AHBPeriphClockCmd>

/*Enable Timer 2 */
 EnableTimer2();
 800063e:	f7ff fe91 	bl	8000364 <EnableTimer2>

/* Enable button */
	EnableButton();
 8000642:	f7ff fe77 	bl	8000334 <EnableButton>

/* MAL configuration */
	CCID_Init();	// set CCID default values
 8000646:	f000 f833 	bl	80006b0 <CCID_Init>

/* Enable SysTick Counter for time in firmware*/
	SysTick_CounterCmd(SysTick_Counter_Enable);

}
 800064a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

/* MAL configuration */
	CCID_Init();	// set CCID default values

/* Enable SysTick Counter for time in firmware*/
	SysTick_CounterCmd(SysTick_Counter_Enable);
 800064e:	2001      	movs	r0, #1
 8000650:	f002 bed0 	b.w	80033f4 <SysTick_CounterCmd>

08000654 <Delay1Ms_Counting>:
  16.08.13  RB              First review

*******************************************************************************/

void Delay1Ms_Counting (void)
{
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <Delay1Ms>:
  16.08.13  RB              First review

*******************************************************************************/

void Delay1Ms (void)
{
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop

0800065c <DelayMs>:
  16.08.13  RB              First review

*******************************************************************************/

void DelayMs (int nMs)
{
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <getu16>:
#include "platform_config.h"


uint16_t getu16(uint8_t *array){

    uint16_t result=array[0]+(array[1]<<8);
 8000660:	7842      	ldrb	r2, [r0, #1]
 8000662:	7803      	ldrb	r3, [r0, #0]
 8000664:	eb03 2002 	add.w	r0, r3, r2, lsl #8
    return result;
}
 8000668:	b280      	uxth	r0, r0
 800066a:	4770      	bx	lr

0800066c <getu32>:


uint32_t getu32(uint8_t *array){
 800066c:	2300      	movs	r3, #0
    uint32_t result=0;
 800066e:	461a      	mov	r2, r3
 8000670:	18c1      	adds	r1, r0, r3
    int8_t i=0; 


    for(i=3;i>=0;i--){
        result<<=8;
        result+=array[i];
 8000672:	78c9      	ldrb	r1, [r1, #3]
 8000674:	3b01      	subs	r3, #1
 8000676:	eb01 2202 	add.w	r2, r1, r2, lsl #8
uint32_t getu32(uint8_t *array){
    uint32_t result=0;
    int8_t i=0; 


    for(i=3;i>=0;i--){
 800067a:	1d19      	adds	r1, r3, #4
 800067c:	d1f8      	bne.n	8000670 <getu32+0x4>
        result<<=8;
        result+=array[i];
    }

    return result;
}
 800067e:	4610      	mov	r0, r2
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <getu64>:

uint64_t getu64(uint8_t *array){
 8000684:	b4f0      	push	{r4, r5, r6, r7}
    uint64_t result=0;
 8000686:	2100      	movs	r1, #0
    }

    return result;
}

uint64_t getu64(uint8_t *array){
 8000688:	4607      	mov	r7, r0
 800068a:	2600      	movs	r6, #0
    uint64_t result=0;
 800068c:	2000      	movs	r0, #0
    int8_t i=0; 


    for(i=7;i>=0;i--){
        result<<=8;
 800068e:	020b      	lsls	r3, r1, #8
 8000690:	19b9      	adds	r1, r7, r6
        result+=array[i];
 8000692:	79cc      	ldrb	r4, [r1, #7]
    uint64_t result=0;
    int8_t i=0; 


    for(i=7;i>=0;i--){
        result<<=8;
 8000694:	0202      	lsls	r2, r0, #8
 8000696:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800069a:	3e01      	subs	r6, #1
        result+=array[i];
 800069c:	18a0      	adds	r0, r4, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	eb45 0103 	adc.w	r1, r5, r3
uint64_t getu64(uint8_t *array){
    uint64_t result=0;
    int8_t i=0; 


    for(i=7;i>=0;i--){
 80006a6:	f116 0f08 	cmn.w	r6, #8
 80006aa:	d1f0      	bne.n	800068e <getu64+0xa>
        result<<=8;
        result+=array[i];
    }

    return result;
}
 80006ac:	bcf0      	pop	{r4, r5, r6, r7}
 80006ae:	4770      	bx	lr

080006b0 <CCID_Init>:
/*                                                                      */
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
 80006b0:	b430      	push	{r4, r5}
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
 80006b2:	4806      	ldr	r0, [pc, #24]	; (80006cc <CCID_Init+0x1c>)

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
 80006b4:	4d06      	ldr	r5, [pc, #24]	; (80006d0 <CCID_Init+0x20>)
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 80006b6:	2300      	movs	r3, #0
 80006b8:	4c06      	ldr	r4, [pc, #24]	; (80006d4 <CCID_Init+0x24>)
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 80006ba:	4a07      	ldr	r2, [pc, #28]	; (80006d8 <CCID_Init+0x28>)
 80006bc:	4907      	ldr	r1, [pc, #28]	; (80006dc <CCID_Init+0x2c>)
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
 80006be:	702b      	strb	r3, [r5, #0]
	CrdFlags          = 0x00;
 80006c0:	7003      	strb	r3, [r0, #0]
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
 80006c2:	7023      	strb	r3, [r4, #0]
/*  Set variables with default values.																	*/
/************************************************************************/

void CCID_Init(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 80006c4:	6011      	str	r1, [r2, #0]
	BulkStatus        = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags   = 0x00;	
	CrdFlags          = 0x00;
}
 80006c6:	bc30      	pop	{r4, r5}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	20002df9 	.word	0x20002df9
 80006d0:	20002c90 	.word	0x20002c90
 80006d4:	20002df5 	.word	0x20002df5
 80006d8:	20000720 	.word	0x20000720
 80006dc:	20002c94 	.word	0x20002c94

080006e0 <CCID_Init_IT>:
/*                                                                      */
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Init_IT(void)
{
 80006e0:	b538      	push	{r3, r4, r5, lr}

	pUsbMessageBuffer 	= UsbMessageBuffer;
 80006e2:	4a0a      	ldr	r2, [pc, #40]	; (800070c <CCID_Init_IT+0x2c>)
 80006e4:	4d0a      	ldr	r5, [pc, #40]	; (8000710 <CCID_Init_IT+0x30>)
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 80006e6:	7910      	ldrb	r0, [r2, #4]

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 80006e8:	4c0a      	ldr	r4, [pc, #40]	; (8000714 <CCID_Init_IT+0x34>)
	UsbMessageFlags 		= 0x00;
 80006ea:	490b      	ldr	r1, [pc, #44]	; (8000718 <CCID_Init_IT+0x38>)

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 80006ec:	2300      	movs	r3, #0
	UsbMessageFlags 		= 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 80006ee:	2801      	cmp	r0, #1
/************************************************************************/

void CCID_Init_IT(void)
{

	pUsbMessageBuffer 	= UsbMessageBuffer;
 80006f0:	6015      	str	r5, [r2, #0]
	BulkStatus 					= RECEIVE_FIRST_PART_INIT;
 80006f2:	7023      	strb	r3, [r4, #0]
	UsbMessageFlags 		= 0x00;
 80006f4:	700b      	strb	r3, [r1, #0]
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent) 
 80006f6:	d103      	bne.n	8000700 <CCID_Init_IT+0x20>
	{
		Set_bSlotChangedFlag;
 80006f8:	780b      	ldrb	r3, [r1, #0]
 80006fa:	f043 0308 	orr.w	r3, r3, #8
 80006fe:	700b      	strb	r3, [r1, #0]
	}
	
	/* Switch off CardVcc   */
	CRD_VccOff_IT();
 8000700:	f000 fcb8 	bl	8001074 <CRD_VccOff_IT>
	
	CrdFlags = 0x00;
 8000704:	4b05      	ldr	r3, [pc, #20]	; (800071c <CCID_Init_IT+0x3c>)
 8000706:	2200      	movs	r2, #0
 8000708:	701a      	strb	r2, [r3, #0]
 800070a:	bd38      	pop	{r3, r4, r5, pc}
 800070c:	20000720 	.word	0x20000720
 8000710:	20002c94 	.word	0x20002c94
 8000714:	20002df5 	.word	0x20002df5
 8000718:	20002c90 	.word	0x20002c90
 800071c:	20002df9 	.word	0x20002df9

08000720 <CCID_Suspend_IT>:
/*                                                                      */
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Suspend_IT(void)
{
 8000720:	b538      	push	{r3, r4, r5, lr}
	pUsbMessageBuffer = UsbMessageBuffer;
 8000722:	4a0a      	ldr	r2, [pc, #40]	; (800074c <CCID_Suspend_IT+0x2c>)
 8000724:	4d0a      	ldr	r5, [pc, #40]	; (8000750 <CCID_Suspend_IT+0x30>)
	BulkStatus = RECEIVE_FIRST_PART_INIT;
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 8000726:	7910      	ldrb	r0, [r2, #4]
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 8000728:	4c0a      	ldr	r4, [pc, #40]	; (8000754 <CCID_Suspend_IT+0x34>)
	UsbMessageFlags = 0x00;
 800072a:	490b      	ldr	r1, [pc, #44]	; (8000758 <CCID_Suspend_IT+0x38>)
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 800072c:	2300      	movs	r3, #0
	UsbMessageFlags = 0x00;
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 800072e:	2801      	cmp	r0, #1
/*  Set variables with default values after a USB bus reset interrupt.	*/
/************************************************************************/

void CCID_Suspend_IT(void)
{
	pUsbMessageBuffer = UsbMessageBuffer;
 8000730:	6015      	str	r5, [r2, #0]
	BulkStatus = RECEIVE_FIRST_PART_INIT;
 8000732:	7023      	strb	r3, [r4, #0]
	UsbMessageFlags = 0x00;
 8000734:	700b      	strb	r3, [r1, #0]
	
	/* Check a card presence  */
	if(TRUE == cCRD_CardPresent)
 8000736:	d103      	bne.n	8000740 <CCID_Suspend_IT+0x20>
	{
		Set_bSlotChangedFlag;
 8000738:	780b      	ldrb	r3, [r1, #0]
 800073a:	f043 0308 	orr.w	r3, r3, #8
 800073e:	700b      	strb	r3, [r1, #0]
	}
	
	/* Switch off CardVcc   */
	CRD_VccOff_IT();
 8000740:	f000 fc98 	bl	8001074 <CRD_VccOff_IT>
	
	CrdFlags = 0x00;
 8000744:	4b05      	ldr	r3, [pc, #20]	; (800075c <CCID_Suspend_IT+0x3c>)
 8000746:	2200      	movs	r2, #0
 8000748:	701a      	strb	r2, [r3, #0]
 800074a:	bd38      	pop	{r3, r4, r5, pc}
 800074c:	20000720 	.word	0x20000720
 8000750:	20002c94 	.word	0x20002c94
 8000754:	20002df5 	.word	0x20002df5
 8000758:	20002c90 	.word	0x20002c90
 800075c:	20002df9 	.word	0x20002df9

08000760 <CCID_Bot_Abort>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
 8000760:	2801      	cmp	r0, #1
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void CCID_Bot_Abort(uint8_t Direction)
{
 8000762:	b510      	push	{r4, lr}
 8000764:	4604      	mov	r4, r0
  switch (Direction)
 8000766:	d013      	beq.n	8000790 <CCID_Bot_Abort+0x30>
 8000768:	d30c      	bcc.n	8000784 <CCID_Bot_Abort+0x24>
 800076a:	2802      	cmp	r0, #2
 800076c:	d109      	bne.n	8000782 <CCID_Bot_Abort+0x22>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 800076e:	2110      	movs	r1, #16
 8000770:	f007 fca6 	bl	80080c0 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8000774:	4620      	mov	r0, r4
 8000776:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 800077a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800077e:	f007 bcb5 	b.w	80080ec <SetEPRxStatus>
 8000782:	bd10      	pop	{r4, pc}
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 8000784:	2002      	movs	r0, #2
 8000786:	2110      	movs	r1, #16
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 8000788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void CCID_Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
 800078c:	f007 bc98 	b.w	80080c0 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8000790:	2002      	movs	r0, #2
 8000792:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 8000796:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP2, EP_TX_STALL);
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800079a:	f007 bca7 	b.w	80080ec <SetEPRxStatus>
 800079e:	bf00      	nop

080007a0 <CCID_Storage_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/

void CCID_Storage_Out (void)
{
 80007a0:	b510      	push	{r4, lr}
  Data_Len = GetEPRxCount(ENDP2);
 80007a2:	2002      	movs	r0, #2
 80007a4:	f007 fe6c 	bl	8008480 <GetEPRxCount>
 80007a8:	4c04      	ldr	r4, [pc, #16]	; (80007bc <CCID_Storage_Out+0x1c>)
 80007aa:	4603      	mov	r3, r0

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 80007ac:	4602      	mov	r2, r0
* Return         : None.
*******************************************************************************/

void CCID_Storage_Out (void)
{
  Data_Len = GetEPRxCount(ENDP2);
 80007ae:	8023      	strh	r3, [r4, #0]

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 80007b0:	4803      	ldr	r0, [pc, #12]	; (80007c0 <CCID_Storage_Out+0x20>)
 80007b2:	21d8      	movs	r1, #216	; 0xd8
      break;

    default:
      break;
  }
}
 80007b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void CCID_Storage_Out (void)
{
  Data_Len = GetEPRxCount(ENDP2);

  PMAToUserBufferCopy(Bulk_Data_Buff, CCID_ENDP2_RXADDR, Data_Len);
 80007b8:	f007 bc12 	b.w	8007fe0 <PMAToUserBufferCopy>
 80007bc:	2000345c 	.word	0x2000345c
 80007c0:	20003478 	.word	0x20003478

080007c4 <CCID_BulkOutMessage>:
/*    save this message in UsbMessageBuffer.                            */
/************************************************************************/
static int UsbDataLength = 0;

void CCID_BulkOutMessage (void)
{
 80007c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007c6:	4d49      	ldr	r5, [pc, #292]	; (80008ec <CCID_BulkOutMessage+0x128>)
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 80007c8:	4c49      	ldr	r4, [pc, #292]	; (80008f0 <CCID_BulkOutMessage+0x12c>)

void CCID_BulkOutMessage (void)
{
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007ca:	782b      	ldrb	r3, [r5, #0]
 80007cc:	b913      	cbnz	r3, 80007d4 <CCID_BulkOutMessage+0x10>
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 80007ce:	4a49      	ldr	r2, [pc, #292]	; (80008f4 <CCID_BulkOutMessage+0x130>)
		UsbDataLength     = 0;
 80007d0:	60a3      	str	r3, [r4, #8]
{
	unsigned char cnt;

	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
	  pUsbMessageBuffer	= UsbMessageBuffer; 				// max USB_MESSAGE_BUFFER_LENGTH -  BulkOut Byte 
 80007d2:	6022      	str	r2, [r4, #0]
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
 80007d4:	2002      	movs	r0, #2
 80007d6:	f007 fe53 	bl	8008480 <GetEPRxCount>
 80007da:	b2c6      	uxtb	r6, r0
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 80007dc:	4632      	mov	r2, r6
 80007de:	6820      	ldr	r0, [r4, #0]
 80007e0:	21d8      	movs	r1, #216	; 0xd8
 80007e2:	f007 fbfd 	bl	8007fe0 <PMAToUserBufferCopy>

	UsbDataLength     += cnt;
 80007e6:	68a3      	ldr	r3, [r4, #8]
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 80007e8:	6822      	ldr	r2, [r4, #0]


/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007ea:	7829      	ldrb	r1, [r5, #0]

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer

	UsbDataLength     += cnt;
 80007ec:	4433      	add	r3, r6
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 80007ee:	4432      	add	r2, r6

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer

	UsbDataLength     += cnt;
 80007f0:	60a3      	str	r3, [r4, #8]
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer
 80007f2:	6022      	str	r2, [r4, #0]
		UsbDataLength     = 0;
	}

/* Get Data into Buffer */
	cnt = GetEPRxCount(ENDP2);			 																		
	PMAToUserBufferCopy(pUsbMessageBuffer, CCID_ENDP2_RXADDR, cnt);			// copy data in USB buffer
 80007f4:	483e      	ldr	r0, [pc, #248]	; (80008f0 <CCID_BulkOutMessage+0x12c>)
	UsbDataLength     += cnt;
	pUsbMessageBuffer  = &pUsbMessageBuffer[cnt];											  // set new the end of the buffer


/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
 80007f6:	b169      	cbz	r1, 8000814 <CCID_BulkOutMessage+0x50>
 80007f8:	68c2      	ldr	r2, [r0, #12]
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 80007fa:	1b96      	subs	r6, r2, r6

/* Set transfer state  */
	if(UsbMessageLength > 0)
 80007fc:	2e00      	cmp	r6, #0
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 80007fe:	60e6      	str	r6, [r4, #12]

/* Set transfer state  */
	if(UsbMessageLength > 0)
 8000800:	dd1b      	ble.n	800083a <CCID_BulkOutMessage+0x76>
	{	
		BulkStatus = RECEIVE_OTHER_INIT;
 8000802:	2302      	movs	r3, #2
 8000804:	702b      	strb	r3, [r5, #0]


	switch(BulkStatus)
	{	
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
 8000806:	2002      	movs	r0, #2
 8000808:	f44f 5140 	mov.w	r1, #12288	; 0x3000
		default:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	}
}
 800080c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}


	switch(BulkStatus)
	{	
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
 8000810:	f007 bc6c 	b.w	80080ec <SetEPRxStatus>
/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
 8000814:	4a37      	ldr	r2, [pc, #220]	; (80008f4 <CCID_BulkOutMessage+0x130>)
 8000816:	7851      	ldrb	r1, [r2, #1]
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 8000818:	f892 c002 	ldrb.w	ip, [r2, #2]
/* Get the message length of the transfer */
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
 800081c:	310a      	adds	r1, #10
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 800081e:	78d7      	ldrb	r7, [r2, #3]
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 8000820:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8000824:	60c1      	str	r1, [r0, #12]

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 8000826:	b19f      	cbz	r7, 8000850 <CCID_BulkOutMessage+0x8c>
	if (RECEIVE_FIRST_PART_INIT	== BulkStatus)
	{
/* Calculate number of byte to receive to finish the message  */
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;
 8000828:	460a      	mov	r2, r1
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 800082a:	1b96      	subs	r6, r2, r6
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
 800082c:	4f32      	ldr	r7, [pc, #200]	; (80008f8 <CCID_BulkOutMessage+0x134>)
/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
 800082e:	2004      	movs	r0, #4
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet

/* Set transfer state  */
	if(UsbMessageLength > 0)
 8000830:	2e00      	cmp	r6, #0
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
 8000832:	6027      	str	r7, [r4, #0]
/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
			 (UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH) )
		{	
			BulkStatus         =  RECEIVE_UNCORRECTLENGTH_INIT;
 8000834:	7028      	strb	r0, [r5, #0]
			pUsbMessageBuffer  = &UsbMessageBuffer[OFFSET_ABDATA];
		}
	}

	UsbMessageLength -= (int) cnt;											// bytes to get after this packet
 8000836:	60e6      	str	r6, [r4, #12]

/* Set transfer state  */
	if(UsbMessageLength > 0)
 8000838:	dce3      	bgt.n	8000802 <CCID_BulkOutMessage+0x3e>
	{	
		BulkStatus = RECEIVE_OTHER_INIT;
	}

	if(UsbMessageLength == 0)
 800083a:	d111      	bne.n	8000860 <CCID_BulkOutMessage+0x9c>
	{
		BulkStatus = RECEIVE_FINISHED;
 800083c:	2307      	movs	r3, #7
 800083e:	702b      	strb	r3, [r5, #0]
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
 8000840:	4b2e      	ldr	r3, [pc, #184]	; (80008fc <CCID_BulkOutMessage+0x138>)
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
 8000842:	2100      	movs	r1, #0
			Set_bBulkOutCompleteFlag;
 8000844:	781a      	ldrb	r2, [r3, #0]
			UsbDataLength = 0;
			Set_bBulkOutCompleteFlag;
			break;
	
		default:
			UsbDataLength = 0;
 8000846:	60a1      	str	r1, [r4, #8]
			Set_bBulkOutCompleteFlag;
 8000848:	f042 0201 	orr.w	r2, r2, #1
 800084c:	701a      	strb	r2, [r3, #0]
 800084e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		UsbMessageLength  = USB_MESSAGE_HEADER_SIZE;
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH];
		UsbMessageLength += UsbMessageBuffer[OFFSET_DWLENGTH+1] << 8;

/* check for length errors */
		if((UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 8000850:	7912      	ldrb	r2, [r2, #4]
 8000852:	2a00      	cmp	r2, #0
 8000854:	d1e8      	bne.n	8000828 <CCID_BulkOutMessage+0x64>
		   (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0) ||
 8000856:	f5b1 7f8d 	cmp.w	r1, #282	; 0x11a
 800085a:	dae5      	bge.n	8000828 <CCID_BulkOutMessage+0x64>
 800085c:	460a      	mov	r2, r1
 800085e:	e7cc      	b.n	80007fa <CCID_BulkOutMessage+0x36>
	if(UsbMessageLength == 0)
	{
		BulkStatus = RECEIVE_FINISHED;
	}

	if(UsbMessageLength < 0)
 8000860:	da08      	bge.n	8000874 <CCID_BulkOutMessage+0xb0>
	{
		BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
 8000862:	2306      	movs	r3, #6
 8000864:	702b      	strb	r3, [r5, #0]
				}
			}
			break;
	
		case RECEIVE_TOOLONGMESSAGE_FINISHED:
			UsbMessageBuffer[OFFSET_DWLENGTH]   = 0xFF;
 8000866:	4b23      	ldr	r3, [pc, #140]	; (80008f4 <CCID_BulkOutMessage+0x130>)
 8000868:	22ff      	movs	r2, #255	; 0xff
 800086a:	705a      	strb	r2, [r3, #1]
			UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0xFF;
 800086c:	709a      	strb	r2, [r3, #2]
			UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0xFF;
 800086e:	70da      	strb	r2, [r3, #3]
			UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0xFF;
 8000870:	711a      	strb	r2, [r3, #4]
 8000872:	e7e5      	b.n	8000840 <CCID_BulkOutMessage+0x7c>
	{
		BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
	}


	switch(BulkStatus)
 8000874:	782a      	ldrb	r2, [r5, #0]
 8000876:	1e91      	subs	r1, r2, #2
 8000878:	2905      	cmp	r1, #5
 800087a:	d8e1      	bhi.n	8000840 <CCID_BulkOutMessage+0x7c>
 800087c:	a001      	add	r0, pc, #4	; (adr r0, 8000884 <CCID_BulkOutMessage+0xc0>)
 800087e:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8000882:	bf00      	nop
 8000884:	08000807 	.word	0x08000807
 8000888:	0800089d 	.word	0x0800089d
 800088c:	080008c7 	.word	0x080008c7
 8000890:	0800089d 	.word	0x0800089d
 8000894:	08000867 	.word	0x08000867
 8000898:	08000841 	.word	0x08000841
			BulkStatus = RECEIVE_UNCORRECTLENGTH_END;
			break;
	
		case RECEIVE_OTHER_END:
		case RECEIVE_UNCORRECTLENGTH_END:
			if(UsbDataLength == 0)
 800089c:	b9b3      	cbnz	r3, 80008cc <CCID_BulkOutMessage+0x108>
			{
				if (BulkStatus == RECEIVE_OTHER_END)
 800089e:	2a03      	cmp	r2, #3
				{	
					BulkStatus = RECEIVE_FINISHED;	
 80008a0:	bf0c      	ite	eq
 80008a2:	2207      	moveq	r2, #7
				}
				else
				{	
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
 80008a4:	2206      	movne	r2, #6
 80008a6:	702a      	strb	r2, [r5, #0]
				}
			}
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
 80008a8:	1af6      	subs	r6, r6, r3
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
 80008aa:	2e00      	cmp	r6, #0
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
				}
			}
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
 80008ac:	60e6      	str	r6, [r4, #12]
 80008ae:	4910      	ldr	r1, [pc, #64]	; (80008f0 <CCID_BulkOutMessage+0x12c>)
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
 80008b0:	dd0f      	ble.n	80008d2 <CCID_BulkOutMessage+0x10e>
 80008b2:	782a      	ldrb	r2, [r5, #0]
 80008b4:	480d      	ldr	r0, [pc, #52]	; (80008ec <CCID_BulkOutMessage+0x128>)
 80008b6:	2a03      	cmp	r2, #3
 80008b8:	d1c9      	bne.n	800084e <CCID_BulkOutMessage+0x8a>
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 80008ba:	680a      	ldr	r2, [r1, #0]
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
 80008bc:	2402      	movs	r4, #2
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 80008be:	4413      	add	r3, r2
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
 80008c0:	7004      	strb	r4, [r0, #0]
			if(UsbDataLength != 0xFF)
			{
				UsbMessageLength -= (int) UsbDataLength;
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
 80008c2:	600b      	str	r3, [r1, #0]
 80008c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		case RECEIVE_OTHER_INIT:
			SetEPRxStatus(ENDP2, EP_RX_VALID); 																	// enable the next transaction
			break;
	
		case RECEIVE_UNCORRECTLENGTH_INIT:
			BulkStatus = RECEIVE_UNCORRECTLENGTH_END;
 80008c6:	2305      	movs	r3, #5
 80008c8:	702b      	strb	r3, [r5, #0]
			break;
 80008ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				else
				{	
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
				}
			}
			if(UsbDataLength != 0xFF)
 80008cc:	2bff      	cmp	r3, #255	; 0xff
 80008ce:	d1eb      	bne.n	80008a8 <CCID_BulkOutMessage+0xe4>
 80008d0:	e7bd      	b.n	800084e <CCID_BulkOutMessage+0x8a>
				if( (UsbMessageLength > 0) && (BulkStatus == RECEIVE_OTHER_END) )
				{// Jeffery Lee 2002/12/05 <+> <1>
					pUsbMessageBuffer += UsbDataLength;
					BulkStatus = RECEIVE_OTHER_INIT;// Jeffery Lee 2002/12/05 <+> <1>
				}// Jeffery Lee 2002/12/05 <+> <1>
				if(UsbMessageLength == 0)
 80008d2:	d107      	bne.n	80008e4 <CCID_BulkOutMessage+0x120>
				{
					if(BulkStatus == RECEIVE_OTHER_END)
 80008d4:	782a      	ldrb	r2, [r5, #0]
 80008d6:	4b05      	ldr	r3, [pc, #20]	; (80008ec <CCID_BulkOutMessage+0x128>)
 80008d8:	2a03      	cmp	r2, #3
					{	
						BulkStatus = RECEIVE_FINISHED;	
 80008da:	bf0c      	ite	eq
 80008dc:	2207      	moveq	r2, #7
					}
					else
					{	
						BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;	
 80008de:	2206      	movne	r2, #6
 80008e0:	701a      	strb	r2, [r3, #0]
 80008e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					}
				}

				if(UsbMessageLength < 0)
 80008e4:	dab3      	bge.n	800084e <CCID_BulkOutMessage+0x8a>
				{
					BulkStatus = RECEIVE_TOOLONGMESSAGE_FINISHED;
 80008e6:	2306      	movs	r3, #6
 80008e8:	702b      	strb	r3, [r5, #0]
 80008ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80008ec:	20002df5 	.word	0x20002df5
 80008f0:	20000720 	.word	0x20000720
 80008f4:	20002c94 	.word	0x20002c94
 80008f8:	20002c9e 	.word	0x20002c9e
 80008fc:	20002c90 	.word	0x20002c90

08000900 <CCID_BulkInMessage>:
/*  Transmit the CCID message by the Bulk In Endpoint 2.								*/
/*    this message was in UsbMessageBuffer.															*/
/************************************************************************/

unsigned char CCID_BulkInMessage (void)
{
 8000900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(BulkStatus)
 8000902:	4c38      	ldr	r4, [pc, #224]	; (80009e4 <CCID_BulkInMessage+0xe4>)
 8000904:	7820      	ldrb	r0, [r4, #0]
 8000906:	2809      	cmp	r0, #9
 8000908:	d034      	beq.n	8000974 <CCID_BulkInMessage+0x74>
 800090a:	280a      	cmp	r0, #10
 800090c:	d021      	beq.n	8000952 <CCID_BulkInMessage+0x52>
 800090e:	2808      	cmp	r0, #8
 8000910:	d000      	beq.n	8000914 <CCID_BulkInMessage+0x14>
		default:
			break;
	}

	return (BulkStatus);
}
 8000912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);
 8000914:	4834      	ldr	r0, [pc, #208]	; (80009e8 <CCID_BulkInMessage+0xe8>)

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 8000916:	4d35      	ldr	r5, [pc, #212]	; (80009ec <CCID_BulkInMessage+0xec>)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);
 8000918:	7882      	ldrb	r2, [r0, #2]
 800091a:	7843      	ldrb	r3, [r0, #1]
 800091c:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
unsigned char CCID_BulkInMessage (void)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
 8000920:	320a      	adds	r2, #10
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
 8000922:	f5b2 7f97 	cmp.w	r2, #302	; 0x12e
 8000926:	dd4e      	ble.n	80009c6 <CCID_BulkInMessage+0xc6>
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 8000928:	f44f 7397 	mov.w	r3, #302	; 0x12e
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
 800092c:	6028      	str	r0, [r5, #0]
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
			                   MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],UsbMessageBuffer[OFFSET_DWLENGTH]);

			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
 800092e:	60eb      	str	r3, [r5, #12]
			pUsbMessageBuffer = UsbMessageBuffer;
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
 8000930:	482d      	ldr	r0, [pc, #180]	; (80009e8 <CCID_BulkInMessage+0xe8>)
 8000932:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000936:	2240      	movs	r2, #64	; 0x40
 8000938:	f007 fb34 	bl	8007fa4 <UserToPMABufferCopy>
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 800093c:	682a      	ldr	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 800093e:	68eb      	ldr	r3, [r5, #12]
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 8000940:	3240      	adds	r2, #64	; 0x40
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 8000942:	3b40      	subs	r3, #64	; 0x40
				BulkStatus         = TRANSMIT_OTHER;
 8000944:	2609      	movs	r6, #9
		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 8000946:	2002      	movs	r0, #2
 8000948:	2140      	movs	r1, #64	; 0x40
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{

		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 800094a:	602a      	str	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 800094c:	60eb      	str	r3, [r5, #12]
				BulkStatus         = TRANSMIT_OTHER;
 800094e:	7026      	strb	r6, [r4, #0]
 8000950:	e022      	b.n	8000998 <CCID_BulkInMessage+0x98>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 8000952:	4b27      	ldr	r3, [pc, #156]	; (80009f0 <CCID_BulkInMessage+0xf0>)
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
 8000954:	4d27      	ldr	r5, [pc, #156]	; (80009f4 <CCID_BulkInMessage+0xf4>)
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 8000956:	781f      	ldrb	r7, [r3, #0]
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
 8000958:	2200      	movs	r2, #0
    	Bot_State        = BOT_DATA_IN_LAST;
 800095a:	2603      	movs	r6, #3
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 800095c:	f047 0702 	orr.w	r7, r7, #2
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8000960:	2002      	movs	r0, #2
 8000962:	f44f 5140 	mov.w	r1, #12288	; 0x3000
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
 8000966:	701f      	strb	r7, [r3, #0]
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
    	Bot_State        = BOT_DATA_IN_LAST;
 8000968:	702e      	strb	r6, [r5, #0]
			}
			break;
	
		case TRANSMIT_FINISHED:
			Set_bBulkInCompleteFlag;
			BulkStatus       = RECEIVE_FIRST_PART_INIT;
 800096a:	7022      	strb	r2, [r4, #0]
    	Bot_State        = BOT_DATA_IN_LAST;
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 800096c:	f007 fbbe 	bl	80080ec <SetEPRxStatus>
 8000970:	7820      	ldrb	r0, [r4, #0]
		default:
			break;
	}

	return (BulkStatus);
}
 8000972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			}
			break;
	
		case TRANSMIT_OTHER:
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 8000974:	4d1d      	ldr	r5, [pc, #116]	; (80009ec <CCID_BulkInMessage+0xec>)
 8000976:	68ea      	ldr	r2, [r5, #12]
 8000978:	2a3f      	cmp	r2, #63	; 0x3f
 800097a:	dc15      	bgt.n	80009a8 <CCID_BulkInMessage+0xa8>
		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
 800097c:	b292      	uxth	r2, r2
 800097e:	6828      	ldr	r0, [r5, #0]
 8000980:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000984:	f007 fb0e 	bl	8007fa4 <UserToPMABufferCopy>
		
				pUsbMessageBuffer += UsbMessageLength;
 8000988:	68eb      	ldr	r3, [r5, #12]
 800098a:	682a      	ldr	r2, [r5, #0]
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 800098c:	b299      	uxth	r1, r3
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
				BulkStatus         = TRANSMIT_FINISHED;
 800098e:	260a      	movs	r6, #10
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
 8000990:	4413      	add	r3, r2
				BulkStatus         = TRANSMIT_FINISHED;

		    SetEPTxCount  (ENDP2, UsbMessageLength);
 8000992:	2002      	movs	r0, #2
			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
		
				pUsbMessageBuffer += UsbMessageLength;
 8000994:	602b      	str	r3, [r5, #0]
				BulkStatus         = TRANSMIT_FINISHED;
 8000996:	7026      	strb	r6, [r4, #0]
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;

		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 8000998:	f007 fd1e 	bl	80083d8 <SetEPTxCount>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);
 800099c:	2002      	movs	r0, #2
 800099e:	2130      	movs	r1, #48	; 0x30
 80009a0:	f007 fb8e 	bl	80080c0 <SetEPTxStatus>
 80009a4:	7820      	ldrb	r0, [r4, #0]
 80009a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	
		case TRANSMIT_OTHER:
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
 80009a8:	6828      	ldr	r0, [r5, #0]
 80009aa:	f44f 718c 	mov.w	r1, #280	; 0x118
 80009ae:	2240      	movs	r2, #64	; 0x40
 80009b0:	f007 faf8 	bl	8007fa4 <UserToPMABufferCopy>
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009b4:	682a      	ldr	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80009b6:	68eb      	ldr	r3, [r5, #12]
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009b8:	3240      	adds	r2, #64	; 0x40
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80009ba:	3b40      	subs	r3, #64	; 0x40

		    SetEPTxCount  (ENDP2, USB_MAX_PACKET_SIZE);
 80009bc:	2002      	movs	r0, #2
 80009be:	2140      	movs	r1, #64	; 0x40
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, USB_MAX_PACKET_SIZE);
		
				pUsbMessageBuffer += USB_MAX_PACKET_SIZE;
 80009c0:	602a      	str	r2, [r5, #0]
				UsbMessageLength  -= USB_MAX_PACKET_SIZE;
 80009c2:	60eb      	str	r3, [r5, #12]
 80009c4:	e7e8      	b.n	8000998 <CCID_BulkInMessage+0x98>
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 80009c6:	2a3f      	cmp	r2, #63	; 0x3f
unsigned char CCID_BulkInMessage (void)
{
	switch(BulkStatus)
	{
		case TRANSMIT_HEADER:
			UsbMessageLength = USB_MESSAGE_HEADER_SIZE + 
 80009c8:	60ea      	str	r2, [r5, #12]
			if (USB_MESSAGE_BUFFER_LENGTH	< UsbMessageLength)   // Buffer overflow ??
			{
				UsbMessageLength = USB_MESSAGE_BUFFER_LENGTH;
			}
	
			pUsbMessageBuffer = UsbMessageBuffer;
 80009ca:	6028      	str	r0, [r5, #0]
			// ">=" instead of ">" to implement the ZLP feature (Zero Lentgh Packet).
			if(UsbMessageLength >= USB_MAX_PACKET_SIZE)
 80009cc:	dcb0      	bgt.n	8000930 <CCID_BulkInMessage+0x30>
		    SetEPTxStatus (ENDP2, EP_TX_VALID);

			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
 80009ce:	f44f 718c 	mov.w	r1, #280	; 0x118
 80009d2:	b292      	uxth	r2, r2
 80009d4:	f007 fae6 	bl	8007fa4 <UserToPMABufferCopy>
				BulkStatus         = TRANSMIT_FINISHED;
 80009d8:	230a      	movs	r3, #10
		    SetEPTxCount  (ENDP2, UsbMessageLength);
 80009da:	89a9      	ldrh	r1, [r5, #12]
 80009dc:	2002      	movs	r0, #2

			}
			else
			{
		    UserToPMABufferCopy((uint8_t *)pUsbMessageBuffer, CCID_ENDP2_TXADDR, UsbMessageLength);
				BulkStatus         = TRANSMIT_FINISHED;
 80009de:	7023      	strb	r3, [r4, #0]
 80009e0:	e7da      	b.n	8000998 <CCID_BulkInMessage+0x98>
 80009e2:	bf00      	nop
 80009e4:	20002df5 	.word	0x20002df5
 80009e8:	20002c94 	.word	0x20002c94
 80009ec:	20000720 	.word	0x20000720
 80009f0:	20002c90 	.word	0x20002c90
 80009f4:	2000345e 	.word	0x2000345e

080009f8 <CCID_DispatchMessage>:
/*  Call the IFD function corresponding to the message received.				*/
/*    this message was in UsbMessageBuffer.															*/
/************************************************************************/

void CCID_DispatchMessage(void)
{
 80009f8:	b510      	push	{r4, lr}
	unsigned char ErrorCode = SLOT_NO_ERROR;
 
	if(bBulkOutCompleteFlag)
 80009fa:	4c29      	ldr	r4, [pc, #164]	; (8000aa0 <CCID_DispatchMessage+0xa8>)
 80009fc:	7823      	ldrb	r3, [r4, #0]
 80009fe:	07db      	lsls	r3, r3, #31
 8000a00:	d51a      	bpl.n	8000a38 <CCID_DispatchMessage+0x40>
	{
		switch(UsbMessageBuffer[OFFSET_BMESSAGETYPE])
 8000a02:	4b28      	ldr	r3, [pc, #160]	; (8000aa4 <CCID_DispatchMessage+0xac>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	3b61      	subs	r3, #97	; 0x61
 8000a08:	2b11      	cmp	r3, #17
 8000a0a:	d845      	bhi.n	8000a98 <CCID_DispatchMessage+0xa0>
 8000a0c:	e8df f003 	tbb	[pc, r3]
 8000a10:	44211a15 	.word	0x44211a15
 8000a14:	4444443a 	.word	0x4444443a
 8000a18:	263f4444 	.word	0x263f4444
 8000a1c:	4435302b 	.word	0x4435302b
 8000a20:	0944      	.short	0x0944
			case PC_TO_RDR_ICCCLOCK:
				ErrorCode = PC_to_RDR_IccClock();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_ABORT:
				ErrorCode = PC_to_RDR_Abort();
 8000a22:	f000 fdcd 	bl	80015c0 <PC_to_RDR_Abort>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000a26:	f000 fe13 	bl	8001650 <RDR_to_PC_SlotStatus>
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
		Reset_bBulkOutCompleteFlag;
 8000a2a:	7821      	ldrb	r1, [r4, #0]
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 8000a2c:	4b1e      	ldr	r3, [pc, #120]	; (8000aa8 <CCID_DispatchMessage+0xb0>)
		Reset_bBulkOutCompleteFlag;
 8000a2e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 8000a32:	2208      	movs	r2, #8
		Reset_bBulkOutCompleteFlag;
 8000a34:	7021      	strb	r1, [r4, #0]
			default:
				CmdNotSupported();
				break;
		}
	
		BulkStatus = TRANSMIT_HEADER;
 8000a36:	701a      	strb	r2, [r3, #0]
 8000a38:	bd10      	pop	{r4, pc}
			case PC_TO_RDR_RESETPARAMETERS:
				ErrorCode = PC_to_RDR_ResetParameters();
				RDR_to_PC_Parameters(ErrorCode);
				break;
			case PC_TO_RDR_SETPARAMETERS:
				ErrorCode = PC_to_RDR_SetParameters();
 8000a3a:	f000 fd17 	bl	800146c <PC_to_RDR_SetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 8000a3e:	f000 fe2b 	bl	8001698 <RDR_to_PC_Parameters>
				break;
 8000a42:	e7f2      	b.n	8000a2a <CCID_DispatchMessage+0x32>
	{
		switch(UsbMessageBuffer[OFFSET_BMESSAGETYPE])
		{

			case PC_TO_RDR_ICCPOWERON:
			  ErrorCode	= PC_to_RDR_IccPowerOn();
 8000a44:	f000 fc26 	bl	8001294 <PC_to_RDR_IccPowerOn>
				if (SLOT_NO_ERROR == ErrorCode)
 8000a48:	2881      	cmp	r0, #129	; 0x81
 8000a4a:	d118      	bne.n	8000a7e <CCID_DispatchMessage+0x86>
				{
					ErrorCode = IFD_SetATRData ();									// Create ATR output Message
 8000a4c:	f000 fab4 	bl	8000fb8 <IFD_SetATRData>
 8000a50:	e015      	b.n	8000a7e <CCID_DispatchMessage+0x86>
				}
				RDR_to_PC_DataBlock(ErrorCode);
				break;
			case PC_TO_RDR_ICCPOWEROFF:
				ErrorCode = PC_to_RDR_IccPowerOff();
 8000a52:	f000 fc41 	bl	80012d8 <PC_to_RDR_IccPowerOff>
//				RDR_to_PC_SlotStatus(ErrorCode);
				RDR_to_PC_SlotStatus_CardStopped (ErrorCode);		 	// simulate power off
 8000a56:	f000 fe15 	bl	8001684 <RDR_to_PC_SlotStatus_CardStopped>
				break;
 8000a5a:	e7e6      	b.n	8000a2a <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
				RDR_to_PC_DataBlock(ErrorCode);
				break;
			case PC_TO_RDR_GETPARAMETERS:
				ErrorCode = PC_to_RDR_GetParameters();
 8000a5c:	f000 fca6 	bl	80013ac <PC_to_RDR_GetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 8000a60:	f000 fe1a 	bl	8001698 <RDR_to_PC_Parameters>
				break;
 8000a64:	e7e1      	b.n	8000a2a <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_RESETPARAMETERS:
				ErrorCode = PC_to_RDR_ResetParameters();
 8000a66:	f000 fccd 	bl	8001404 <PC_to_RDR_ResetParameters>
				RDR_to_PC_Parameters(ErrorCode);
 8000a6a:	f000 fe15 	bl	8001698 <RDR_to_PC_Parameters>
				break;
 8000a6e:	e7dc      	b.n	8000a2a <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_ESCAPE:
				ErrorCode = PC_to_RDR_Escape();
				RDR_to_PC_Escape(ErrorCode);
				break;
			case PC_TO_RDR_ICCCLOCK:
				ErrorCode = PC_to_RDR_IccClock();
 8000a70:	f000 fd7a 	bl	8001568 <PC_to_RDR_IccClock>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000a74:	f000 fdec 	bl	8001650 <RDR_to_PC_SlotStatus>
				break;
 8000a78:	e7d7      	b.n	8000a2a <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_GETSLOTSTATUS:
				ErrorCode = PC_to_RDR_GetSlotStatus();
				RDR_to_PC_SlotStatus(ErrorCode);
				break;
			case PC_TO_RDR_XFRBLOCK:
				ErrorCode = PC_to_RDR_XfrBlock();
 8000a7a:	f000 fc55 	bl	8001328 <PC_to_RDR_XfrBlock>
				RDR_to_PC_DataBlock(ErrorCode);
 8000a7e:	f000 fdcf 	bl	8001620 <RDR_to_PC_DataBlock>
				break;
 8000a82:	e7d2      	b.n	8000a2a <CCID_DispatchMessage+0x32>
				ErrorCode = PC_to_RDR_IccPowerOff();
//				RDR_to_PC_SlotStatus(ErrorCode);
				RDR_to_PC_SlotStatus_CardStopped (ErrorCode);		 	// simulate power off
				break;
			case PC_TO_RDR_GETSLOTSTATUS:
				ErrorCode = PC_to_RDR_GetSlotStatus();
 8000a84:	f000 fc2a 	bl	80012dc <PC_to_RDR_GetSlotStatus>
				RDR_to_PC_SlotStatus(ErrorCode);
 8000a88:	f000 fde2 	bl	8001650 <RDR_to_PC_SlotStatus>
				break;
 8000a8c:	e7cd      	b.n	8000a2a <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_SETPARAMETERS:
				ErrorCode = PC_to_RDR_SetParameters();
				RDR_to_PC_Parameters(ErrorCode);
				break;
			case PC_TO_RDR_ESCAPE:
				ErrorCode = PC_to_RDR_Escape();
 8000a8e:	f000 fd29 	bl	80014e4 <PC_to_RDR_Escape>
				RDR_to_PC_Escape(ErrorCode);
 8000a92:	f000 fe23 	bl	80016dc <RDR_to_PC_Escape>
				break;
 8000a96:	e7c8      	b.n	8000a2a <CCID_DispatchMessage+0x32>
			case PC_TO_RDR_SETDATARATEANDCLOCKFREQUENCY:
			case PC_TO_RDR_SECURE:
			case PC_TO_RDR_T0APDU:
			case PC_TO_RDR_MECHANICAL:
			default:
				CmdNotSupported();
 8000a98:	f000 fe38 	bl	800170c <CmdNotSupported>
				break;
 8000a9c:	e7c5      	b.n	8000a2a <CCID_DispatchMessage+0x32>
 8000a9e:	bf00      	nop
 8000aa0:	20002c90 	.word	0x20002c90
 8000aa4:	20002c94 	.word	0x20002c94
 8000aa8:	20002df5 	.word	0x20002df5

08000aac <CCID_IntMessage>:
/************************************************************************/

unsigned char	SlotStabilizationDelay = 0; // RB INITIALSLOTSTABILIZATIONDELAY;

void CCID_IntMessage(void)
{
 8000aac:	b538      	push	{r3, r4, r5, lr}
	unsigned char MessageSize;
	
	if( bSlotChangedFlag )
 8000aae:	4c36      	ldr	r4, [pc, #216]	; (8000b88 <CCID_IntMessage+0xdc>)
 8000ab0:	7823      	ldrb	r3, [r4, #0]
 8000ab2:	0718      	lsls	r0, r3, #28
 8000ab4:	d417      	bmi.n	8000ae6 <CCID_IntMessage+0x3a>
			SetEPTxStatus (ENDP1, EP_TX_VALID);
		  Reset_bSlotChangedFlag;
		}
	}
	
	if( bHardwareErrorFlag )
 8000ab6:	7823      	ldrb	r3, [r4, #0]
 8000ab8:	4c33      	ldr	r4, [pc, #204]	; (8000b88 <CCID_IntMessage+0xdc>)
 8000aba:	06db      	lsls	r3, r3, #27
 8000abc:	d512      	bpl.n	8000ae4 <CCID_IntMessage+0x38>
	{
		RDR_to_PC_HardwareError();
 8000abe:	f000 fe43 	bl	8001748 <RDR_to_PC_HardwareError>
		MessageSize = 0x04;
		UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	4831      	ldr	r0, [pc, #196]	; (8000b8c <CCID_IntMessage+0xe0>)
 8000ac6:	2198      	movs	r1, #152	; 0x98
 8000ac8:	f007 fa6c 	bl	8007fa4 <UserToPMABufferCopy>
		SetEPTxCount  (ENDP1, MessageSize);
 8000acc:	2001      	movs	r0, #1
 8000ace:	2104      	movs	r1, #4
 8000ad0:	f007 fc82 	bl	80083d8 <SetEPTxCount>
		SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	2130      	movs	r1, #48	; 0x30
 8000ad8:	f007 faf2 	bl	80080c0 <SetEPTxStatus>
		{	
			Reset_bHardwareErrorFlag;	
 8000adc:	7823      	ldrb	r3, [r4, #0]
 8000ade:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8000ae2:	7023      	strb	r3, [r4, #0]
 8000ae4:	bd38      	pop	{r3, r4, r5, pc}
{
	unsigned char MessageSize;
	
	if( bSlotChangedFlag )
	{
		RDR_to_PC_NotifySlotChange();
 8000ae6:	f000 fe21 	bl	800172c <RDR_to_PC_NotifySlotChange>
		MessageSize = 0x02;

		if( SlotStabilizationDelay == 0x00 )
 8000aea:	4b29      	ldr	r3, [pc, #164]	; (8000b90 <CCID_IntMessage+0xe4>)
 8000aec:	7c1b      	ldrb	r3, [r3, #16]
 8000aee:	bb13      	cbnz	r3, 8000b36 <CCID_IntMessage+0x8a>
		{
			if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x02) && bPreviousSlotStateFlag )
 8000af0:	4826      	ldr	r0, [pc, #152]	; (8000b8c <CCID_IntMessage+0xe0>)
 8000af2:	7845      	ldrb	r5, [r0, #1]
 8000af4:	2d02      	cmp	r5, #2
 8000af6:	d006      	beq.n	8000b06 <CCID_IntMessage+0x5a>
					Reset_bPreviousSlotStateFlag;	
				}
			}
			else
			{
				if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x03) && (!bPreviousSlotStateFlag) ) 
 8000af8:	2d03      	cmp	r5, #3
 8000afa:	d02c      	beq.n	8000b56 <CCID_IntMessage+0xaa>
			RDR_to_PC_NotifySlotChange();
			MessageSize = 0x02;
			UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
			SetEPTxCount  (ENDP1, MessageSize);
			SetEPTxStatus (ENDP1, EP_TX_VALID);
		  Reset_bSlotChangedFlag;
 8000afc:	7823      	ldrb	r3, [r4, #0]
 8000afe:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8000b02:	7023      	strb	r3, [r4, #0]
 8000b04:	e7d7      	b.n	8000ab6 <CCID_IntMessage+0xa>
		RDR_to_PC_NotifySlotChange();
		MessageSize = 0x02;

		if( SlotStabilizationDelay == 0x00 )
		{
			if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x02) && bPreviousSlotStateFlag )
 8000b06:	7823      	ldrb	r3, [r4, #0]
 8000b08:	0759      	lsls	r1, r3, #29
 8000b0a:	d5f7      	bpl.n	8000afc <CCID_IntMessage+0x50>
			{	
				UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000b0c:	462a      	mov	r2, r5
 8000b0e:	2198      	movs	r1, #152	; 0x98
 8000b10:	f007 fa48 	bl	8007fa4 <UserToPMABufferCopy>
				SetEPTxCount  (ENDP1, MessageSize);
 8000b14:	4629      	mov	r1, r5
 8000b16:	2001      	movs	r0, #1
 8000b18:	f007 fc5e 	bl	80083d8 <SetEPTxCount>
				SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	2130      	movs	r1, #48	; 0x30
 8000b20:	f007 face 	bl	80080c0 <SetEPTxStatus>
// needed ??				if( USB_SendDataEP1(UsbIntMessageBuffer, MessageSize) == REQ_SUCCESS )
				{	
					Reset_bSlotChangedFlag;
 8000b24:	7823      	ldrb	r3, [r4, #0]
 8000b26:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8000b2a:	7023      	strb	r3, [r4, #0]
					Reset_bPreviousSlotStateFlag;	
 8000b2c:	7823      	ldrb	r3, [r4, #0]
 8000b2e:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 8000b32:	7023      	strb	r3, [r4, #0]
 8000b34:	e7bf      	b.n	8000ab6 <CCID_IntMessage+0xa>
				}
			}
		}
		else
		{
			RDR_to_PC_NotifySlotChange();
 8000b36:	f000 fdf9 	bl	800172c <RDR_to_PC_NotifySlotChange>
			MessageSize = 0x02;
			UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000b3a:	2202      	movs	r2, #2
 8000b3c:	4813      	ldr	r0, [pc, #76]	; (8000b8c <CCID_IntMessage+0xe0>)
 8000b3e:	2198      	movs	r1, #152	; 0x98
 8000b40:	f007 fa30 	bl	8007fa4 <UserToPMABufferCopy>
			SetEPTxCount  (ENDP1, MessageSize);
 8000b44:	2001      	movs	r0, #1
 8000b46:	2102      	movs	r1, #2
 8000b48:	f007 fc46 	bl	80083d8 <SetEPTxCount>
			SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000b4c:	2001      	movs	r0, #1
 8000b4e:	2130      	movs	r1, #48	; 0x30
 8000b50:	f007 fab6 	bl	80080c0 <SetEPTxStatus>
 8000b54:	e7d2      	b.n	8000afc <CCID_IntMessage+0x50>
					Reset_bPreviousSlotStateFlag;	
				}
			}
			else
			{
				if( (UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] == 0x03) && (!bPreviousSlotStateFlag) ) 
 8000b56:	7823      	ldrb	r3, [r4, #0]
 8000b58:	075a      	lsls	r2, r3, #29
 8000b5a:	d4cf      	bmi.n	8000afc <CCID_IntMessage+0x50>
					{	
						UserToPMABufferCopy((uint8_t *)UsbIntMessageBuffer, CCID_ENDP1_TXADDR, MessageSize);
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	2198      	movs	r1, #152	; 0x98
 8000b60:	f007 fa20 	bl	8007fa4 <UserToPMABufferCopy>
						SetEPTxCount  (ENDP1, MessageSize);
 8000b64:	2001      	movs	r0, #1
 8000b66:	2102      	movs	r1, #2
 8000b68:	f007 fc36 	bl	80083d8 <SetEPTxCount>
						SetEPTxStatus (ENDP1, EP_TX_VALID);
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	2130      	movs	r1, #48	; 0x30
 8000b70:	f007 faa6 	bl	80080c0 <SetEPTxStatus>
						{	
							Reset_bSlotChangedFlag;
 8000b74:	7823      	ldrb	r3, [r4, #0]
 8000b76:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 8000b7a:	7023      	strb	r3, [r4, #0]
							Set_bPreviousSlotStateFlag;	
 8000b7c:	7823      	ldrb	r3, [r4, #0]
 8000b7e:	f043 0304 	orr.w	r3, r3, #4
 8000b82:	7023      	strb	r3, [r4, #0]
 8000b84:	e797      	b.n	8000ab6 <CCID_IntMessage+0xa>
 8000b86:	bf00      	nop
 8000b88:	20002c90 	.word	0x20002c90
 8000b8c:	20002c8c 	.word	0x20002c8c
 8000b90:	20000720 	.word	0x20000720

08000b94 <CcidClassRequestAbort>:
/*                                                                      */
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestAbort(void)
{
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <CcidClassRequestGetClockFrequencies>:
/*                                                                      */
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestGetClockFrequencies(void)
{
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <CcidClassRequestGetDataRates>:
/*                                                                      */
/*  Manage the ABORT REQUEST.																						*/
/************************************************************************/

void CcidClassRequestGetDataRates(void)
{
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <CCID_SendCardDetect>:

************************************************************************/

void CCID_SendCardDetect(void)
{
	Set_bSlotChangedFlag;
 8000ba0:	4b05      	ldr	r3, [pc, #20]	; (8000bb8 <CCID_SendCardDetect+0x18>)
 8000ba2:	781a      	ldrb	r2, [r3, #0]
 8000ba4:	f042 0208 	orr.w	r2, r2, #8
 8000ba8:	701a      	strb	r2, [r3, #0]
	Reset_bPreviousSlotStateFlag;
 8000baa:	781a      	ldrb	r2, [r3, #0]
 8000bac:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
 8000bb0:	701a      	strb	r2, [r3, #0]

	CCID_IntMessage ();
 8000bb2:	f7ff bf7b 	b.w	8000aac <CCID_IntMessage>
 8000bb6:	bf00      	nop
 8000bb8:	20002c90 	.word	0x20002c90

08000bbc <CCID_CheckUsbCommunication>:
	CCID_CheckUsbCommunication

************************************************************************/

void CCID_CheckUsbCommunication(void)
{
 8000bbc:	b508      	push	{r3, lr}
  CCID_DispatchMessage ();
 8000bbe:	f7ff ff1b 	bl	80009f8 <CCID_DispatchMessage>

  if ((TRANSMIT_HEADER    == BulkStatus)	||
 8000bc2:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <CCID_CheckUsbCommunication+0x1c>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8000bca:	2b08      	cmp	r3, #8
 8000bcc:	d000      	beq.n	8000bd0 <CCID_CheckUsbCommunication+0x14>
 8000bce:	bd08      	pop	{r3, pc}
			(TRANSMIT_FINISHED  == BulkStatus))
  {
	  CCID_BulkInMessage();									 // something to send ?
	}
}
 8000bd0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  CCID_DispatchMessage ();

  if ((TRANSMIT_HEADER    == BulkStatus)	||
			(TRANSMIT_FINISHED  == BulkStatus))
  {
	  CCID_BulkInMessage();									 // something to send ?
 8000bd4:	f7ff be94 	b.w	8000900 <CCID_BulkInMessage>
 8000bd8:	20002df5 	.word	0x20002df5

08000bdc <CCID_SetCardState>:

************************************************************************/

void CCID_SetCardState (unsigned char nState)
{
	cCRD_CardPresent = nState;	
 8000bdc:	4b01      	ldr	r3, [pc, #4]	; (8000be4 <CCID_SetCardState+0x8>)
 8000bde:	7118      	strb	r0, [r3, #4]
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	20000720 	.word	0x20000720

08000be8 <CCID_GetCardState>:

************************************************************************/

unsigned char CCID_GetCardState (void)
{
	return (cCRD_CardPresent);	
 8000be8:	4b01      	ldr	r3, [pc, #4]	; (8000bf0 <CCID_GetCardState+0x8>)
}
 8000bea:	7918      	ldrb	r0, [r3, #4]
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	20000720 	.word	0x20000720

08000bf4 <IFD_Init>:
/* ROUTINE 	void Ifd_Init(void)																					*/
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
 8000bf4:	b510      	push	{r4, lr}
	SetChar_bmTransactionLevel;
 8000bf6:	4c11      	ldr	r4, [pc, #68]	; (8000c3c <IFD_Init+0x48>)
	SetT0_bTransactionType;
	XfrFlag = INS;
 8000bf8:	2300      	movs	r3, #0
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
 8000bfa:	7822      	ldrb	r2, [r4, #0]
	SetT0_bTransactionType;
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
 8000bfc:	2111      	movs	r1, #17
/*                                                                      */
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
 8000bfe:	f002 02f9 	and.w	r2, r2, #249	; 0xf9
 8000c02:	7022      	strb	r2, [r4, #0]
	SetT0_bTransactionType;
 8000c04:	7822      	ldrb	r2, [r4, #0]
	XfrFlag = INS;
 8000c06:	7063      	strb	r3, [r4, #1]
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
 8000c08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;
 8000c0c:	7163      	strb	r3, [r4, #5]
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
 8000c0e:	7121      	strb	r1, [r4, #4]
/************************************************************************/

void IFD_Init(void)
{
	SetChar_bmTransactionLevel;
	SetT0_bTransactionType;
 8000c10:	7022      	strb	r2, [r4, #0]
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000c12:	f000 fa37 	bl	8001084 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000c16:	7963      	ldrb	r3, [r4, #5]
	XfrFlag = INS;
	
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000c18:	b160      	cbz	r0, 8000c34 <IFD_Init+0x40>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000c1a:	f043 0302 	orr.w	r3, r3, #2
 8000c1e:	7163      	strb	r3, [r4, #5]
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000c20:	2300      	movs	r3, #0
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000c22:	200a      	movs	r0, #10
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000c24:	2103      	movs	r1, #3
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000c26:	2220      	movs	r2, #32
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
 8000c28:	71a3      	strb	r3, [r4, #6]
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
	IccParameters.Ifsc 						= DEFAULT_IFSC;
	IccParameters.Nad 						= DEFAULT_NAD;
 8000c2a:	72a3      	strb	r3, [r4, #10]
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime 			= DEFAULT_GUARDTIME;
	IccParameters.WaitingInteger 	= DEFAULT_WAITINGINTEGER;
 8000c2c:	71e0      	strb	r0, [r4, #7]
	IccParameters.ClockStop 			= DEFAULT_CLOCKSTOP;
 8000c2e:	7221      	strb	r1, [r4, #8]
	IccParameters.Ifsc 						= DEFAULT_IFSC;
 8000c30:	7262      	strb	r2, [r4, #9]
 8000c32:	bd10      	pop	{r4, pc}
	IccParameters.FiDi = DEFAULT_FIDI;
	IccParameters.T01ConvChecksum = DEFAULT_T01CONVCHECKSUM;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000c34:	f023 0302 	bic.w	r3, r3, #2
 8000c38:	7163      	strb	r3, [r4, #5]
 8000c3a:	e7f1      	b.n	8000c20 <IFD_Init+0x2c>
 8000c3c:	20000734 	.word	0x20000734

08000c40 <IFD_ApplyParametersStructure>:
/*	So,  WWT = 960 * WI * D * ETU																				*/
/*			SLOT_NO_ERROR if OK																							*/
/************************************************************************/

unsigned char IFD_ApplyParametersStructure(void)
{
 8000c40:	b538      	push	{r3, r4, r5, lr}
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
 8000c42:	4c1e      	ldr	r4, [pc, #120]	; (8000cbc <IFD_ApplyParametersStructure+0x7c>)
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];
 8000c44:	4b1e      	ldr	r3, [pc, #120]	; (8000cc0 <IFD_ApplyParametersStructure+0x80>)
{
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
 8000c46:	7922      	ldrb	r2, [r4, #4]
 8000c48:	0911      	lsrs	r1, r2, #4
 8000c4a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];

	Comp = 0;
	Etu = ( 2 * 64 ) * F;
 8000c4e:	6c08      	ldr	r0, [r1, #64]	; 0x40
	unsigned long F, D, Etu;
	unsigned char Comp, ErrorCode;
	unsigned int GuardTime;
	
	F = FvsFI[ IccParameters.FiDi >> 4 ];
	D = Dmul64vsDI[ IccParameters.FiDi & 0x0F ];
 8000c50:	f002 020f 	and.w	r2, r2, #15
 8000c54:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]

	Comp = 0;
	Etu = ( 2 * 64 ) * F;
 8000c58:	01c0      	lsls	r0, r0, #7
	Etu = Etu / D;
 8000c5a:	fbb0 f0f5 	udiv	r0, r0, r5

	if( Etu & 1 )
 8000c5e:	f010 0101 	ands.w	r1, r0, #1
	{
		Comp = 1;
		Etu ++;
 8000c62:	bf1c      	itt	ne
 8000c64:	3001      	addne	r0, #1
	Etu = ( 2 * 64 ) * F;
	Etu = Etu / D;

	if( Etu & 1 )
	{
		Comp = 1;
 8000c66:	2101      	movne	r1, #1
		Etu ++;
	}

	Etu = Etu / 2;
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	f000 fa11 	bl	8001090 <CRD_SetEtu>

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
 8000c6e:	b9e0      	cbnz	r0, 8000caa <IFD_ApplyParametersStructure+0x6a>
	
	if( IccParameters.T01ConvChecksum & 0x10 )
 8000c70:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <IFD_ApplyParametersStructure+0x7c>)
 8000c72:	7962      	ldrb	r2, [r4, #5]
	else
	{	
		SetT0_bTransactionType;	
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000c74:	79a0      	ldrb	r0, [r4, #6]
	Etu = Etu / 2;
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
	
	if( IccParameters.T01ConvChecksum & 0x10 )
 8000c76:	f012 0f10 	tst.w	r2, #16
	{	
		SetT1_bTransactionType;	
 8000c7a:	781a      	ldrb	r2, [r3, #0]
 8000c7c:	bf14      	ite	ne
 8000c7e:	f042 0201 	orrne.w	r2, r2, #1
	}
	else
	{	
		SetT0_bTransactionType;	
 8000c82:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000c86:	28ff      	cmp	r0, #255	; 0xff
	{	
		SetT1_bTransactionType;	
	}
	else
	{	
		SetT0_bTransactionType;	
 8000c88:	701a      	strb	r2, [r3, #0]
	}
	
	if( IccParameters.GuardTime != 0xFF )
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <IFD_ApplyParametersStructure+0x7c>)
 8000c8c:	d00f      	beq.n	8000cae <IFD_ApplyParametersStructure+0x6e>
	{	
		GuardTime = 12 + IccParameters.GuardTime; 
 8000c8e:	300c      	adds	r0, #12
		{	
			GuardTime = 11;	
		}
	}

	CRD_SetGuardTime(GuardTime);
 8000c90:	f000 fa06 	bl	80010a0 <CRD_SetGuardTime>
	
	XfrWaitingTime = ( 960 / 64 ) * D * ((unsigned long) IccParameters.WaitingInteger);
 8000c94:	79e3      	ldrb	r3, [r4, #7]
 8000c96:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8000c9a:	fb05 f503 	mul.w	r5, r5, r3

	CRD_SetWaitingTime( XfrWaitingTime );
 8000c9e:	4628      	mov	r0, r5
		}
	}

	CRD_SetGuardTime(GuardTime);
	
	XfrWaitingTime = ( 960 / 64 ) * D * ((unsigned long) IccParameters.WaitingInteger);
 8000ca0:	60e5      	str	r5, [r4, #12]

	CRD_SetWaitingTime( XfrWaitingTime );
 8000ca2:	f000 f9ff 	bl	80010a4 <CRD_SetWaitingTime>

// use only local setup
//	SC_SetHwParams	(IccParameters.FiDi,IccParameters.T01ConvChecksum,IccParameters.GuardTime,IccParameters.WaitingInteger);
	
	return SLOT_NO_ERROR;
 8000ca6:	2081      	movs	r0, #129	; 0x81
 8000ca8:	bd38      	pop	{r3, r4, r5, pc}
	}

	Etu = Etu / 2;
	ErrorCode = CRD_SetEtu((unsigned int) Etu, Comp);

	if(ErrorCode != 0x00)	return SLOTERROR_BAD_FIDI;
 8000caa:	200a      	movs	r0, #10

// use only local setup
//	SC_SetHwParams	(IccParameters.FiDi,IccParameters.T01ConvChecksum,IccParameters.GuardTime,IccParameters.WaitingInteger);
	
	return SLOT_NO_ERROR;
}
 8000cac:	bd38      	pop	{r3, r4, r5, pc}
	{	
		GuardTime = 12 + IccParameters.GuardTime; 
	}
	else
	{
		if( bTransactionType == T0_TYPE )
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	f013 0f01 	tst.w	r3, #1
		{	
			GuardTime = 12;	
 8000cb4:	bf14      	ite	ne
 8000cb6:	200b      	movne	r0, #11
 8000cb8:	200c      	moveq	r0, #12
 8000cba:	e7e9      	b.n	8000c90 <IFD_ApplyParametersStructure+0x50>
 8000cbc:	20000734 	.word	0x20000734
 8000cc0:	0800cc24 	.word	0x0800cc24

08000cc4 <IFD_UpdateConvParameterStructure>:
/*																																			*/
/*   Update Parameters Structure with Convention currently in use.			*/
/************************************************************************/

void IFD_UpdateConvParameterStructure(void)
{
 8000cc4:	b508      	push	{r3, lr}
	if( CRD_GetConvention() == CRD_DIRECTCONV )
 8000cc6:	f000 f9dd 	bl	8001084 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000cca:	4b05      	ldr	r3, [pc, #20]	; (8000ce0 <IFD_UpdateConvParameterStructure+0x1c>)
 8000ccc:	795a      	ldrb	r2, [r3, #5]
/*   Update Parameters Structure with Convention currently in use.			*/
/************************************************************************/

void IFD_UpdateConvParameterStructure(void)
{
	if( CRD_GetConvention() == CRD_DIRECTCONV )
 8000cce:	b118      	cbz	r0, 8000cd8 <IFD_UpdateConvParameterStructure+0x14>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000cd0:	f042 0202 	orr.w	r2, r2, #2
 8000cd4:	715a      	strb	r2, [r3, #5]
 8000cd6:	bd08      	pop	{r3, pc}

void IFD_UpdateConvParameterStructure(void)
{
	if( CRD_GetConvention() == CRD_DIRECTCONV )
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000cd8:	f022 0202 	bic.w	r2, r2, #2
 8000cdc:	715a      	strb	r2, [r3, #5]
 8000cde:	bd08      	pop	{r3, pc}
 8000ce0:	20000734 	.word	0x20000734

08000ce4 <GetExpectedAnswerSizeFromAPDU>:
*******************************************************************************/
#define TRAILER_SIZE 2

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
 8000ce4:	2904      	cmp	r1, #4
 8000ce6:	d00a      	beq.n	8000cfe <GetExpectedAnswerSizeFromAPDU+0x1a>
	{
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
 8000ce8:	2905      	cmp	r1, #5
 8000cea:	d00a      	beq.n	8000d02 <GetExpectedAnswerSizeFromAPDU+0x1e>
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000cec:	7903      	ldrb	r3, [r0, #4]
 8000cee:	1d5a      	adds	r2, r3, #5
 8000cf0:	428a      	cmp	r2, r1
 8000cf2:	d004      	beq.n	8000cfe <GetExpectedAnswerSizeFromAPDU+0x1a>
	{
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
 8000cf4:	3306      	adds	r3, #6
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d006      	beq.n	8000d08 <GetExpectedAnswerSizeFromAPDU+0x24>
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
	}

	return (0); 										// Error
 8000cfa:	2000      	movs	r0, #0
}
 8000cfc:	4770      	bx	lr

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
	{
		return (TRAILER_SIZE);
 8000cfe:	2002      	movs	r0, #2
 8000d00:	4770      	bx	lr
	} 

	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
 8000d02:	7900      	ldrb	r0, [r0, #4]
 8000d04:	3002      	adds	r0, #2
 8000d06:	4770      	bx	lr
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
 8000d08:	5c80      	ldrb	r0, [r0, r2]
 8000d0a:	3002      	adds	r0, #2
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop

08000d10 <IFD_XfrCharT0>:
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000d10:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000d12:	4d25      	ldr	r5, [pc, #148]	; (8000da8 <IFD_XfrCharT0+0x98>)
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000d14:	b083      	sub	sp, #12
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000d16:	786c      	ldrb	r4, [r5, #1]
/************************************************************************/

unsigned char IFD_XfrCharT0(unsigned char *pBlockBuffer,
														unsigned int  *pBlockSize,
														unsigned int   AnswerSize)
{
 8000d18:	460f      	mov	r7, r1
	unsigned int  nReceivedAnserSize;
	unsigned int  i;
	
	switch(XfrFlag)
 8000d1a:	b1d4      	cbz	r4, 8000d52 <IFD_XfrCharT0+0x42>
 8000d1c:	2c01      	cmp	r4, #1
 8000d1e:	d115      	bne.n	8000d4c <IFD_XfrCharT0+0x3c>
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
			*pBlockSize = nReceivedAnserSize;
			break;
	
		case DATA:
			if(*pBlockSize != 0)
 8000d20:	680b      	ldr	r3, [r1, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d133      	bne.n	8000d8e <IFD_XfrCharT0+0x7e>
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000d26:	b13a      	cbz	r2, 8000d38 <IFD_XfrCharT0+0x28>
 8000d28:	696e      	ldr	r6, [r5, #20]
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
 8000d2a:	5cf4      	ldrb	r4, [r6, r3]
 8000d2c:	54c4      	strb	r4, [r0, r3]
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;

			for(i=0;i<AnswerSize;i++) 
 8000d2e:	3301      	adds	r3, #1
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d1fa      	bne.n	8000d2a <IFD_XfrCharT0+0x1a>
 8000d34:	4416      	add	r6, r2
 8000d36:	616e      	str	r6, [r5, #20]
			{
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
			}

			if(AnswerSize < XfrNbBytesLoaded)
 8000d38:	692b      	ldr	r3, [r5, #16]
 8000d3a:	491b      	ldr	r1, [pc, #108]	; (8000da8 <IFD_XfrCharT0+0x98>)
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d21e      	bcs.n	8000d7e <IFD_XfrCharT0+0x6e>
			{	
				XfrNbBytesLoaded -= AnswerSize;
 8000d40:	1a9b      	subs	r3, r3, r2
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000d42:	2081      	movs	r0, #129	; 0x81
				*(pBlockBuffer + i) = *pXfrAddressBytesLoaded++;
			}

			if(AnswerSize < XfrNbBytesLoaded)
			{	
				XfrNbBytesLoaded -= AnswerSize;
 8000d44:	610b      	str	r3, [r1, #16]
				*pBlockSize = AnswerSize;	
 8000d46:	603a      	str	r2, [r7, #0]
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000d48:	b003      	add	sp, #12
 8000d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000d4c:	2081      	movs	r0, #129	; 0x81
}
 8000d4e:	b003      	add	sp, #12
 8000d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
	unsigned int  i;
	
	switch(XfrFlag)
	{
		case INS:
			if(*pBlockSize == 0)
 8000d52:	6809      	ldr	r1, [r1, #0]
 8000d54:	b1f1      	cbz	r1, 8000d94 <IFD_XfrCharT0+0x84>
*******************************************************************************/
#define TRAILER_SIZE 2

int GetExpectedAnswerSizeFromAPDU (unsigned char *pAPDU,int nSize)
{
	if (4 == nSize)	 								// Only a command
 8000d56:	2904      	cmp	r1, #4
 8000d58:	d017      	beq.n	8000d8a <IFD_XfrCharT0+0x7a>
	{
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
 8000d5a:	2905      	cmp	r1, #5
 8000d5c:	d01d      	beq.n	8000d9a <IFD_XfrCharT0+0x8a>
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000d5e:	7903      	ldrb	r3, [r0, #4]
 8000d60:	1d5a      	adds	r2, r3, #5
 8000d62:	4291      	cmp	r1, r2
 8000d64:	d011      	beq.n	8000d8a <IFD_XfrCharT0+0x7a>
	{
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
 8000d66:	3306      	adds	r3, #6
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	d019      	beq.n	8000da0 <IFD_XfrCharT0+0x90>
 8000d6c:	4622      	mov	r2, r4
			{
				return SLOTERROR_BAD_LENTGH;
			}

			AnswerSize = GetExpectedAnswerSizeFromAPDU (pBlockBuffer,*pBlockSize);
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
 8000d6e:	ab01      	add	r3, sp, #4
 8000d70:	f001 fe82 	bl	8002a78 <CRD_SendCommand>
			*pBlockSize = nReceivedAnserSize;
 8000d74:	9b01      	ldr	r3, [sp, #4]
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000d76:	2081      	movs	r0, #129	; 0x81
				return SLOTERROR_BAD_LENTGH;
			}

			AnswerSize = GetExpectedAnswerSizeFromAPDU (pBlockBuffer,*pBlockSize);
			CRD_SendCommand (pBlockBuffer,*pBlockSize,AnswerSize,&nReceivedAnserSize);
			*pBlockSize = nReceivedAnserSize;
 8000d78:	603b      	str	r3, [r7, #0]
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000d7a:	b003      	add	sp, #12
 8000d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				*pBlockSize = AnswerSize;	
			}
			else
			{	
				*pBlockSize = XfrNbBytesLoaded;
				XfrFlag = INS;	
 8000d7e:	2200      	movs	r2, #0
			}
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
 8000d80:	2081      	movs	r0, #129	; 0x81
				XfrNbBytesLoaded -= AnswerSize;
				*pBlockSize = AnswerSize;	
			}
			else
			{	
				*pBlockSize = XfrNbBytesLoaded;
 8000d82:	603b      	str	r3, [r7, #0]
				XfrFlag = INS;	
 8000d84:	704a      	strb	r2, [r1, #1]
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000d86:	b003      	add	sp, #12
 8000d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
	} 

	if (nSize == 5 + pAPDU[4])			// A command with LC parameter and command data
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	e7ef      	b.n	8000d6e <IFD_XfrCharT0+0x5e>
			*pBlockSize = nReceivedAnserSize;
			break;
	
		case DATA:
			if(*pBlockSize != 0)
				return SLOTERROR_BAD_LENTGH;
 8000d8e:	4620      	mov	r0, r4
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000d90:	b003      	add	sp, #12
 8000d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch(XfrFlag)
	{
		case INS:
			if(*pBlockSize == 0)
			{
				return SLOTERROR_BAD_LENTGH;
 8000d94:	2001      	movs	r0, #1
			break;
	
	}
	
	return (SLOT_NO_ERROR);								
}
 8000d96:	b003      	add	sp, #12
 8000d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (TRAILER_SIZE);
	} 

	if (5 == nSize)	 								// A command with LE parameter
	{
		return (pAPDU[4]+TRAILER_SIZE);
 8000d9a:	7902      	ldrb	r2, [r0, #4]
 8000d9c:	3202      	adds	r2, #2
 8000d9e:	e7e6      	b.n	8000d6e <IFD_XfrCharT0+0x5e>
		return (TRAILER_SIZE);
	}

	if (nSize == 5 + pAPDU[4] + 1)	// A command with LC parameter, command data and LE parameter
	{
		return (pAPDU[5+pAPDU[4]]+TRAILER_SIZE);
 8000da0:	5c82      	ldrb	r2, [r0, r2]
 8000da2:	3202      	adds	r2, #2
 8000da4:	e7e3      	b.n	8000d6e <IFD_XfrCharT0+0x5e>
 8000da6:	bf00      	nop
 8000da8:	20000734 	.word	0x20000734

08000dac <IFD_XfrBlock>:
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000dae:	4c23      	ldr	r4, [pc, #140]	; (8000e3c <IFD_XfrBlock+0x90>)
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000db0:	4607      	mov	r7, r0
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000db2:	7823      	ldrb	r3, [r4, #0]
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000db4:	460e      	mov	r6, r1
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000db6:	f013 0f06 	tst.w	r3, #6
/************************************************************************/

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
 8000dba:	4615      	mov	r5, r2
	unsigned char ErrorCode  = SLOT_NO_ERROR;
	
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
 8000dbc:	d002      	beq.n	8000dc4 <IFD_XfrBlock+0x18>
 8000dbe:	b10a      	cbz	r2, 8000dc4 <IFD_XfrBlock+0x18>
	{
		return XFR_BADLEVELPARAMETER;
 8000dc0:	2008      	movs	r0, #8
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	return ErrorCode;
}
 8000dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
	{
		return XFR_BADLEVELPARAMETER;
	}
		
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
 8000dc4:	7823      	ldrb	r3, [r4, #0]
 8000dc6:	4a1d      	ldr	r2, [pc, #116]	; (8000e3c <IFD_XfrBlock+0x90>)
 8000dc8:	f013 0f06 	tst.w	r3, #6
 8000dcc:	d01a      	beq.n	8000e04 <IFD_XfrBlock+0x58>

unsigned char IFD_XfrBlock(	unsigned char * pBlockBuffer,
							unsigned int * pBlockSize,
							unsigned int ExpectedAnswerSize	)
{
	unsigned char ErrorCode  = SLOT_NO_ERROR;
 8000dce:	2081      	movs	r0, #129	; 0x81
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}

	if( (bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T1_TYPE) )
 8000dd0:	7822      	ldrb	r2, [r4, #0]
 8000dd2:	491a      	ldr	r1, [pc, #104]	; (8000e3c <IFD_XfrBlock+0x90>)
 8000dd4:	f012 0f06 	tst.w	r2, #6
 8000dd8:	d102      	bne.n	8000de0 <IFD_XfrBlock+0x34>
 8000dda:	780a      	ldrb	r2, [r1, #0]
 8000ddc:	07d3      	lsls	r3, r2, #31
 8000dde:	d426      	bmi.n	8000e2e <IFD_XfrBlock+0x82>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
 8000de0:	7822      	ldrb	r2, [r4, #0]
 8000de2:	4916      	ldr	r1, [pc, #88]	; (8000e3c <IFD_XfrBlock+0x90>)
 8000de4:	f002 0206 	and.w	r2, r2, #6
 8000de8:	2a02      	cmp	r2, #2
 8000dea:	d014      	beq.n	8000e16 <IFD_XfrBlock+0x6a>
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000dec:	7822      	ldrb	r2, [r4, #0]
 8000dee:	4913      	ldr	r1, [pc, #76]	; (8000e3c <IFD_XfrBlock+0x90>)
 8000df0:	f002 0206 	and.w	r2, r2, #6
 8000df4:	2a02      	cmp	r2, #2
 8000df6:	d1e4      	bne.n	8000dc2 <IFD_XfrBlock+0x16>
 8000df8:	780a      	ldrb	r2, [r1, #0]
 8000dfa:	f012 0f01 	tst.w	r2, #1
 8000dfe:	bf18      	it	ne
 8000e00:	20f6      	movne	r0, #246	; 0xf6
 8000e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if( bmTransactionLevel != CHARACTER_LEVEL &&	ExpectedAnswerSize != 0x00 )
	{
		return XFR_BADLEVELPARAMETER;
	}
		
	if((bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T0_TYPE))
 8000e04:	7813      	ldrb	r3, [r2, #0]
 8000e06:	07da      	lsls	r2, r3, #31
 8000e08:	d4e1      	bmi.n	8000dce <IFD_XfrBlock+0x22>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
 8000e0a:	4638      	mov	r0, r7
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	462a      	mov	r2, r5
 8000e10:	f7ff ff7e 	bl	8000d10 <IFD_XfrCharT0>
 8000e14:	e7dc      	b.n	8000dd0 <IFD_XfrBlock+0x24>
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
 8000e16:	780a      	ldrb	r2, [r1, #0]
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000e18:	4908      	ldr	r1, [pc, #32]	; (8000e3c <IFD_XfrBlock+0x90>)
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
 8000e1a:	f012 0f01 	tst.w	r2, #1
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000e1e:	7822      	ldrb	r2, [r4, #0]
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}
// why not this ??? T0 protocol ? >>			ErrorCode = IFD_XfrCharT1(pBlockBuffer, pBlockSize);
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T0_TYPE) )
		ErrorCode = IFD_XfrTpduT0(pBlockBuffer, pBlockSize);
 8000e20:	bf08      	it	eq
 8000e22:	20f6      	moveq	r0, #246	; 0xf6
	
	if( (bmTransactionLevel == TPDU_LEVEL) && (bTransactionType == T1_TYPE) )
 8000e24:	f002 0206 	and.w	r2, r2, #6
 8000e28:	2a02      	cmp	r2, #2
 8000e2a:	d1ca      	bne.n	8000dc2 <IFD_XfrBlock+0x16>
 8000e2c:	e7e4      	b.n	8000df8 <IFD_XfrBlock+0x4c>
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
	}

	if( (bmTransactionLevel == CHARACTER_LEVEL) && (bTransactionType == T1_TYPE) )
	{
		ErrorCode = IFD_XfrCharT0(pBlockBuffer, pBlockSize, ExpectedAnswerSize);
 8000e2e:	4638      	mov	r0, r7
 8000e30:	4631      	mov	r1, r6
 8000e32:	462a      	mov	r2, r5
 8000e34:	f7ff ff6c 	bl	8000d10 <IFD_XfrCharT0>
 8000e38:	e7d2      	b.n	8000de0 <IFD_XfrBlock+0x34>
 8000e3a:	bf00      	nop
 8000e3c:	20000734 	.word	0x20000734

08000e40 <IFD_XfrCharT1>:

unsigned char IFD_XfrCharT1(	unsigned char * pBlockBuffer,
								unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000e40:	20f6      	movs	r0, #246	; 0xf6
 8000e42:	4770      	bx	lr

08000e44 <IFD_XfrTpduT0>:

unsigned char IFD_XfrTpduT0(	unsigned char * pBlockBuffer,
								unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000e44:	20f6      	movs	r0, #246	; 0xf6
 8000e46:	4770      	bx	lr

08000e48 <IFD_XfrTpduT1>:
/************************************************************************/

unsigned char IFD_XfrTpduT1(	unsigned char * pBlockBuffer,unsigned int * pBlockSize	)
{
	return 0xF6;
}
 8000e48:	20f6      	movs	r0, #246	; 0xf6
 8000e4a:	4770      	bx	lr

08000e4c <IFD_GetParameters>:
/*    	0x00 (for T=0)																									*/
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
 8000e4c:	b4f0      	push	{r4, r5, r6, r7}
	*pParamBuffer     = IccParameters.FiDi;
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <IFD_GetParameters+0x28>)
 8000e50:	791f      	ldrb	r7, [r3, #4]
	*(pParamBuffer+1) = IccParameters.T01ConvChecksum;
 8000e52:	795e      	ldrb	r6, [r3, #5]
	*(pParamBuffer+2) = IccParameters.GuardTime;
 8000e54:	799d      	ldrb	r5, [r3, #6]
	*(pParamBuffer+3) = IccParameters.WaitingInteger;
 8000e56:	79dc      	ldrb	r4, [r3, #7]
	*(pParamBuffer+4) = IccParameters.ClockStop;
 8000e58:	7a19      	ldrb	r1, [r3, #8]
	*(pParamBuffer+5) = IccParameters.Ifsc;
 8000e5a:	7a5a      	ldrb	r2, [r3, #9]
	*(pParamBuffer+6) = IccParameters.Nad;
 8000e5c:	7a9b      	ldrb	r3, [r3, #10]
/*    	0x01 (for T=1)																									*/
/************************************************************************/

unsigned char IFD_GetParameters(unsigned char * pParamBuffer)
{
	*pParamBuffer     = IccParameters.FiDi;
 8000e5e:	7007      	strb	r7, [r0, #0]
	*(pParamBuffer+1) = IccParameters.T01ConvChecksum;
 8000e60:	7046      	strb	r6, [r0, #1]
	*(pParamBuffer+2) = IccParameters.GuardTime;
 8000e62:	7085      	strb	r5, [r0, #2]
	*(pParamBuffer+3) = IccParameters.WaitingInteger;
 8000e64:	70c4      	strb	r4, [r0, #3]
	*(pParamBuffer+4) = IccParameters.ClockStop;
 8000e66:	7101      	strb	r1, [r0, #4]
	*(pParamBuffer+5) = IccParameters.Ifsc;
 8000e68:	7142      	strb	r2, [r0, #5]
	*(pParamBuffer+6) = IccParameters.Nad;
 8000e6a:	7183      	strb	r3, [r0, #6]
	if(IccParameters.T01ConvChecksum & 0x10)
		return 0x01;
	
//	return 0x00;
	return 0x01;
}
 8000e6c:	bcf0      	pop	{r4, r5, r6, r7}
 8000e6e:	2001      	movs	r0, #1
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	20000734 	.word	0x20000734

08000e78 <IFD_SetParameters>:
/*    	0x00 if OK																											*/
/************************************************************************/

unsigned char IFD_SetParameters(unsigned char * pParamBuffer,
								unsigned char T01)
{
 8000e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	NewIccParameters.T01ConvChecksum = *(pParamBuffer+1);
	NewIccParameters.GuardTime       = *(pParamBuffer+2);
	NewIccParameters.WaitingInteger  = *(pParamBuffer+3);
	NewIccParameters.ClockStop       = *(pParamBuffer+4);

	if(T01 == 0x01)
 8000e7c:	2901      	cmp	r1, #1
								unsigned char T01)
{
	unsigned char ErrorCode;
	Param NewIccParameters;
	
	NewIccParameters.FiDi            = * pParamBuffer;
 8000e7e:	7803      	ldrb	r3, [r0, #0]
		NewIccParameters.Nad  = *(pParamBuffer+6);
	}
	else
	{
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
 8000e80:	bf18      	it	ne
 8000e82:	2400      	movne	r4, #0
{
	unsigned char ErrorCode;
	Param NewIccParameters;
	
	NewIccParameters.FiDi            = * pParamBuffer;
	NewIccParameters.T01ConvChecksum = *(pParamBuffer+1);
 8000e84:	7845      	ldrb	r5, [r0, #1]
	NewIccParameters.GuardTime       = *(pParamBuffer+2);
 8000e86:	f890 9002 	ldrb.w	r9, [r0, #2]
	NewIccParameters.WaitingInteger  = *(pParamBuffer+3);
 8000e8a:	78c7      	ldrb	r7, [r0, #3]
	NewIccParameters.ClockStop       = *(pParamBuffer+4);
 8000e8c:	7906      	ldrb	r6, [r0, #4]

	if(T01 == 0x01)
	{
		NewIccParameters.Ifsc = *(pParamBuffer+5);
 8000e8e:	bf06      	itte	eq
 8000e90:	f890 8005 	ldrbeq.w	r8, [r0, #5]
		NewIccParameters.Nad  = *(pParamBuffer+6);
 8000e94:	7984      	ldrbeq	r4, [r0, #6]
	}
	else
	{
		NewIccParameters.Ifsc = 0x00;
 8000e96:	46a0      	movne	r8, r4
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
 8000e98:	4a23      	ldr	r2, [pc, #140]	; (8000f28 <IFD_SetParameters+0xb0>)
 8000e9a:	1c18      	adds	r0, r3, #0
 8000e9c:	bf18      	it	ne
 8000e9e:	2001      	movne	r0, #1
 8000ea0:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000ea4:	b910      	cbnz	r0, 8000eac <IFD_SetParameters+0x34>
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
	{
		return SLOTERROR_BAD_FIDI;
 8000ea6:	200a      	movs	r0, #10
 8000ea8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
 8000eac:	0918      	lsrs	r0, r3, #4
	{
		NewIccParameters.Ifsc = 0x00;
		NewIccParameters.Nad = 0x00;
	}
	
	if ((Dmul64vsDI[(NewIccParameters.FiDi && 0x0F)] == 0) || 
 8000eae:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	d0f7      	beq.n	8000ea6 <IFD_SetParameters+0x2e>
	    (Dmul64vsDI[(NewIccParameters.FiDi >> 0x04)] == 0) )
	{
		return SLOTERROR_BAD_FIDI;
	}

	if( (T01 == 0x00) && 
 8000eb6:	b929      	cbnz	r1, 8000ec4 <IFD_SetParameters+0x4c>
 8000eb8:	f015 0ffd 	tst.w	r5, #253	; 0xfd
 8000ebc:	d004      	beq.n	8000ec8 <IFD_SetParameters+0x50>
	    (NewIccParameters.T01ConvChecksum != 0x00) && 
			(NewIccParameters.T01ConvChecksum != 0x02) )
	{
		return SLOTERROR_BAD_T01CONVCHECKSUM;
 8000ebe:	200b      	movs	r0, #11
 8000ec0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	if( (T01 == 0x01)
 8000ec4:	2901      	cmp	r1, #1
 8000ec6:	d010      	beq.n	8000eea <IFD_SetParameters+0x72>
			&& (NewIccParameters.T01ConvChecksum != 0x11)
			&& (NewIccParameters.T01ConvChecksum != 0x12)
			&& (NewIccParameters.T01ConvChecksum != 0x13) )
		return SLOTERROR_BAD_T01CONVCHECKSUM;
	
	if( (NewIccParameters.WaitingInteger >= 0xA0)
 8000ec8:	2f9f      	cmp	r7, #159	; 0x9f
 8000eca:	d904      	bls.n	8000ed6 <IFD_SetParameters+0x5e>
			&& ((NewIccParameters.T01ConvChecksum & 0x10) == 0x10) )
 8000ecc:	06ea      	lsls	r2, r5, #27
 8000ece:	d502      	bpl.n	8000ed6 <IFD_SetParameters+0x5e>
		return SLOTERROR_BAD_WAITINGINTEGER;
 8000ed0:	200d      	movs	r0, #13
 8000ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	
	if ((NewIccParameters.ClockStop != 0x00) && 
 8000ed6:	b126      	cbz	r6, 8000ee2 <IFD_SetParameters+0x6a>
 8000ed8:	2e03      	cmp	r6, #3
 8000eda:	d002      	beq.n	8000ee2 <IFD_SetParameters+0x6a>
	    (NewIccParameters.ClockStop != 0x03))
	{
		return SLOTERROR_BAD_CLOCKSTOP;
 8000edc:	200e      	movs	r0, #14
 8000ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	if( NewIccParameters.Nad != 0x00 )
 8000ee2:	b13c      	cbz	r4, 8000ef4 <IFD_SetParameters+0x7c>
	{
		return SLOTERROR_BAD_NAD;
 8000ee4:	2010      	movs	r0, #16
	IccParameters.Nad            = NewIccParameters.Nad;
	
	ErrorCode = IFD_ApplyParametersStructure();
	
	return ErrorCode;
}
 8000ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	{
		return SLOTERROR_BAD_T01CONVCHECKSUM;
	}

	if( (T01 == 0x01)
			&& (NewIccParameters.T01ConvChecksum != 0x10)
 8000eea:	f1a5 0210 	sub.w	r2, r5, #16
 8000eee:	2a03      	cmp	r2, #3
 8000ef0:	d8e5      	bhi.n	8000ebe <IFD_SetParameters+0x46>
 8000ef2:	e7e9      	b.n	8000ec8 <IFD_SetParameters+0x50>
	if( NewIccParameters.Nad != 0x00 )
	{
		return SLOTERROR_BAD_NAD;
	}

	IccParameters.FiDi            = NewIccParameters.FiDi;
 8000ef4:	4c0d      	ldr	r4, [pc, #52]	; (8000f2c <IFD_SetParameters+0xb4>)
 8000ef6:	7123      	strb	r3, [r4, #4]
	IccParameters.T01ConvChecksum = NewIccParameters.T01ConvChecksum;
 8000ef8:	7165      	strb	r5, [r4, #5]

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000efa:	f000 f8c3 	bl	8001084 <CRD_GetConvention>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000efe:	7963      	ldrb	r3, [r4, #5]
	}

	IccParameters.FiDi            = NewIccParameters.FiDi;
	IccParameters.T01ConvChecksum = NewIccParameters.T01ConvChecksum;

	if(CRD_GetConvention() == CRD_DIRECTCONV)
 8000f00:	b970      	cbnz	r0, 8000f20 <IFD_SetParameters+0xa8>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
 8000f02:	f023 0302 	bic.w	r3, r3, #2
 8000f06:	7163      	strb	r3, [r4, #5]

	IccParameters.GuardTime      = NewIccParameters.GuardTime;
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
	IccParameters.Nad            = NewIccParameters.Nad;
 8000f08:	2300      	movs	r3, #0
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
	}

	IccParameters.GuardTime      = NewIccParameters.GuardTime;
 8000f0a:	f884 9006 	strb.w	r9, [r4, #6]
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
 8000f0e:	71e7      	strb	r7, [r4, #7]
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
 8000f10:	7226      	strb	r6, [r4, #8]
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
 8000f12:	f884 8009 	strb.w	r8, [r4, #9]
	IccParameters.Nad            = NewIccParameters.Nad;
 8000f16:	72a3      	strb	r3, [r4, #10]
	
	ErrorCode = IFD_ApplyParametersStructure();
	
	return ErrorCode;
}
 8000f18:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	IccParameters.WaitingInteger = NewIccParameters.WaitingInteger;
	IccParameters.ClockStop      = NewIccParameters.ClockStop;
	IccParameters.Ifsc           = NewIccParameters.Ifsc;
	IccParameters.Nad            = NewIccParameters.Nad;
	
	ErrorCode = IFD_ApplyParametersStructure();
 8000f1c:	f7ff be90 	b.w	8000c40 <IFD_ApplyParametersStructure>
	{	
		IccParameters.T01ConvChecksum &= ~(0x02);	
	}
	else
	{	
		IccParameters.T01ConvChecksum |= 0x02;	
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	7163      	strb	r3, [r4, #5]
 8000f26:	e7ef      	b.n	8000f08 <IFD_SetParameters+0x90>
 8000f28:	0800cc24 	.word	0x0800cc24
 8000f2c:	20000734 	.word	0x20000734

08000f30 <IFD_EscapeSendHwName>:
/************************************************************************/

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
 8000f30:	b4f0      	push	{r4, r5, r6, r7}
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000f32:	4c09      	ldr	r4, [pc, #36]	; (8000f58 <IFD_EscapeSendHwName+0x28>)
/************************************************************************/

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
 8000f34:	4605      	mov	r5, r0
 8000f36:	460e      	mov	r6, r1
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000f38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f3a:	78a7      	ldrb	r7, [r4, #2]
 8000f3c:	f8b4 c000 	ldrh.w	ip, [r4]
 8000f40:	6028      	str	r0, [r5, #0]
	*pBlockSize = strlen (CCID_HW_NAME);
 8000f42:	2412      	movs	r4, #18

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000f44:	6069      	str	r1, [r5, #4]
 8000f46:	60aa      	str	r2, [r5, #8]
 8000f48:	60eb      	str	r3, [r5, #12]
 8000f4a:	f8a5 c010 	strh.w	ip, [r5, #16]
 8000f4e:	74af      	strb	r7, [r5, #18]
	*pBlockSize = strlen (CCID_HW_NAME);
 8000f50:	6034      	str	r4, [r6, #0]
}
 8000f52:	bcf0      	pop	{r4, r5, r6, r7}
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	0800cff4 	.word	0x0800cff4

08000f5c <IFD_Escape>:

unsigned char IFD_Escape(	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{	
  unsigned int nSize;

	nSize = *pBlockSize;
 8000f5c:	680b      	ldr	r3, [r1, #0]

	*pBlockSize = 0;				// No data bytes to send
 8000f5e:	2200      	movs	r2, #0

	if (1 == nSize)		 			
 8000f60:	2b01      	cmp	r3, #1
}

#define IFD_ESCAPE_SEND_HW_NAME 2

unsigned char IFD_Escape(	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{	
 8000f62:	b4f0      	push	{r4, r5, r6, r7}
 8000f64:	460c      	mov	r4, r1
 8000f66:	4605      	mov	r5, r0
  unsigned int nSize;

	nSize = *pBlockSize;

	*pBlockSize = 0;				// No data bytes to send
 8000f68:	600a      	str	r2, [r1, #0]

	if (1 == nSize)		 			
 8000f6a:	d002      	beq.n	8000f72 <IFD_Escape+0x16>
			 IFD_EscapeSendHwName (pBlockBuffer,pBlockSize);
		} 
	}
	
	return SLOT_NO_ERROR;
}
 8000f6c:	bcf0      	pop	{r4, r5, r6, r7}
 8000f6e:	2081      	movs	r0, #129	; 0x81
 8000f70:	4770      	bx	lr

	*pBlockSize = 0;				// No data bytes to send

	if (1 == nSize)		 			
	{
		if (IFD_ESCAPE_SEND_HW_NAME == pBlockBuffer[0])
 8000f72:	7803      	ldrb	r3, [r0, #0]
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d1f9      	bne.n	8000f6c <IFD_Escape+0x10>

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000f78:	4e07      	ldr	r6, [pc, #28]	; (8000f98 <IFD_Escape+0x3c>)
	*pBlockSize = strlen (CCID_HW_NAME);
 8000f7a:	2712      	movs	r7, #18

#define CCID_HW_NAME  "GemTwin-V2.00-GT00" 

void IFD_EscapeSendHwName (	unsigned char * pBlockBuffer,	unsigned int * pBlockSize	)
{
	strcpy ((char*)pBlockBuffer,CCID_HW_NAME);
 8000f7c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f7e:	f8b6 c000 	ldrh.w	ip, [r6]
 8000f82:	78b6      	ldrb	r6, [r6, #2]
 8000f84:	6028      	str	r0, [r5, #0]
 8000f86:	6069      	str	r1, [r5, #4]
 8000f88:	60aa      	str	r2, [r5, #8]
 8000f8a:	60eb      	str	r3, [r5, #12]
 8000f8c:	f8a5 c010 	strh.w	ip, [r5, #16]
 8000f90:	74ae      	strb	r6, [r5, #18]
	*pBlockSize = strlen (CCID_HW_NAME);
 8000f92:	6027      	str	r7, [r4, #0]
 8000f94:	e7ea      	b.n	8000f6c <IFD_Escape+0x10>
 8000f96:	bf00      	nop
 8000f98:	0800cff4 	.word	0x0800cff4

08000f9c <IFD_SetClock>:
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
	
	if(IccParameters.ClockStop == PARAM_CLOCK_NOTSTOPPED)
 8000f9c:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <IFD_SetClock+0x18>)
 8000f9e:	7a1b      	ldrb	r3, [r3, #8]
 8000fa0:	b12b      	cbz	r3, 8000fae <IFD_SetClock+0x12>
	{
		return (SLOTERROR_CMD_NOT_SUPPORTED);
	}
	
	if(ClockCmd == 0x00)
 8000fa2:	b908      	cbnz	r0, 8000fa8 <IFD_SetClock+0xc>
	{	
		ErrorCode = CRD_SetClock(ClockCmd);	
	}
	else
	{	
		ErrorCode = CRD_SetClock(IccParameters.ClockStop);	
 8000fa4:	f000 b872 	b.w	800108c <CRD_SetClock>
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f000 b86f 	b.w	800108c <CRD_SetClock>
	}
	
	return ErrorCode;
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	20000734 	.word	0x20000734

08000fb8 <IFD_SetATRData>:
  IFD_SetATRData

******************************************************************************/

unsigned char IFD_SetATRData (void)
{	
 8000fb8:	b4f0      	push	{r4, r5, r6, r7}
  int i;

  if (FALSE == SC_A2R.cATR_Valid)
 8000fba:	4a15      	ldr	r2, [pc, #84]	; (8001010 <IFD_SetATRData+0x58>)
 8000fbc:	7813      	ldrb	r3, [r2, #0]
 8000fbe:	b323      	cbz	r3, 800100a <IFD_SetATRData+0x52>
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
 8000fc0:	f892 502b 	ldrb.w	r5, [r2, #43]	; 0x2b
 8000fc4:	f892 602c 	ldrb.w	r6, [r2, #44]	; 0x2c
 8000fc8:	4c12      	ldr	r4, [pc, #72]	; (8001014 <IFD_SetATRData+0x5c>)
 8000fca:	19af      	adds	r7, r5, r6
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
 8000fcc:	7850      	ldrb	r0, [r2, #1]
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;
 8000fce:	7891      	ldrb	r1, [r2, #2]
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 8000fd0:	2300      	movs	r3, #0
  if (FALSE == SC_A2R.cATR_Valid)
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
 8000fd2:	3702      	adds	r7, #2
 8000fd4:	7067      	strb	r7, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
 8000fd6:	72a0      	strb	r0, [r4, #10]
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;
 8000fd8:	72e1      	strb	r1, [r4, #11]
	{
		return (SLOTERROR_BAD_POWERSELECT);
	}

	UsbMessageBuffer[OFFSET_DWLENGTH]   = SC_A2R.Tlength + SC_A2R.Hlength + 2;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 8000fda:	70a3      	strb	r3, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8000fdc:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 8000fde:	7123      	strb	r3, [r4, #4]
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 8000fe0:	b135      	cbz	r5, 8000ff0 <IFD_SetATRData+0x38>
 8000fe2:	18d1      	adds	r1, r2, r3
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 8000fe4:	78c8      	ldrb	r0, [r1, #3]
 8000fe6:	18e1      	adds	r1, r4, r3
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 8000fe8:	3301      	adds	r3, #1
 8000fea:	42ab      	cmp	r3, r5
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
 8000fec:	7308      	strb	r0, [r1, #12]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	UsbMessageBuffer[OFFSET_ABDATA]			= SC_A2R.TS;
	UsbMessageBuffer[OFFSET_ABDATA+1]		= SC_A2R.T0;

  for (i=0;i<SC_A2R.Tlength;i++)
 8000fee:	dbf8      	blt.n	8000fe2 <IFD_SetATRData+0x2a>
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 8000ff0:	b146      	cbz	r6, 8001004 <IFD_SetATRData+0x4c>
 8000ff2:	442c      	add	r4, r5
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	18d1      	adds	r1, r2, r3
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 8000ff8:	7dc8      	ldrb	r0, [r1, #23]
 8000ffa:	18e1      	adds	r1, r4, r3
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	42b3      	cmp	r3, r6
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
 8001000:	7308      	strb	r0, [r1, #12]
  for (i=0;i<SC_A2R.Tlength;i++)
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+i] = SC_A2R.T[i];
  }

  for (i=0;i<SC_A2R.Hlength;i++)
 8001002:	dbf8      	blt.n	8000ff6 <IFD_SetATRData+0x3e>
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
  }

	return (SLOT_NO_ERROR);
 8001004:	2081      	movs	r0, #129	; 0x81
}
 8001006:	bcf0      	pop	{r4, r5, r6, r7}
 8001008:	4770      	bx	lr
{	
  int i;

  if (FALSE == SC_A2R.cATR_Valid)
	{
		return (SLOTERROR_BAD_POWERSELECT);
 800100a:	2007      	movs	r0, #7
  {
    UsbMessageBuffer[OFFSET_ABDATA+2+SC_A2R.Tlength+i] = SC_A2R.H[i];
  }

	return (SLOT_NO_ERROR);
}
 800100c:	bcf0      	pop	{r4, r5, r6, r7}
 800100e:	4770      	bx	lr
 8001010:	20002e34 	.word	0x20002e34
 8001014:	20002c94 	.word	0x20002c94

08001018 <CRD_Init>:
/****************************************************************/
/* ROUTINE 	void CRD_Init(void)									                */
/****************************************************************/
void CRD_Init(void)
{
	CrdFlags = 0x00;
 8001018:	4b01      	ldr	r3, [pc, #4]	; (8001020 <CRD_Init+0x8>)
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
 800101e:	4770      	bx	lr
 8001020:	20002df9 	.word	0x20002df9

08001024 <CRD_GetHwError>:
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;
 8001024:	2300      	movs	r3, #0

	if( bCurrentErrorFlag )
 8001026:	4a09      	ldr	r2, [pc, #36]	; (800104c <CRD_GetHwError+0x28>)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;
 8001028:	7003      	strb	r3, [r0, #0]

	if( bCurrentErrorFlag )
 800102a:	7813      	ldrb	r3, [r2, #0]
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
 800102c:	f003 0304 	and.w	r3, r3, #4
 8001030:	7003      	strb	r3, [r0, #0]
	if( bVoltageErrorFlag )
 8001032:	7812      	ldrb	r2, [r2, #0]
 8001034:	0792      	lsls	r2, r2, #30
 8001036:	d504      	bpl.n	8001042 <CRD_GetHwError+0x1e>
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
 8001038:	f043 0308 	orr.w	r3, r3, #8
 800103c:	7003      	strb	r3, [r0, #0]
	
	if( *pHwErrorCode != 0x00 )
				ErrorCode = SLOTERROR_HW_ERROR;
 800103e:	20fb      	movs	r0, #251	; 0xfb
 8001040:	4770      	bx	lr
	if( bCurrentErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
	
	if( *pHwErrorCode != 0x00 )
 8001042:	2b00      	cmp	r3, #0
/****************************************************************/
unsigned char CRD_GetHwError(unsigned char * pHwErrorCode)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
 8001044:	bf14      	ite	ne
 8001046:	20fb      	movne	r0, #251	; 0xfb
 8001048:	2081      	moveq	r0, #129	; 0x81

	if(ErrorCode != SLOT_NO_ERROR)
		{	CRD_VccOff();	};		/* Switch off power card */
	
	return ErrorCode;
}
 800104a:	4770      	bx	lr
 800104c:	20002df9 	.word	0x20002df9

08001050 <CRD_VccOn>:
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <CRD_VccOn+0x1c>)
 8001052:	781a      	ldrb	r2, [r3, #0]
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
 8001054:	781b      	ldrb	r3, [r3, #0]
	
	ErrorCode = SLOT_NO_ERROR;

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
 8001056:	0752      	lsls	r2, r2, #29
 8001058:	d501      	bpl.n	800105e <CRD_VccOn+0xe>
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_VOLTAGEERROR_IT;
	
	if( *pHwErrorCode != 0x00 )
				ErrorCode = SLOTERROR_HW_ERROR;
 800105a:	20fb      	movs	r0, #251	; 0xfb
		default:
			break;
	}
	
	return ( CRD_GetHwError(&HwErrorCode) );
}
 800105c:	4770      	bx	lr

	*pHwErrorCode = 0x00;

	if( bCurrentErrorFlag )
			*pHwErrorCode |= HARDWAREERRORCODE_OVERCURRENT_IT;
	if( bVoltageErrorFlag )
 800105e:	f013 0f02 	tst.w	r3, #2
/****************************************************************/
unsigned char CRD_GetHwError(unsigned char * pHwErrorCode)
{
	unsigned char ErrorCode;
	
	ErrorCode = SLOT_NO_ERROR;
 8001062:	bf14      	ite	ne
 8001064:	20fb      	movne	r0, #251	; 0xfb
 8001066:	2081      	moveq	r0, #129	; 0x81
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	20002df9 	.word	0x20002df9

08001070 <CRD_VccOff>:
/****************************************************************/
/* ROUTINE 	void CRD_VccOff(void)																*/
/*    Switch off the Vcc Card and all other smart card pins			*/
/****************************************************************/
void CRD_VccOff(void)
{
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop

08001074 <CRD_VccOff_IT>:
/*    Switch off the Vcc Card and all other smart card pins			*/
/*    Routine to be used in Interrupt process only to avoid			*/
/*    reentrance																								*/
/****************************************************************/
void CRD_VccOff_IT(void)
{
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <CRD_SetMode>:
/*         unsigned char Mode  can be :																			*/
/*              CRD_MANUALMODE	(for Manual)																*/
/*              CRD_UARTMODE 	(for UART)																		*/
/****************************************************************************/
void CRD_SetMode(unsigned char Mode)
{
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop

0800107c <CRD_SetConvention>:
/*         unsigned char Convention  can be :																*/
/*              CRD_DIRECTCONV																							*/
/*              CRD_INVERSECONV 																						*/
/****************************************************************************/
void CRD_SetConvention(unsigned char Convention)
{
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop

08001080 <CRD_GetSlotStatus>:
/****************************************************************/
unsigned char CRD_GetSlotStatus(void)
{
// Always present
	return (CRD_PRESENTACTIVE);
}
 8001080:	2000      	movs	r0, #0
 8001082:	4770      	bx	lr

08001084 <CRD_GetConvention>:
/*         return the Convention currently in use.							*/
/****************************************************************/
unsigned char CRD_GetConvention(void)
{
	return (CRD_DIRECTCONV);	 // always
}
 8001084:	2000      	movs	r0, #0
 8001086:	4770      	bx	lr

08001088 <CRD_GetClockStatus>:
/*         return the Clock State.															*/
/****************************************************************/
unsigned char CRD_GetClockStatus(void)
{
	return (CRD_CLOCKRUNNING);
}
 8001088:	2000      	movs	r0, #0
 800108a:	4770      	bx	lr

0800108c <CRD_SetClock>:
	{
		return SLOTERROR_ICC_MUTE;
	}
	
	return SLOT_NO_ERROR;								// Clock is running
}
 800108c:	2081      	movs	r0, #129	; 0x81
 800108e:	4770      	bx	lr

08001090 <CRD_SetEtu>:
/*         unsigned int Etu  is a positive integer :						*/
/*              from 12 to 2048 																*/
/****************************************************************/
unsigned char CRD_SetEtu(unsigned int Etu, unsigned char Comp)
{
	if( (Etu<12) || (Etu>2048) )	return 0xFF;
 8001090:	f240 73f4 	movw	r3, #2036	; 0x7f4
 8001094:	380c      	subs	r0, #12
	}
	
//	if(Comp)	CRDETU1 |= COMP;
	
	return 0x00;
}
 8001096:	4298      	cmp	r0, r3
 8001098:	bf8c      	ite	hi
 800109a:	20ff      	movhi	r0, #255	; 0xff
 800109c:	2000      	movls	r0, #0
 800109e:	4770      	bx	lr

080010a0 <CRD_SetGuardTime>:
/* ROUTINE 	void CRD_SetGuardTime(unsigned int GuardTime)				*/
/*         unsigned int GuardTime  is a positive integer :			*/
/*              from 11 to 511 																	*/
/****************************************************************/
void CRD_SetGuardTime(unsigned int GuardTime)
{
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop

080010a4 <CRD_SetWaitingTime>:
/* ROUTINE 	void CRD_SetWaitingTime(unsigned long WaitingTime)	*/
/*   unsigned long WaitingTime  is a positive long integer :		*/
/*              from 0 to 16777215															*/
/****************************************************************/
void CRD_SetWaitingTime(unsigned long WaitingTime)
{
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <CRD_StartWaitingTime>:
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80010a8:	4b02      	ldr	r3, [pc, #8]	; (80010b4 <CRD_StartWaitingTime+0xc>)
 80010aa:	781a      	ldrb	r2, [r3, #0]
 80010ac:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 80010b0:	701a      	strb	r2, [r3, #0]
 80010b2:	4770      	bx	lr
 80010b4:	20002df9 	.word	0x20002df9

080010b8 <CRD_StopWaitingTime>:

/****************************************************************/
/* ROUTINE 	void CRD_StopWaitingTime(void)											*/
/****************************************************************/
void CRD_StopWaitingTime(void)
{
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop

080010bc <CRD_WaitingTime>:
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80010bc:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <CRD_WaitingTime+0x14>)
 80010be:	7813      	ldrb	r3, [r2, #0]
 80010c0:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 80010c4:	7013      	strb	r3, [r2, #0]
/****************************************************************/
void CRD_WaitingTime(unsigned long WaitingTimeInEtu)
{
	CRD_SetWaitingTime(WaitingTimeInEtu);
	CRD_StartWaitingTime();
	while( !bWaitingTimeFlag );
 80010c6:	7813      	ldrb	r3, [r2, #0]
 80010c8:	071b      	lsls	r3, r3, #28
 80010ca:	d5fc      	bpl.n	80010c6 <CRD_WaitingTime+0xa>
	CRD_StopWaitingTime();
}
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	20002df9 	.word	0x20002df9

080010d4 <CRD_InitReceive>:
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
 80010d4:	b4f0      	push	{r4, r5, r6, r7}
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80010d6:	4b07      	ldr	r3, [pc, #28]	; (80010f4 <CRD_InitReceive+0x20>)
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 80010d8:	4e07      	ldr	r6, [pc, #28]	; (80010f8 <CRD_InitReceive+0x24>)
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80010da:	781f      	ldrb	r7, [r3, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 80010dc:	4d07      	ldr	r5, [pc, #28]	; (80010fc <CRD_InitReceive+0x28>)
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 80010de:	f007 07ef 	and.w	r7, r7, #239	; 0xef

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 80010e2:	4a07      	ldr	r2, [pc, #28]	; (8001100 <CRD_InitReceive+0x2c>)
 80010e4:	2400      	movs	r4, #0
	Reset_bBufferOverflowFlag;
 80010e6:	701f      	strb	r7, [r3, #0]
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 80010e8:	6031      	str	r1, [r6, #0]
	CrdBufferSize = ReceiveBufSize;
 80010ea:	6028      	str	r0, [r5, #0]
	CrdNbData = 0;
 80010ec:	6014      	str	r4, [r2, #0]
	Reset_bBufferOverflowFlag;
}
 80010ee:	bcf0      	pop	{r4, r5, r6, r7}
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	20002df9 	.word	0x20002df9
 80010f8:	20002e04 	.word	0x20002e04
 80010fc:	20002dfc 	.word	0x20002dfc
 8001100:	20002e08 	.word	0x20002e08

08001104 <CRD_CharRepeatOn>:
/* ROUTINE 	void CRD_CharRepeatOn(void)													*/
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/
void CRD_CharRepeatOn(void)
{
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop

08001108 <CRD_CharRepeatOff>:
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Receive interrupt																		*/
/****************************************************************/
void CRD_CharRepeatOff(void)
{
	Reset_bParityErrorFlag;
 8001108:	4b02      	ldr	r3, [pc, #8]	; (8001114 <CRD_CharRepeatOff+0xc>)
 800110a:	781a      	ldrb	r2, [r3, #0]
 800110c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001110:	701a      	strb	r2, [r3, #0]
 8001112:	4770      	bx	lr
 8001114:	20002df9 	.word	0x20002df9

08001118 <CRD_EndReceive>:
/*   Unvalidate Receive interrupt																*/
/*   Return the number of bytes received												*/
/****************************************************************/
unsigned int CRD_EndReceive(void)
{
	return CrdNbData;
 8001118:	4b01      	ldr	r3, [pc, #4]	; (8001120 <CRD_EndReceive+0x8>)
}
 800111a:	6818      	ldr	r0, [r3, #0]
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20002e08 	.word	0x20002e08

08001124 <CRD_InitTransmit>:
/* ROUTINE 	void CRD_InitTransmit()															*/
/*   Init global pCrdBuffer with pBuffer												*/
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
 8001124:	b430      	push	{r4, r5}
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 8001126:	4b06      	ldr	r3, [pc, #24]	; (8001140 <CRD_InitTransmit+0x1c>)
	pCrdBuffer++;
 8001128:	4c06      	ldr	r4, [pc, #24]	; (8001144 <CRD_InitTransmit+0x20>)
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 800112a:	781d      	ldrb	r5, [r3, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 800112c:	4a06      	ldr	r2, [pc, #24]	; (8001148 <CRD_InitTransmit+0x24>)
	Reset_bBufferOverflowFlag;
 800112e:	f005 05ef 	and.w	r5, r5, #239	; 0xef
	pCrdBuffer++;
 8001132:	3101      	adds	r1, #1
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 8001134:	701d      	strb	r5, [r3, #0]
	pCrdBuffer++;
 8001136:	6021      	str	r1, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 8001138:	6010      	str	r0, [r2, #0]
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
}
 800113a:	bc30      	pop	{r4, r5}
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	20002df9 	.word	0x20002df9
 8001144:	20002e04 	.word	0x20002e04
 8001148:	20002e08 	.word	0x20002e08

0800114c <CRD_NumberOfBytesToTransmit>:
/* ROUTINE 	unsigned int CRD_NumberOfBytesToTransmit(void)			*/
/*   Return number of bytes to transmit before buffer empty.		*/
/****************************************************************/
unsigned int CRD_NumberOfBytesToTransmit(void)
{
	return CrdNbData;
 800114c:	4b01      	ldr	r3, [pc, #4]	; (8001154 <CRD_NumberOfBytesToTransmit+0x8>)
}
 800114e:	6818      	ldr	r0, [r3, #0]
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20002e08 	.word	0x20002e08

08001158 <CRD_EndTransmit>:
/* ROUTINE 	unsigned int CRD_EndTransmit(void)									*/
/*   Unvalid Transmit interrupt																	*/
/****************************************************************/
unsigned int CRD_EndTransmit(void)
{
	return CrdNbData;
 8001158:	4b01      	ldr	r3, [pc, #4]	; (8001160 <CRD_EndTransmit+0x8>)
}
 800115a:	6818      	ldr	r0, [r3, #0]
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	20002e08 	.word	0x20002e08

08001164 <ICC_ResetAsync>:

/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
 8001164:	b430      	push	{r4, r5}
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001166:	4a08      	ldr	r2, [pc, #32]	; (8001188 <ICC_ResetAsync+0x24>)
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 8001168:	4808      	ldr	r0, [pc, #32]	; (800118c <ICC_ResetAsync+0x28>)
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800116a:	7815      	ldrb	r5, [r2, #0]
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <ICC_ResetAsync+0x2c>)
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800116e:	f005 05f7 	and.w	r5, r5, #247	; 0xf7
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 8001172:	2401      	movs	r4, #1
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 8001174:	2103      	movs	r1, #3
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001176:	7015      	strb	r5, [r2, #0]
/************************************************************************/
/* ROUTINE 	void ICC_ResetAsync(void)																		*/
/************************************************************************/
void ICC_ResetAsync(void)
{
	InstructionByte = DEFAULT_INSTRUCTION_BYTE;
 8001178:	7004      	strb	r4, [r0, #0]
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
 800117a:	7019      	strb	r1, [r3, #0]
/****************************************************************/
void CRD_WaitingTime(unsigned long WaitingTimeInEtu)
{
	CRD_SetWaitingTime(WaitingTimeInEtu);
	CRD_StartWaitingTime();
	while( !bWaitingTimeFlag );
 800117c:	7813      	ldrb	r3, [r2, #0]
 800117e:	071b      	lsls	r3, r3, #28
 8001180:	d5fc      	bpl.n	800117c <ICC_ResetAsync+0x18>
	ProcedureByte   = DEFAULT_PROCEDURE_BYTE;
	
	CRD_SetMode(CRD_MANUALMODE);

	CRD_WaitingTime( POWERUP_WAITINGTIME );
}
 8001182:	bc30      	pop	{r4, r5}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	20002df9 	.word	0x20002df9
 800118c:	20002df8 	.word	0x20002df8
 8001190:	20002e00 	.word	0x20002e00

08001194 <ICC_SendCommandAsync>:
/*      Return error code :																			*/
/****************************************************************/
unsigned char ICC_SendCommandAsync(	unsigned char * pTransmitBuffer,
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
 8001194:	b470      	push	{r4, r5, r6}
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
 8001196:	4c1c      	ldr	r4, [pc, #112]	; (8001208 <ICC_SendCommandAsync+0x74>)
 8001198:	7823      	ldrb	r3, [r4, #0]
/****************************************************************/
unsigned char ICC_SendCommandAsync(	unsigned char * pTransmitBuffer,
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
 800119a:	bb2a      	cbnz	r2, 80011e8 <ICC_SendCommandAsync+0x54>
	{
		Reset_bProtocolTypeFlag;
 800119c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 80011a0:	2905      	cmp	r1, #5
									unsigned int CommandSize,
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
 80011a2:	7023      	strb	r3, [r4, #0]
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 80011a4:	d027      	beq.n	80011f6 <ICC_SendCommandAsync+0x62>
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 80011a6:	7823      	ldrb	r3, [r4, #0]
	pCrdBuffer++;
 80011a8:	4e18      	ldr	r6, [pc, #96]	; (800120c <ICC_SendCommandAsync+0x78>)
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
 80011aa:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 80011ae:	7023      	strb	r3, [r4, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80011b0:	7825      	ldrb	r5, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 80011b2:	4b17      	ldr	r3, [pc, #92]	; (8001210 <ICC_SendCommandAsync+0x7c>)
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
 80011b4:	3001      	adds	r0, #1
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80011b6:	f005 05f7 	and.w	r5, r5, #247	; 0xf7

	CRD_InitTransmit(CommandSize, pTransmitBuffer);
	
	CRD_StartWaitingTime();
	  
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 80011ba:	4a13      	ldr	r2, [pc, #76]	; (8001208 <ICC_SendCommandAsync+0x74>)
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
	Reset_bBufferOverflowFlag;
	pCrdBuffer++;
 80011bc:	6030      	str	r0, [r6, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 80011be:	7025      	strb	r5, [r4, #0]
/*   Valid Transmit interrupt																		*/
/****************************************************************/
void CRD_InitTransmit(unsigned int TransmitBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdNbData = TransmitBufSize;
 80011c0:	6019      	str	r1, [r3, #0]
 80011c2:	e005      	b.n	80011d0 <ICC_SendCommandAsync+0x3c>

	CRD_InitTransmit(CommandSize, pTransmitBuffer);
	
	CRD_StartWaitingTime();
	  
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 80011c4:	7813      	ldrb	r3, [r2, #0]
 80011c6:	071d      	lsls	r5, r3, #28
 80011c8:	d405      	bmi.n	80011d6 <ICC_SendCommandAsync+0x42>
 80011ca:	7813      	ldrb	r3, [r2, #0]
 80011cc:	06d8      	lsls	r0, r3, #27
 80011ce:	d402      	bmi.n	80011d6 <ICC_SendCommandAsync+0x42>
 80011d0:	7823      	ldrb	r3, [r4, #0]
 80011d2:	07de      	lsls	r6, r3, #31
 80011d4:	d5f6      	bpl.n	80011c4 <ICC_SendCommandAsync+0x30>
	{
	}
	
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 80011d6:	7823      	ldrb	r3, [r4, #0]
 80011d8:	07db      	lsls	r3, r3, #31
 80011da:	d409      	bmi.n	80011f0 <ICC_SendCommandAsync+0x5c>
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 80011dc:	bc70      	pop	{r4, r5, r6}
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
 80011de:	2900      	cmp	r1, #0
 80011e0:	bf0c      	ite	eq
 80011e2:	2081      	moveq	r0, #129	; 0x81
 80011e4:	20fe      	movne	r0, #254	; 0xfe
	
	return SLOT_NO_ERROR;
}
 80011e6:	4770      	bx	lr
			InstructionByte = *(pTransmitBuffer+1);
		}
	}
	else
	{	
		Set_bProtocolTypeFlag;	
 80011e8:	f043 0320 	orr.w	r3, r3, #32
 80011ec:	7023      	strb	r3, [r4, #0]
 80011ee:	e7da      	b.n	80011a6 <ICC_SendCommandAsync+0x12>
	}
	
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
 80011f0:	20fd      	movs	r0, #253	; 0xfd
	
	if(CRD_EndTransmit() != 0)
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 80011f2:	bc70      	pop	{r4, r5, r6}
 80011f4:	4770      	bx	lr
									unsigned char ProtocolType	)
{
	if(ProtocolType == 0x00)
	{
		Reset_bProtocolTypeFlag;
		if( (CommandSize == 0x05) && (ProcedureByte != InstructionByte)	&& (ProcedureByte != (~InstructionByte)) )
 80011f6:	4a07      	ldr	r2, [pc, #28]	; (8001214 <ICC_SendCommandAsync+0x80>)
 80011f8:	4b07      	ldr	r3, [pc, #28]	; (8001218 <ICC_SendCommandAsync+0x84>)
 80011fa:	7815      	ldrb	r5, [r2, #0]
 80011fc:	781a      	ldrb	r2, [r3, #0]
 80011fe:	4295      	cmp	r5, r2
 8001200:	d0d1      	beq.n	80011a6 <ICC_SendCommandAsync+0x12>
		{
			InstructionByte = *(pTransmitBuffer+1);
 8001202:	7842      	ldrb	r2, [r0, #1]
 8001204:	701a      	strb	r2, [r3, #0]
 8001206:	e7ce      	b.n	80011a6 <ICC_SendCommandAsync+0x12>
 8001208:	20002df9 	.word	0x20002df9
 800120c:	20002e04 	.word	0x20002e04
 8001210:	20002e08 	.word	0x20002e08
 8001214:	20002e00 	.word	0x20002e00
 8001218:	20002df8 	.word	0x20002df8

0800121c <ICC_ReceiveAnswerAsync>:
/*      Return error code :																			*/
/*			0x00 if OK																							*/
/****************************************************************/
unsigned char ICC_ReceiveAnswerAsync(	unsigned char * pReceiveBuffer,
										unsigned int * pAnswerSize	)
{
 800121c:	b4f0      	push	{r4, r5, r6, r7}
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
	Set_bProcedureByteFlag;
 800121e:	4c19      	ldr	r4, [pc, #100]	; (8001284 <ICC_ReceiveAnswerAsync+0x68>)
unsigned char ICC_ReceiveAnswerAsync(	unsigned char * pReceiveBuffer,
										unsigned int * pAnswerSize	)
{
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
 8001220:	f8d1 c000 	ldr.w	ip, [r1]
	Set_bProcedureByteFlag;
 8001224:	7823      	ldrb	r3, [r4, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 8001226:	4f18      	ldr	r7, [pc, #96]	; (8001288 <ICC_ReceiveAnswerAsync+0x6c>)
										unsigned int * pAnswerSize	)
{
	unsigned int BufferMaxSize;
	
	BufferMaxSize = *pAnswerSize;
	Set_bProcedureByteFlag;
 8001228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800122c:	7023      	strb	r3, [r4, #0]
void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 800122e:	7823      	ldrb	r3, [r4, #0]
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 8001230:	4e16      	ldr	r6, [pc, #88]	; (800128c <ICC_ReceiveAnswerAsync+0x70>)
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
	Reset_bBufferOverflowFlag;
 8001232:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8001236:	7023      	strb	r3, [r4, #0]
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001238:	7822      	ldrb	r2, [r4, #0]

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 800123a:	4b15      	ldr	r3, [pc, #84]	; (8001290 <ICC_ReceiveAnswerAsync+0x74>)
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 800123c:	f002 02f7 	and.w	r2, r2, #247	; 0xf7

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 8001240:	2500      	movs	r5, #0
/****************************************************************/
/* ROUTINE 	void CRD_StartWaitingTime(void)											*/
/****************************************************************/
void CRD_StartWaitingTime(void)
{
	Reset_bWaitingTimeFlag;
 8001242:	7022      	strb	r2, [r4, #0]
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
	CrdBufferSize = ReceiveBufSize;
 8001244:	f8c7 c000 	str.w	ip, [r7]
	
	CRD_InitReceive(BufferMaxSize, pReceiveBuffer);
	
	CRD_StartWaitingTime();
	
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 8001248:	4622      	mov	r2, r4
/*   Valid Receive interrupt																		*/
/****************************************************************/

void CRD_InitReceive(unsigned int ReceiveBufSize, unsigned char * pBuffer)
{
	pCrdBuffer = pBuffer;
 800124a:	6030      	str	r0, [r6, #0]
	CrdBufferSize = ReceiveBufSize;
	CrdNbData = 0;
 800124c:	601d      	str	r5, [r3, #0]
 800124e:	e005      	b.n	800125c <ICC_ReceiveAnswerAsync+0x40>
	
	CRD_InitReceive(BufferMaxSize, pReceiveBuffer);
	
	CRD_StartWaitingTime();
	
	while( (!bParityErrorFlag) &&	(!bWaitingTimeFlag) && (!bBufferOverflowFlag) )
 8001250:	7813      	ldrb	r3, [r2, #0]
 8001252:	071d      	lsls	r5, r3, #28
 8001254:	d405      	bmi.n	8001262 <ICC_ReceiveAnswerAsync+0x46>
 8001256:	7813      	ldrb	r3, [r2, #0]
 8001258:	06d8      	lsls	r0, r3, #27
 800125a:	d402      	bmi.n	8001262 <ICC_ReceiveAnswerAsync+0x46>
 800125c:	7823      	ldrb	r3, [r4, #0]
 800125e:	07de      	lsls	r6, r3, #31
 8001260:	d5f6      	bpl.n	8001250 <ICC_ReceiveAnswerAsync+0x34>
	{
	}
	
	*pAnswerSize = CRD_EndReceive();
 8001262:	2300      	movs	r3, #0
 8001264:	600b      	str	r3, [r1, #0]
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
 8001266:	7823      	ldrb	r3, [r4, #0]
 8001268:	4a06      	ldr	r2, [pc, #24]	; (8001284 <ICC_ReceiveAnswerAsync+0x68>)
 800126a:	07db      	lsls	r3, r3, #31
 800126c:	d407      	bmi.n	800127e <ICC_ReceiveAnswerAsync+0x62>
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 800126e:	bcf0      	pop	{r4, r5, r6, r7}
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
	
	if( bBufferOverflowFlag )
 8001270:	7813      	ldrb	r3, [r2, #0]
		return SLOTERROR_XFR_OVERRUN;
 8001272:	f013 0f10 	tst.w	r3, #16
 8001276:	bf0c      	ite	eq
 8001278:	20fe      	moveq	r0, #254	; 0xfe
 800127a:	20fc      	movne	r0, #252	; 0xfc
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 800127c:	4770      	bx	lr
	
	*pAnswerSize = CRD_EndReceive();
	CRD_StopWaitingTime();
	
	if(bParityErrorFlag)
		return SLOTERROR_XFR_PARITY_ERROR;
 800127e:	20fd      	movs	r0, #253	; 0xfd
	
	if( *pAnswerSize == 0 )
		return SLOTERROR_ICC_MUTE;
	
	return SLOT_NO_ERROR;
}
 8001280:	bcf0      	pop	{r4, r5, r6, r7}
 8001282:	4770      	bx	lr
 8001284:	20002df9 	.word	0x20002df9
 8001288:	20002dfc 	.word	0x20002dfc
 800128c:	20002e04 	.word	0x20002e04
 8001290:	20002e08 	.word	0x20002e08

08001294 <PC_to_RDR_IccPowerOn>:
/************************************************************************************/
/*		BULK OUT ROUTINES																															*/
/************************************************************************************/

unsigned char PC_to_RDR_IccPowerOn(void)
{	
 8001294:	b508      	push	{r3, lr}
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <PC_to_RDR_IccPowerOn+0x3c>)
 8001298:	795a      	ldrb	r2, [r3, #5]
 800129a:	b10a      	cbz	r2, 80012a0 <PC_to_RDR_IccPowerOn+0xc>
		return SLOTERROR_BAD_SLOT;
 800129c:	2005      	movs	r0, #5
 800129e:	bd08      	pop	{r3, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 80012a0:	785a      	ldrb	r2, [r3, #1]
 80012a2:	b95a      	cbnz	r2, 80012bc <PC_to_RDR_IccPowerOn+0x28>
 80012a4:	789a      	ldrb	r2, [r3, #2]
 80012a6:	b94a      	cbnz	r2, 80012bc <PC_to_RDR_IccPowerOn+0x28>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 80012a8:	78da      	ldrb	r2, [r3, #3]
 80012aa:	b93a      	cbnz	r2, 80012bc <PC_to_RDR_IccPowerOn+0x28>
 80012ac:	791b      	ldrb	r3, [r3, #4]
 80012ae:	b92b      	cbnz	r3, 80012bc <PC_to_RDR_IccPowerOn+0x28>
		return SLOTERROR_BAD_LENTGH;

	if( bAbortRequestFlag )
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <PC_to_RDR_IccPowerOn+0x40>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	069b      	lsls	r3, r3, #26
 80012b6:	d503      	bpl.n	80012c0 <PC_to_RDR_IccPowerOn+0x2c>
		return SLOTERROR_CMD_ABORTED;
 80012b8:	20ff      	movs	r0, #255	; 0xff
	{
		return (SLOTERROR_HW_ERROR);
	}
	
	return (SLOT_NO_ERROR);
}
 80012ba:	bd08      	pop	{r3, pc}
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 80012bc:	2001      	movs	r0, #1
 80012be:	bd08      	pop	{r3, pc}

	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	if (FALSE == RestartSmartcard())
 80012c0:	f001 fce6 	bl	8002c90 <RestartSmartcard>
 80012c4:	2800      	cmp	r0, #0
	{
		return (SLOTERROR_HW_ERROR);
 80012c6:	bf14      	ite	ne
 80012c8:	2081      	movne	r0, #129	; 0x81
 80012ca:	20fb      	moveq	r0, #251	; 0xfb
 80012cc:	bd08      	pop	{r3, pc}
 80012ce:	bf00      	nop
 80012d0:	20002c94 	.word	0x20002c94
 80012d4:	20002c90 	.word	0x20002c90

080012d8 <PC_to_RDR_IccPowerOff>:
{unsigned int i;for (i=0;i<50000;i++);}
{unsigned int i;for (i=0;i<50000;i++);}
//	Delay (1); // Wait for 10 ms
*/
	return SLOT_NO_ERROR;
}
 80012d8:	2081      	movs	r0, #129	; 0x81
 80012da:	4770      	bx	lr

080012dc <PC_to_RDR_GetSlotStatus>:
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_GetSlotStatus(void)
{
 80012dc:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <PC_to_RDR_GetSlotStatus+0x48>)
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_GetSlotStatus(void)
{
 80012e0:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80012e2:	795a      	ldrb	r2, [r3, #5]
 80012e4:	b11a      	cbz	r2, 80012ee <PC_to_RDR_GetSlotStatus+0x12>
		return SLOTERROR_BAD_SLOT;
 80012e6:	2005      	movs	r0, #5
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80012e8:	b003      	add	sp, #12
 80012ea:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 80012ee:	785a      	ldrb	r2, [r3, #1]
 80012f0:	b94a      	cbnz	r2, 8001306 <PC_to_RDR_GetSlotStatus+0x2a>
 80012f2:	789a      	ldrb	r2, [r3, #2]
 80012f4:	b93a      	cbnz	r2, 8001306 <PC_to_RDR_GetSlotStatus+0x2a>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 80012f6:	78da      	ldrb	r2, [r3, #3]
 80012f8:	b92a      	cbnz	r2, 8001306 <PC_to_RDR_GetSlotStatus+0x2a>
 80012fa:	791a      	ldrb	r2, [r3, #4]
 80012fc:	b91a      	cbnz	r2, 8001306 <PC_to_RDR_GetSlotStatus+0x2a>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80012fe:	79da      	ldrb	r2, [r3, #7]
 8001300:	b12a      	cbz	r2, 800130e <PC_to_RDR_GetSlotStatus+0x32>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 8001302:	2007      	movs	r0, #7
 8001304:	e7f0      	b.n	80012e8 <PC_to_RDR_GetSlotStatus+0xc>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 8001306:	2001      	movs	r0, #1
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 8001308:	b003      	add	sp, #12
 800130a:	f85d fb04 	ldr.w	pc, [sp], #4

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 800130e:	7a1a      	ldrb	r2, [r3, #8]
 8001310:	2a00      	cmp	r2, #0
 8001312:	d1f6      	bne.n	8001302 <PC_to_RDR_GetSlotStatus+0x26>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 8001314:	7a5b      	ldrb	r3, [r3, #9]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d1f3      	bne.n	8001302 <PC_to_RDR_GetSlotStatus+0x26>
		return SLOTERROR_BAD_ABRFU_3B;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 800131a:	f10d 0007 	add.w	r0, sp, #7
 800131e:	f7ff fe81 	bl	8001024 <CRD_GetHwError>

	return ErrorCode;
 8001322:	e7e1      	b.n	80012e8 <PC_to_RDR_GetSlotStatus+0xc>
 8001324:	20002c94 	.word	0x20002c94

08001328 <PC_to_RDR_XfrBlock>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_XfrBlock(void)
{
 8001328:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, ExpectedAnswerSize;
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800132a:	4c1e      	ldr	r4, [pc, #120]	; (80013a4 <PC_to_RDR_XfrBlock+0x7c>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_XfrBlock(void)
{
 800132c:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, ExpectedAnswerSize;
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800132e:	7963      	ldrb	r3, [r4, #5]
 8001330:	b113      	cbz	r3, 8001338 <PC_to_RDR_XfrBlock+0x10>
		return SLOTERROR_BAD_SLOT;
 8001332:	2005      	movs	r0, #5
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	}
	
	return ErrorCode;
}
 8001334:	b003      	add	sp, #12
 8001336:	bd30      	pop	{r4, r5, pc}
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 8001338:	78a1      	ldrb	r1, [r4, #2]
 800133a:	7863      	ldrb	r3, [r4, #1]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 800133c:	78e2      	ldrb	r2, [r4, #3]
	unsigned int UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 800133e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001342:	9301      	str	r3, [sp, #4]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 8001344:	b95a      	cbnz	r2, 800135e <PC_to_RDR_XfrBlock+0x36>
 8001346:	7922      	ldrb	r2, [r4, #4]
 8001348:	b94a      	cbnz	r2, 800135e <PC_to_RDR_XfrBlock+0x36>
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;
 800134a:	330a      	adds	r3, #10

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
 800134c:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 8001350:	d205      	bcs.n	800135e <PC_to_RDR_XfrBlock+0x36>
		return SLOTERROR_BAD_LENTGH;
	
	if( bAbortRequestFlag )
 8001352:	4d15      	ldr	r5, [pc, #84]	; (80013a8 <PC_to_RDR_XfrBlock+0x80>)
 8001354:	782b      	ldrb	r3, [r5, #0]
 8001356:	069b      	lsls	r3, r3, #26
 8001358:	d504      	bpl.n	8001364 <PC_to_RDR_XfrBlock+0x3c>
		return SLOTERROR_CMD_ABORTED;
 800135a:	20ff      	movs	r0, #255	; 0xff
 800135c:	e7ea      	b.n	8001334 <PC_to_RDR_XfrBlock+0xc>

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;
 800135e:	2001      	movs	r0, #1
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	}
	
	return ErrorCode;
}
 8001360:	b003      	add	sp, #12
 8001362:	bd30      	pop	{r4, r5, pc}
		return SLOTERROR_BAD_LENTGH;
	
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 8001364:	f10d 0003 	add.w	r0, sp, #3
 8001368:	f7ff fe5c 	bl	8001024 <CRD_GetHwError>

	if(ErrorCode != SLOT_NO_ERROR)
 800136c:	2881      	cmp	r0, #129	; 0x81
 800136e:	d1e1      	bne.n	8001334 <PC_to_RDR_XfrBlock+0xc>
		return ErrorCode;

// This parameter did not define the answer size RB ??? 	
	ExpectedAnswerSize = MAKEWORD(UsbMessageBuffer[OFFSET_WLEVELPARAMETER+1],
 8001370:	7a23      	ldrb	r3, [r4, #8]
 8001372:	7a62      	ldrb	r2, [r4, #9]
									              UsbMessageBuffer[OFFSET_WLEVELPARAMETER]);
	
	ErrorCode = IFD_XfrBlock(&UsbMessageBuffer[OFFSET_ABDATA], &BlockSize, ExpectedAnswerSize);
 8001374:	f104 000a 	add.w	r0, r4, #10
 8001378:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 800137c:	a901      	add	r1, sp, #4
 800137e:	f7ff fd15 	bl	8000dac <IFD_XfrBlock>
	#ifdef	USB_POLLING_MODEL
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	
	if( bAbortRequestFlag )
 8001382:	782b      	ldrb	r3, [r5, #0]
 8001384:	f003 0320 	and.w	r3, r3, #32
 8001388:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1e4      	bne.n	800135a <PC_to_RDR_XfrBlock+0x32>
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
 8001390:	2881      	cmp	r0, #129	; 0x81
 8001392:	d1cf      	bne.n	8001334 <PC_to_RDR_XfrBlock+0xc>
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
 8001394:	9b01      	ldr	r3, [sp, #4]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8001396:	70e2      	strb	r2, [r4, #3]
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 8001398:	0a19      	lsrs	r1, r3, #8
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 800139a:	7122      	strb	r2, [r4, #4]
	if( bAbortRequestFlag )
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode == SLOT_NO_ERROR)
	{
		UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char)  BlockSize;
 800139c:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 800139e:	70a1      	strb	r1, [r4, #2]
 80013a0:	e7c8      	b.n	8001334 <PC_to_RDR_XfrBlock+0xc>
 80013a2:	bf00      	nop
 80013a4:	20002c94 	.word	0x20002c94
 80013a8:	20002c90 	.word	0x20002c90

080013ac <PC_to_RDR_GetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_GetParameters(void)
{
 80013ac:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013ae:	4814      	ldr	r0, [pc, #80]	; (8001400 <PC_to_RDR_GetParameters+0x54>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_GetParameters(void)
{
 80013b0:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80013b2:	7943      	ldrb	r3, [r0, #5]
 80013b4:	b11b      	cbz	r3, 80013be <PC_to_RDR_GetParameters+0x12>
		return SLOTERROR_BAD_SLOT;
 80013b6:	2005      	movs	r0, #5
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80013b8:	b003      	add	sp, #12
 80013ba:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if((UsbMessageBuffer[OFFSET_DWLENGTH]   != 0) || 
 80013be:	7843      	ldrb	r3, [r0, #1]
 80013c0:	b94b      	cbnz	r3, 80013d6 <PC_to_RDR_GetParameters+0x2a>
 80013c2:	7883      	ldrb	r3, [r0, #2]
 80013c4:	b93b      	cbnz	r3, 80013d6 <PC_to_RDR_GetParameters+0x2a>
	   (UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0) || 
 80013c6:	78c3      	ldrb	r3, [r0, #3]
 80013c8:	b92b      	cbnz	r3, 80013d6 <PC_to_RDR_GetParameters+0x2a>
		 (UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
 80013ca:	7903      	ldrb	r3, [r0, #4]
 80013cc:	b91b      	cbnz	r3, 80013d6 <PC_to_RDR_GetParameters+0x2a>
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
	}

	if((UsbMessageBuffer[OFFSET_ABRFU_3B]   != 0) || 
 80013ce:	79c3      	ldrb	r3, [r0, #7]
 80013d0:	b12b      	cbz	r3, 80013de <PC_to_RDR_GetParameters+0x32>
	   (UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0) || 
		 (UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0))
	{
		return SLOTERROR_BAD_ABRFU_3B;
 80013d2:	2007      	movs	r0, #7
 80013d4:	e7f0      	b.n	80013b8 <PC_to_RDR_GetParameters+0xc>
	if((UsbMessageBuffer[OFFSET_DWLENGTH]   != 0) || 
	   (UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0) || 
		 (UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0) || 
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
 80013d6:	2001      	movs	r0, #1
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 80013d8:	b003      	add	sp, #12
 80013da:	f85d fb04 	ldr.w	pc, [sp], #4
		 (UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0))
	{
		return SLOTERROR_BAD_LENTGH;
	}

	if((UsbMessageBuffer[OFFSET_ABRFU_3B]   != 0) || 
 80013de:	7a03      	ldrb	r3, [r0, #8]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1f6      	bne.n	80013d2 <PC_to_RDR_GetParameters+0x26>
	   (UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0) || 
 80013e4:	7a41      	ldrb	r1, [r0, #9]
 80013e6:	2900      	cmp	r1, #0
 80013e8:	d1f3      	bne.n	80013d2 <PC_to_RDR_GetParameters+0x26>
		 (UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0))
	{
		return SLOTERROR_BAD_ABRFU_3B;
	}

	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 80013ea:	300a      	adds	r0, #10
 80013ec:	f7ff fd44 	bl	8000e78 <IFD_SetParameters>

	if(ErrorCode != SLOT_NO_ERROR)
 80013f0:	2881      	cmp	r0, #129	; 0x81
 80013f2:	d1e1      	bne.n	80013b8 <PC_to_RDR_GetParameters+0xc>
	{
		return ErrorCode;
	}

	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80013f4:	f10d 0007 	add.w	r0, sp, #7
 80013f8:	f7ff fe14 	bl	8001024 <CRD_GetHwError>

	return ErrorCode;
 80013fc:	e7dc      	b.n	80013b8 <PC_to_RDR_GetParameters+0xc>
 80013fe:	bf00      	nop
 8001400:	20002c94 	.word	0x20002c94

08001404 <PC_to_RDR_ResetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_ResetParameters(void)
{
 8001404:	b570      	push	{r4, r5, r6, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001406:	4b18      	ldr	r3, [pc, #96]	; (8001468 <PC_to_RDR_ResetParameters+0x64>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_ResetParameters(void)
{
 8001408:	b082      	sub	sp, #8
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800140a:	795a      	ldrb	r2, [r3, #5]
 800140c:	b112      	cbz	r2, 8001414 <PC_to_RDR_ResetParameters+0x10>
		return SLOTERROR_BAD_SLOT;
 800140e:	2005      	movs	r0, #5
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 8001410:	b002      	add	sp, #8
 8001412:	bd70      	pop	{r4, r5, r6, pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 8001414:	785a      	ldrb	r2, [r3, #1]
 8001416:	b94a      	cbnz	r2, 800142c <PC_to_RDR_ResetParameters+0x28>
 8001418:	789a      	ldrb	r2, [r3, #2]
 800141a:	b93a      	cbnz	r2, 800142c <PC_to_RDR_ResetParameters+0x28>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 800141c:	78da      	ldrb	r2, [r3, #3]
 800141e:	b92a      	cbnz	r2, 800142c <PC_to_RDR_ResetParameters+0x28>
 8001420:	791a      	ldrb	r2, [r3, #4]
 8001422:	b91a      	cbnz	r2, 800142c <PC_to_RDR_ResetParameters+0x28>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001424:	79da      	ldrb	r2, [r3, #7]
 8001426:	b122      	cbz	r2, 8001432 <PC_to_RDR_ResetParameters+0x2e>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 8001428:	2007      	movs	r0, #7
 800142a:	e7f1      	b.n	8001410 <PC_to_RDR_ResetParameters+0xc>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 800142c:	2001      	movs	r0, #1
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 800142e:	b002      	add	sp, #8
 8001430:	bd70      	pop	{r4, r5, r6, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
		|| UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 8001432:	7a1a      	ldrb	r2, [r3, #8]
 8001434:	2a00      	cmp	r2, #0
 8001436:	d1f7      	bne.n	8001428 <PC_to_RDR_ResetParameters+0x24>
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 8001438:	7a5a      	ldrb	r2, [r3, #9]
 800143a:	2a00      	cmp	r2, #0
 800143c:	d1f4      	bne.n	8001428 <PC_to_RDR_ResetParameters+0x24>
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
 800143e:	250a      	movs	r5, #10
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 8001440:	4611      	mov	r1, r2

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
 8001442:	2611      	movs	r6, #17
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
 8001444:	2403      	movs	r4, #3
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 8001446:	1958      	adds	r0, r3, r5
	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
 8001448:	72da      	strb	r2, [r3, #11]
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
 800144a:	731a      	strb	r2, [r3, #12]
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
 800144c:	73da      	strb	r2, [r3, #15]
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
 800144e:	741a      	strb	r2, [r3, #16]

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
		|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	UsbMessageBuffer[OFFSET_ABDATA]   = DEFAULT_FIDI;
 8001450:	729e      	strb	r6, [r3, #10]
	UsbMessageBuffer[OFFSET_ABDATA+1] = DEFAULT_T01CONVCHECKSUM;
	UsbMessageBuffer[OFFSET_ABDATA+2] = DEFAULT_GUARDTIME;
	UsbMessageBuffer[OFFSET_ABDATA+3] = DEFAULT_WAITINGINTEGER;
 8001452:	735d      	strb	r5, [r3, #13]
	UsbMessageBuffer[OFFSET_ABDATA+4] = DEFAULT_CLOCKSTOP;
 8001454:	739c      	strb	r4, [r3, #14]
	UsbMessageBuffer[OFFSET_ABDATA+5] = 0x00;
	UsbMessageBuffer[OFFSET_ABDATA+6] = 0x00;
	
	ErrorCode = IFD_SetParameters(&UsbMessageBuffer[OFFSET_ABDATA], 0x00);
 8001456:	f7ff fd0f 	bl	8000e78 <IFD_SetParameters>

	if(ErrorCode != SLOT_NO_ERROR)
 800145a:	2881      	cmp	r0, #129	; 0x81
 800145c:	d1d8      	bne.n	8001410 <PC_to_RDR_ResetParameters+0xc>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 800145e:	f10d 0007 	add.w	r0, sp, #7
 8001462:	f7ff fddf 	bl	8001024 <CRD_GetHwError>

	return ErrorCode;
 8001466:	e7d3      	b.n	8001410 <PC_to_RDR_ResetParameters+0xc>
 8001468:	20002c94 	.word	0x20002c94

0800146c <PC_to_RDR_SetParameters>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_SetParameters(void)
{
 800146c:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800146e:	4b1c      	ldr	r3, [pc, #112]	; (80014e0 <PC_to_RDR_SetParameters+0x74>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_SetParameters(void)
{
 8001470:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 8001472:	795a      	ldrb	r2, [r3, #5]
 8001474:	b112      	cbz	r2, 800147c <PC_to_RDR_SetParameters+0x10>
		return SLOTERROR_BAD_SLOT;
 8001476:	2005      	movs	r0, #5
	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 8001478:	b003      	add	sp, #12
 800147a:	bd30      	pop	{r4, r5, pc}
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if( UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0
 800147c:	789a      	ldrb	r2, [r3, #2]
 800147e:	b942      	cbnz	r2, 8001492 <PC_to_RDR_SetParameters+0x26>
 8001480:	78da      	ldrb	r2, [r3, #3]
 8001482:	b932      	cbnz	r2, 8001492 <PC_to_RDR_SetParameters+0x26>
		|| UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 8001484:	791a      	ldrb	r2, [r3, #4]
 8001486:	b922      	cbnz	r2, 8001492 <PC_to_RDR_SetParameters+0x26>
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] != 0x05)
 8001488:	785a      	ldrb	r2, [r3, #1]
 800148a:	2a05      	cmp	r2, #5
 800148c:	d00c      	beq.n	80014a8 <PC_to_RDR_SetParameters+0x3c>
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
 800148e:	2a07      	cmp	r2, #7
 8001490:	d002      	beq.n	8001498 <PC_to_RDR_SetParameters+0x2c>
		return SLOTERROR_BAD_LENTGH;
 8001492:	2001      	movs	r0, #1
	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
}
 8001494:	b003      	add	sp, #12
 8001496:	bd30      	pop	{r4, r5, pc}
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
		return SLOTERROR_BAD_LENTGH;

// RB Germalto driver set wrong parameter ??? protocol = T0 > Length = 7 ? (=T1)
	if ((UsbMessageBuffer[OFFSET_DWLENGTH]         == 0x07)	&& 
	    (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01))
 8001498:	79da      	ldrb	r2, [r3, #7]
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] != 0x05)
				&& (UsbMessageBuffer[OFFSET_DWLENGTH] != 0x07)) )
		return SLOTERROR_BAD_LENTGH;

// RB Germalto driver set wrong parameter ??? protocol = T0 > Length = 7 ? (=T1)
	if ((UsbMessageBuffer[OFFSET_DWLENGTH]         == 0x07)	&& 
 800149a:	2a01      	cmp	r2, #1
 800149c:	d006      	beq.n	80014ac <PC_to_RDR_SetParameters+0x40>
	    (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01))
	{
//		UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] = 0x01;						 // Set to T1
		UsbMessageBuffer[OFFSET_DWLENGTH]         = 0x05;							 // Set to T0
 800149e:	2105      	movs	r1, #5
 80014a0:	7059      	strb	r1, [r3, #1]
	}

	if( ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x05)
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x00))
 80014a2:	b11a      	cbz	r2, 80014ac <PC_to_RDR_SetParameters+0x40>
		|| ((UsbMessageBuffer[OFFSET_DWLENGTH] == 0x07)
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01)) )
		return SLOTERROR_BAD_PROTOCOLNUM;
 80014a4:	2007      	movs	r0, #7
 80014a6:	e7e7      	b.n	8001478 <PC_to_RDR_SetParameters+0xc>
 80014a8:	79da      	ldrb	r2, [r3, #7]
 80014aa:	e7fa      	b.n	80014a2 <PC_to_RDR_SetParameters+0x36>



	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 80014ac:	7a1b      	ldrb	r3, [r3, #8]
 80014ae:	4c0c      	ldr	r4, [pc, #48]	; (80014e0 <PC_to_RDR_SetParameters+0x74>)
 80014b0:	b10b      	cbz	r3, 80014b6 <PC_to_RDR_SetParameters+0x4a>
		return SLOTERROR_BAD_ABRFU_2B;
 80014b2:	2008      	movs	r0, #8
 80014b4:	e7e0      	b.n	8001478 <PC_to_RDR_SetParameters+0xc>
				&& (UsbMessageBuffer[OFFSET_BPROTOCOLNUM_OUT] != 0x01)) )
		return SLOTERROR_BAD_PROTOCOLNUM;



	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 80014b6:	7a65      	ldrb	r5, [r4, #9]
 80014b8:	2d00      	cmp	r5, #0
 80014ba:	d1fa      	bne.n	80014b2 <PC_to_RDR_SetParameters+0x46>

	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
 80014bc:	2382      	movs	r3, #130	; 0x82
 80014be:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
 80014c0:	f7ff fdde 	bl	8001080 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
 80014c4:	2207      	movs	r2, #7
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
 80014c6:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;

	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
 80014c8:	2301      	movs	r3, #1
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80014ca:	eb0d 0002 	add.w	r0, sp, r2
		return ErrorCode;

// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
 80014ce:	7225      	strb	r5, [r4, #8]
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
 80014d0:	70a5      	strb	r5, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
 80014d2:	70e5      	strb	r5, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;
 80014d4:	7125      	strb	r5, [r4, #4]
// Answer of SetParameters	Test only for OpenPGG cards
	UsbMessageBuffer[OFFSET_BMESSAGETYPE]   = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			  = CRD_GetSlotStatus();
	UsbMessageBuffer[OFFSET_BERROR] 			  = 0x00;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]       = (unsigned char) 7;				// Protocol T=1
 80014d6:	7062      	strb	r2, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1]     = (unsigned char) (7>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2]     = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3]     = 0x00;

	UsbMessageBuffer[OFFSET_BCLASSENVELOPE] = 0x01;				// Protocol T=1
 80014d8:	7263      	strb	r3, [r4, #9]
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80014da:	f7ff fda3 	bl	8001024 <CRD_GetHwError>

	return ErrorCode;
 80014de:	e7cb      	b.n	8001478 <PC_to_RDR_SetParameters+0xc>
 80014e0:	20002c94 	.word	0x20002c94

080014e4 <PC_to_RDR_Escape>:
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_Escape(void)
{
 80014e4:	b530      	push	{r4, r5, lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80014e6:	4c1e      	ldr	r4, [pc, #120]	; (8001560 <PC_to_RDR_Escape+0x7c>)
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/


unsigned char PC_to_RDR_Escape(void)
{
 80014e8:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80014ea:	7963      	ldrb	r3, [r4, #5]
 80014ec:	b113      	cbz	r3, 80014f4 <PC_to_RDR_Escape+0x10>
		return SLOTERROR_BAD_SLOT;
 80014ee:	2005      	movs	r0, #5
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
	return ErrorCode;
}
 80014f0:	b003      	add	sp, #12
 80014f2:	bd30      	pop	{r4, r5, pc}
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 80014f4:	78a1      	ldrb	r1, [r4, #2]
 80014f6:	7863      	ldrb	r3, [r4, #1]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 80014f8:	78e2      	ldrb	r2, [r4, #3]
	unsigned int BlockSize, UsbMessageLength;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
 80014fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80014fe:	9301      	str	r3, [sp, #4]
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
 8001500:	b94a      	cbnz	r2, 8001516 <PC_to_RDR_Escape+0x32>
 8001502:	7922      	ldrb	r2, [r4, #4]
 8001504:	b93a      	cbnz	r2, 8001516 <PC_to_RDR_Escape+0x32>
		return SLOTERROR_BAD_SLOT;

	BlockSize = MAKEWORD(UsbMessageBuffer[OFFSET_DWLENGTH+1],
							UsbMessageBuffer[OFFSET_DWLENGTH]);

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;
 8001506:	330a      	adds	r3, #10

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
 8001508:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 800150c:	d203      	bcs.n	8001516 <PC_to_RDR_Escape+0x32>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 800150e:	79e3      	ldrb	r3, [r4, #7]
 8001510:	b123      	cbz	r3, 800151c <PC_to_RDR_Escape+0x38>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 8001512:	2007      	movs	r0, #7
 8001514:	e7ec      	b.n	80014f0 <PC_to_RDR_Escape+0xc>

	UsbMessageLength = USB_MESSAGE_HEADER_SIZE + BlockSize;

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;
 8001516:	2001      	movs	r0, #1
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
	return ErrorCode;
}
 8001518:	b003      	add	sp, #12
 800151a:	bd30      	pop	{r4, r5, pc}

	if(UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0
		|| UsbMessageLength > USB_MESSAGE_BUFFER_MAX_LENGTH)
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 800151c:	7a23      	ldrb	r3, [r4, #8]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1f7      	bne.n	8001512 <PC_to_RDR_Escape+0x2e>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 8001522:	7a63      	ldrb	r3, [r4, #9]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d1f4      	bne.n	8001512 <PC_to_RDR_Escape+0x2e>
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( bAbortRequestFlag )
 8001528:	4d0e      	ldr	r5, [pc, #56]	; (8001564 <PC_to_RDR_Escape+0x80>)
 800152a:	782b      	ldrb	r3, [r5, #0]
 800152c:	069a      	lsls	r2, r3, #26
 800152e:	d501      	bpl.n	8001534 <PC_to_RDR_Escape+0x50>
		return SLOTERROR_CMD_ABORTED;
 8001530:	20ff      	movs	r0, #255	; 0xff
 8001532:	e7dd      	b.n	80014f0 <PC_to_RDR_Escape+0xc>
	
	ErrorCode = IFD_Escape(&UsbMessageBuffer[OFFSET_ABDATA], &BlockSize);
 8001534:	f104 000a 	add.w	r0, r4, #10
 8001538:	a901      	add	r1, sp, #4
 800153a:	f7ff fd0f 	bl	8000f5c <IFD_Escape>
	// USB_Action();
	#ifdef	USB_POLLING_MODEL
		USB_Polling();		// replace old lib function USB_Action ...
	#endif
	
	if( bAbortRequestFlag )
 800153e:	782b      	ldrb	r3, [r5, #0]
 8001540:	069b      	lsls	r3, r3, #26
 8001542:	d4f5      	bmi.n	8001530 <PC_to_RDR_Escape+0x4c>
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode != SLOT_NO_ERROR)
 8001544:	2881      	cmp	r0, #129	; 0x81
 8001546:	d1d3      	bne.n	80014f0 <PC_to_RDR_Escape+0xc>
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
 8001548:	9a01      	ldr	r2, [sp, #4]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 800154a:	2300      	movs	r3, #0
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 800154c:	0a11      	lsrs	r1, r2, #8
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 800154e:	f10d 0003 	add.w	r0, sp, #3
		return SLOTERROR_CMD_ABORTED;
	
	if(ErrorCode != SLOT_NO_ERROR)
		return ErrorCode;
	
	UsbMessageBuffer[OFFSET_DWLENGTH]   = (unsigned char) BlockSize;
 8001552:	7062      	strb	r2, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] = (unsigned char) (BlockSize>>8);
 8001554:	70a1      	strb	r1, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8001556:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 8001558:	7123      	strb	r3, [r4, #4]
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 800155a:	f7ff fd63 	bl	8001024 <CRD_GetHwError>
	return ErrorCode;
 800155e:	e7c7      	b.n	80014f0 <PC_to_RDR_Escape+0xc>
 8001560:	20002c94 	.word	0x20002c94
 8001564:	20002c90 	.word	0x20002c90

08001568 <PC_to_RDR_IccClock>:
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_IccClock(void)
{
 8001568:	b500      	push	{lr}
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800156a:	4b14      	ldr	r3, [pc, #80]	; (80015bc <PC_to_RDR_IccClock+0x54>)
/*    Execute the message in UsbMessageBuffer														*/
/*    Return in UsbMessageBuffer the answer.														*/
/************************************************************************/

unsigned char PC_to_RDR_IccClock(void)
{
 800156c:	b083      	sub	sp, #12
	unsigned char ErrorCode;
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 800156e:	795a      	ldrb	r2, [r3, #5]
 8001570:	b11a      	cbz	r2, 800157a <PC_to_RDR_IccClock+0x12>
		return SLOTERROR_BAD_SLOT;
 8001572:	2005      	movs	r0, #5
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
};
 8001574:	b003      	add	sp, #12
 8001576:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char HwErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 800157a:	785a      	ldrb	r2, [r3, #1]
 800157c:	b952      	cbnz	r2, 8001594 <PC_to_RDR_IccClock+0x2c>
 800157e:	789a      	ldrb	r2, [r3, #2]
 8001580:	b942      	cbnz	r2, 8001594 <PC_to_RDR_IccClock+0x2c>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 8001582:	78da      	ldrb	r2, [r3, #3]
 8001584:	b932      	cbnz	r2, 8001594 <PC_to_RDR_IccClock+0x2c>
 8001586:	791a      	ldrb	r2, [r3, #4]
 8001588:	b922      	cbnz	r2, 8001594 <PC_to_RDR_IccClock+0x2c>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
 800158a:	79d8      	ldrb	r0, [r3, #7]
 800158c:	2801      	cmp	r0, #1
 800158e:	d905      	bls.n	800159c <PC_to_RDR_IccClock+0x34>
		return SLOTERROR_BAD_CLOCKCOMMAND;
 8001590:	2007      	movs	r0, #7
 8001592:	e7ef      	b.n	8001574 <PC_to_RDR_IccClock+0xc>
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 8001594:	2001      	movs	r0, #1
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);

	return ErrorCode;
};
 8001596:	b003      	add	sp, #12
 8001598:	f85d fb04 	ldr.w	pc, [sp], #4
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
		return SLOTERROR_BAD_CLOCKCOMMAND;

	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 800159c:	7a1a      	ldrb	r2, [r3, #8]
 800159e:	b10a      	cbz	r2, 80015a4 <PC_to_RDR_IccClock+0x3c>
		return SLOTERROR_BAD_ABRFU_2B;
 80015a0:	2008      	movs	r0, #8
 80015a2:	e7e7      	b.n	8001574 <PC_to_RDR_IccClock+0xc>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND] > 0x01)
		return SLOTERROR_BAD_CLOCKCOMMAND;

	if(UsbMessageBuffer[OFFSET_ABRFU_2B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_2B+1] != 0)
 80015a4:	7a5b      	ldrb	r3, [r3, #9]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1fa      	bne.n	80015a0 <PC_to_RDR_IccClock+0x38>
		return SLOTERROR_BAD_ABRFU_2B;
	
	ErrorCode = IFD_SetClock(UsbMessageBuffer[OFFSET_BCLOCKCOMMAND]);
 80015aa:	f7ff fcf7 	bl	8000f9c <IFD_SetClock>

	if(ErrorCode != SLOT_NO_ERROR)
 80015ae:	2881      	cmp	r0, #129	; 0x81
 80015b0:	d1e0      	bne.n	8001574 <PC_to_RDR_IccClock+0xc>
		return ErrorCode;
	
	ErrorCode = CRD_GetHwError(&HwErrorCode);
 80015b2:	f10d 0007 	add.w	r0, sp, #7
 80015b6:	f7ff fd35 	bl	8001024 <CRD_GetHwError>

	return ErrorCode;
 80015ba:	e7db      	b.n	8001574 <PC_to_RDR_IccClock+0xc>
 80015bc:	20002c94 	.word	0x20002c94

080015c0 <PC_to_RDR_Abort>:

unsigned char PC_to_RDR_Abort(void)
{
//	unsigned char ErrorCode;
	
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
 80015c0:	4b14      	ldr	r3, [pc, #80]	; (8001614 <PC_to_RDR_Abort+0x54>)
 80015c2:	795a      	ldrb	r2, [r3, #5]
 80015c4:	b10a      	cbz	r2, 80015ca <PC_to_RDR_Abort+0xa>
		return SLOTERROR_BAD_SLOT;
 80015c6:	2005      	movs	r0, #5
 80015c8:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
 80015ca:	785a      	ldrb	r2, [r3, #1]
 80015cc:	b94a      	cbnz	r2, 80015e2 <PC_to_RDR_Abort+0x22>
 80015ce:	789a      	ldrb	r2, [r3, #2]
 80015d0:	b93a      	cbnz	r2, 80015e2 <PC_to_RDR_Abort+0x22>
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
 80015d2:	78da      	ldrb	r2, [r3, #3]
 80015d4:	b92a      	cbnz	r2, 80015e2 <PC_to_RDR_Abort+0x22>
 80015d6:	791a      	ldrb	r2, [r3, #4]
 80015d8:	b91a      	cbnz	r2, 80015e2 <PC_to_RDR_Abort+0x22>
		return SLOTERROR_BAD_LENTGH;

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80015da:	79da      	ldrb	r2, [r3, #7]
 80015dc:	b11a      	cbz	r2, 80015e6 <PC_to_RDR_Abort+0x26>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
 80015de:	2007      	movs	r0, #7
 80015e0:	4770      	bx	lr
	if(UsbMessageBuffer[OFFSET_BSLOT] != 0)
		return SLOTERROR_BAD_SLOT;

	if(UsbMessageBuffer[OFFSET_DWLENGTH] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+1] != 0
	   || UsbMessageBuffer[OFFSET_DWLENGTH+2] != 0 || UsbMessageBuffer[OFFSET_DWLENGTH+3] != 0)
		return SLOTERROR_BAD_LENTGH;
 80015e2:	2001      	movs	r0, #1
 80015e4:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
 80015e6:	7a1a      	ldrb	r2, [r3, #8]
 80015e8:	2a00      	cmp	r2, #0
 80015ea:	d1f8      	bne.n	80015de <PC_to_RDR_Abort+0x1e>
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
 80015ec:	7a5a      	ldrb	r2, [r3, #9]
 80015ee:	2a00      	cmp	r2, #0
 80015f0:	d1f5      	bne.n	80015de <PC_to_RDR_Abort+0x1e>
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
 80015f2:	4a09      	ldr	r2, [pc, #36]	; (8001618 <PC_to_RDR_Abort+0x58>)
 80015f4:	7811      	ldrb	r1, [r2, #0]
 80015f6:	0689      	lsls	r1, r1, #26
 80015f8:	d401      	bmi.n	80015fe <PC_to_RDR_Abort+0x3e>
		return SLOTERROR_CMD_ABORTED;
 80015fa:	20ff      	movs	r0, #255	; 0xff
	
	Reset_bAbortRequestFlag;
	
	return SLOT_NO_ERROR;
}
 80015fc:	4770      	bx	lr

	if(UsbMessageBuffer[OFFSET_ABRFU_3B] != 0 || UsbMessageBuffer[OFFSET_ABRFU_3B+1] != 0
			|| UsbMessageBuffer[OFFSET_ABRFU_3B+2] != 0)
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
 80015fe:	4807      	ldr	r0, [pc, #28]	; (800161c <PC_to_RDR_Abort+0x5c>)
 8001600:	7999      	ldrb	r1, [r3, #6]
 8001602:	7803      	ldrb	r3, [r0, #0]
 8001604:	4299      	cmp	r1, r3
 8001606:	d1f8      	bne.n	80015fa <PC_to_RDR_Abort+0x3a>
		return SLOTERROR_CMD_ABORTED;
	
	Reset_bAbortRequestFlag;
 8001608:	7813      	ldrb	r3, [r2, #0]
	
	return SLOT_NO_ERROR;
 800160a:	2081      	movs	r0, #129	; 0x81
		return SLOTERROR_BAD_ABRFU_3B;
	
	if( (!bAbortRequestFlag) || (AbortSequenceNumber != UsbMessageBuffer[OFFSET_BSEQ]) )
		return SLOTERROR_CMD_ABORTED;
	
	Reset_bAbortRequestFlag;
 800160c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001610:	7013      	strb	r3, [r2, #0]
	
	return SLOT_NO_ERROR;
 8001612:	4770      	bx	lr
 8001614:	20002c94 	.word	0x20002c94
 8001618:	20002c90 	.word	0x20002c90
 800161c:	20002df4 	.word	0x20002df4

08001620 <RDR_to_PC_DataBlock>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
 8001620:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
 8001622:	4c0a      	ldr	r4, [pc, #40]	; (800164c <RDR_to_PC_DataBlock+0x2c>)
 8001624:	2380      	movs	r3, #128	; 0x80
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
 8001626:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
 8001628:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS]      = CRD_GetSlotStatus();
 800162a:	f7ff fd29 	bl	8001080 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR]       = 0x00;
 800162e:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 8001630:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_DataBlock(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_DATABLOCK;
	UsbMessageBuffer[OFFSET_BSTATUS]      = CRD_GetSlotStatus();
 8001632:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR]       = 0x00;
 8001634:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 8001636:	d006      	beq.n	8001646 <RDR_to_PC_DataBlock+0x26>
	{
		UsbMessageBuffer[OFFSET_BSTATUS] += 0x40;
 8001638:	3040      	adds	r0, #64	; 0x40
 800163a:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x00;
 800163c:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1] = 0x00;
 800163e:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2] = 0x00;
 8001640:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3] = 0x00;
 8001642:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR] = ErrorCode;
 8001644:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BCHAINPARAMETER] = 0x00;
 8001646:	2300      	movs	r3, #0
 8001648:	7263      	strb	r3, [r4, #9]
 800164a:	bd38      	pop	{r3, r4, r5, pc}
 800164c:	20002c94 	.word	0x20002c94

08001650 <RDR_to_PC_SlotStatus>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
 8001650:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
 8001652:	4c0b      	ldr	r4, [pc, #44]	; (8001680 <RDR_to_PC_SlotStatus+0x30>)
 8001654:	2381      	movs	r3, #129	; 0x81
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
 8001656:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
 8001658:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 800165a:	f7ff fd11 	bl	8001080 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR]				= 0x00;
 800165e:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 8001660:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_SlotStatus(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_SLOTSTATUS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 8001662:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR]				= 0x00;
 8001664:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 8001666:	d006      	beq.n	8001676 <RDR_to_PC_SlotStatus+0x26>
	{
		UsbMessageBuffer[OFFSET_BSTATUS]    += 0x40;
 8001668:	3040      	adds	r0, #64	; 0x40
 800166a:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH]    = 0x00;
 800166c:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1]  = 0x00;
 800166e:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2]  = 0x00;
 8001670:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3]  = 0x00;
 8001672:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR]      = ErrorCode;
 8001674:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BCLOCKSTATUS] = CRD_GetClockStatus();
 8001676:	f7ff fd07 	bl	8001088 <CRD_GetClockStatus>
 800167a:	7260      	strb	r0, [r4, #9]
 800167c:	bd38      	pop	{r3, r4, r5, pc}
 800167e:	bf00      	nop
 8001680:	20002c94 	.word	0x20002c94

08001684 <RDR_to_PC_SlotStatus_CardStopped>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_SlotStatus_CardStopped (unsigned char ErrorCode)
{
 8001684:	b508      	push	{r3, lr}
	RDR_to_PC_SlotStatus(ErrorCode);
 8001686:	f7ff ffe3 	bl	8001650 <RDR_to_PC_SlotStatus>

	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_PRESENTINACTIVE;
 800168a:	4b02      	ldr	r3, [pc, #8]	; (8001694 <RDR_to_PC_SlotStatus_CardStopped+0x10>)
 800168c:	2201      	movs	r2, #1
 800168e:	71da      	strb	r2, [r3, #7]
	UsbMessageBuffer[OFFSET_BCLOCKSTATUS] = CRD_CLOCKSTOPPEDLOW;
 8001690:	725a      	strb	r2, [r3, #9]
 8001692:	bd08      	pop	{r3, pc}
 8001694:	20002c94 	.word	0x20002c94

08001698 <RDR_to_PC_Parameters>:
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
 8001698:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
 800169a:	4c0f      	ldr	r4, [pc, #60]	; (80016d8 <RDR_to_PC_Parameters+0x40>)
 800169c:	2382      	movs	r3, #130	; 0x82
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
 800169e:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
 80016a0:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80016a2:	f7ff fced 	bl	8001080 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 	= 0x00;
 80016a6:	2300      	movs	r3, #0
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 	= 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH+3] 	= 0x00;
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;

	if(ErrorCode != SLOT_NO_ERROR)
 80016a8:	2d81      	cmp	r5, #129	; 0x81


void RDR_to_PC_Parameters(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_PARAMETERS;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80016aa:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 	= 0x00;
 80016ac:	70a3      	strb	r3, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 	= 0x00;
 80016ae:	70e3      	strb	r3, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3] 	= 0x00;
 80016b0:	7123      	strb	r3, [r4, #4]
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 80016b2:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 80016b4:	d004      	beq.n	80016c0 <RDR_to_PC_Parameters+0x28>
	{
		UsbMessageBuffer[OFFSET_BSTATUS] += 0x40;
 80016b6:	3040      	adds	r0, #64	; 0x40
 80016b8:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x00;
 80016ba:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_BERROR] 	= ErrorCode;
 80016bc:	7225      	strb	r5, [r4, #8]
		return;
 80016be:	bd38      	pop	{r3, r4, r5, pc}
	}
	
	UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN]
		= IFD_GetParameters(&UsbMessageBuffer[OFFSET_ABDATA]);
 80016c0:	f104 000a 	add.w	r0, r4, #10
 80016c4:	f7ff fbc2 	bl	8000e4c <IFD_GetParameters>
 80016c8:	7260      	strb	r0, [r4, #9]
	
	if(UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN])
 80016ca:	b910      	cbnz	r0, 80016d2 <RDR_to_PC_Parameters+0x3a>
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x07;	
	}
	else
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x05;	
 80016cc:	2305      	movs	r3, #5
 80016ce:	7063      	strb	r3, [r4, #1]
 80016d0:	bd38      	pop	{r3, r4, r5, pc}
	UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN]
		= IFD_GetParameters(&UsbMessageBuffer[OFFSET_ABDATA]);
	
	if(UsbMessageBuffer[OFFSET_BPROTOCOLNUM_IN])
	{	
		UsbMessageBuffer[OFFSET_DWLENGTH] = 0x07;	
 80016d2:	2307      	movs	r3, #7
 80016d4:	7063      	strb	r3, [r4, #1]
 80016d6:	bd38      	pop	{r3, r4, r5, pc}
 80016d8:	20002c94 	.word	0x20002c94

080016dc <RDR_to_PC_Escape>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
 80016dc:	b538      	push	{r3, r4, r5, lr}
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
 80016de:	4c0a      	ldr	r4, [pc, #40]	; (8001708 <RDR_to_PC_Escape+0x2c>)
 80016e0:	2383      	movs	r3, #131	; 0x83
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
 80016e2:	4605      	mov	r5, r0
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
 80016e4:	7023      	strb	r3, [r4, #0]
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80016e6:	f7ff fccb 	bl	8001080 <CRD_GetSlotStatus>
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 80016ea:	2300      	movs	r3, #0

	if(ErrorCode != SLOT_NO_ERROR)
 80016ec:	2d81      	cmp	r5, #129	; 0x81
/************************************************************************/

void RDR_to_PC_Escape(unsigned char ErrorCode)
{
	UsbMessageBuffer[OFFSET_BMESSAGETYPE] = RDR_TO_PC_ESCAPE;
	UsbMessageBuffer[OFFSET_BSTATUS] 			= CRD_GetSlotStatus();
 80016ee:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR] 			= 0x00;
 80016f0:	7223      	strb	r3, [r4, #8]

	if(ErrorCode != SLOT_NO_ERROR)
 80016f2:	d006      	beq.n	8001702 <RDR_to_PC_Escape+0x26>
	{
		UsbMessageBuffer[OFFSET_BSTATUS]    += 0x40;
 80016f4:	3040      	adds	r0, #64	; 0x40
 80016f6:	71e0      	strb	r0, [r4, #7]
		UsbMessageBuffer[OFFSET_DWLENGTH]    = 0x00;
 80016f8:	7063      	strb	r3, [r4, #1]
		UsbMessageBuffer[OFFSET_DWLENGTH+1]  = 0x00;
 80016fa:	70a3      	strb	r3, [r4, #2]
		UsbMessageBuffer[OFFSET_DWLENGTH+2]  = 0x00;
 80016fc:	70e3      	strb	r3, [r4, #3]
		UsbMessageBuffer[OFFSET_DWLENGTH+3]  = 0x00;
 80016fe:	7123      	strb	r3, [r4, #4]
		UsbMessageBuffer[OFFSET_BERROR]      = ErrorCode;
 8001700:	7225      	strb	r5, [r4, #8]
	}

	UsbMessageBuffer[OFFSET_BRFU] = 0x00;
 8001702:	2300      	movs	r3, #0
 8001704:	7263      	strb	r3, [r4, #9]
 8001706:	bd38      	pop	{r3, r4, r5, pc}
 8001708:	20002c94 	.word	0x20002c94

0800170c <CmdNotSupported>:
/*                                                                      */
/*    Fill Header of UsbMessageBuffer.																	*/
/************************************************************************/

void CmdNotSupported(void)
{
 800170c:	b538      	push	{r3, r4, r5, lr}
	//UsbMessageBuffer[OFFSET_BMESSAGETYPE] = 0x00;
	UsbMessageBuffer[OFFSET_DWLENGTH] 				= 0x00;
 800170e:	4c06      	ldr	r4, [pc, #24]	; (8001728 <CmdNotSupported+0x1c>)
 8001710:	2500      	movs	r5, #0
 8001712:	7065      	strb	r5, [r4, #1]
	UsbMessageBuffer[OFFSET_DWLENGTH+1] 			= 0x00;
 8001714:	70a5      	strb	r5, [r4, #2]
	UsbMessageBuffer[OFFSET_DWLENGTH+2] 			= 0x00;
 8001716:	70e5      	strb	r5, [r4, #3]
	UsbMessageBuffer[OFFSET_DWLENGTH+3]		 		= 0x00;
 8001718:	7125      	strb	r5, [r4, #4]
	UsbMessageBuffer[OFFSET_BSTATUS] 					= 0x40 + CRD_GetSlotStatus();
 800171a:	f7ff fcb1 	bl	8001080 <CRD_GetSlotStatus>
 800171e:	3040      	adds	r0, #64	; 0x40
 8001720:	71e0      	strb	r0, [r4, #7]
	UsbMessageBuffer[OFFSET_BERROR] 					= 0x00;
 8001722:	7225      	strb	r5, [r4, #8]
	UsbMessageBuffer[OFFSET_BCHAINPARAMETER] 	= 0x00;
 8001724:	7265      	strb	r5, [r4, #9]
 8001726:	bd38      	pop	{r3, r4, r5, pc}
 8001728:	20002c94 	.word	0x20002c94

0800172c <RDR_to_PC_NotifySlotChange>:
/************************************************************************/
/* ROUTINE 	void RDR_to_PC_NotifySlotChange(void)												*/
/************************************************************************/

void RDR_to_PC_NotifySlotChange(void)
{
 800172c:	b510      	push	{r4, lr}

	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] = RDR_TO_PC_NOTIFYSLOTCHANGE;
 800172e:	4c05      	ldr	r4, [pc, #20]	; (8001744 <RDR_to_PC_NotifySlotChange+0x18>)
 8001730:	2350      	movs	r3, #80	; 0x50
 8001732:	7023      	strb	r3, [r4, #0]
	
	if( CRD_GetSlotStatus() == CRD_NOTPRESENT )
 8001734:	f7ff fca4 	bl	8001080 <CRD_GetSlotStatus>
 8001738:	2802      	cmp	r0, #2
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x02;	
	}
	else
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x03;	
 800173a:	bf16      	itet	ne
 800173c:	2303      	movne	r3, #3

	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] = RDR_TO_PC_NOTIFYSLOTCHANGE;
	
	if( CRD_GetSlotStatus() == CRD_NOTPRESENT )
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x02;	
 800173e:	7060      	strbeq	r0, [r4, #1]
	}
	else
	{	
		UsbIntMessageBuffer[OFFSET_INT_BMSLOTICCSTATE] = 0x03;	
 8001740:	7063      	strbne	r3, [r4, #1]
 8001742:	bd10      	pop	{r4, pc}
 8001744:	20002c8c 	.word	0x20002c8c

08001748 <RDR_to_PC_HardwareError>:
/************************************************************************/
/* ROUTINE 	void RDR_to_PC_HardwareError(void)													*/
/************************************************************************/

void RDR_to_PC_HardwareError(void)
{
 8001748:	b410      	push	{r4}
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 800174a:	4a06      	ldr	r2, [pc, #24]	; (8001764 <RDR_to_PC_HardwareError+0x1c>)
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <RDR_to_PC_HardwareError+0x20>)
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 800174e:	7994      	ldrb	r4, [r2, #6]
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 8001750:	2051      	movs	r0, #81	; 0x51
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
 8001752:	2100      	movs	r1, #0
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
//	ErrorCode 																					= CRD_GetHwError(&HwErrorCode);
	UsbIntMessageBuffer[OFFSET_INT_BHARDWAREERRORCODE] 	= HwErrorCode;
 8001754:	2281      	movs	r2, #129	; 0x81
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
 8001756:	709c      	strb	r4, [r3, #2]
void RDR_to_PC_HardwareError(void)
{
	unsigned char HwErrorCode = SLOT_NO_ERROR;
//	unsigned char ErrorCode;
	
	UsbIntMessageBuffer[OFFSET_INT_BMESSAGETYPE] 				= RDR_TO_PC_HARDWAREERROR;
 8001758:	7018      	strb	r0, [r3, #0]
	UsbIntMessageBuffer[OFFSET_INT_BSLOT] 							= 0x00;
 800175a:	7059      	strb	r1, [r3, #1]
	UsbIntMessageBuffer[OFFSET_INT_BSEQ] 								= UsbMessageBuffer[OFFSET_BSEQ];
//	ErrorCode 																					= CRD_GetHwError(&HwErrorCode);
	UsbIntMessageBuffer[OFFSET_INT_BHARDWAREERRORCODE] 	= HwErrorCode;
 800175c:	70da      	strb	r2, [r3, #3]
}
 800175e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	20002c94 	.word	0x20002c94
 8001768:	20002c8c 	.word	0x20002c8c

0800176c <InitSCTStruct>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 800176c:	2300      	movs	r3, #0
 800176e:	7003      	strb	r3, [r0, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001770:	7103      	strb	r3, [r0, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001772:	8043      	strh	r3, [r0, #2]
	tSCT->cTPDUSequence     = 0;
 8001774:	7143      	strb	r3, [r0, #5]
 8001776:	4770      	bx	lr

08001778 <GenerateCRC>:
  GenerateCRC

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
 8001778:	b410      	push	{r4}
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 800177a:	b159      	cbz	r1, 8001794 <GenerateCRC+0x1c>
 800177c:	2300      	movs	r3, #0

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 800177e:	461a      	mov	r2, r3
	int i;

  for (i=0;i<cLength;i++)
	{
    cCRC ^= pData[i];
 8001780:	5cc4      	ldrb	r4, [r0, r3]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 8001782:	3301      	adds	r3, #1
 8001784:	428b      	cmp	r3, r1
	{
    cCRC ^= pData[i];
 8001786:	ea82 0204 	eor.w	r2, r2, r4
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 800178a:	dbf9      	blt.n	8001780 <GenerateCRC+0x8>
	{
    cCRC ^= pData[i];
  }

	return (cCRC);
}
 800178c:	4610      	mov	r0, r2
 800178e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001792:	4770      	bx	lr

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 8001794:	460a      	mov	r2, r1
 8001796:	e7f9      	b.n	800178c <GenerateCRC+0x14>

08001798 <GenerateTPDU>:
  GenerateTPDU

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
 8001798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;                                  // Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;     // Protocol Control Byte
 800179a:	7943      	ldrb	r3, [r0, #5]
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;
 800179c:	7802      	ldrb	r2, [r0, #0]
  GenerateTPDU

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
 800179e:	4604      	mov	r4, r0
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;                                  // Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;     // Protocol Control Byte
 80017a0:	f003 0001 	and.w	r0, r3, #1
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD;         // the length of the TPDU
 80017a4:	1d11      	adds	r1, r2, #4
*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;                                  // Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;     // Protocol Control Byte
 80017a6:	0180      	lsls	r0, r0, #6
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD;         // the length of the TPDU
	tSCT->cTPDUSequence++;                                              // switch sequence
 80017a8:	3301      	adds	r3, #1

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;                                  // Node Address (NAD)
 80017aa:	2700      	movs	r7, #0
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;     // Protocol Control Byte
 80017ac:	f884 0108 	strb.w	r0, [r4, #264]	; 0x108
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD;         // the length of the TPDU
 80017b0:	71a1      	strb	r1, [r4, #6]
	tSCT->cTPDUSequence++;                                              // switch sequence
 80017b2:	7163      	strb	r3, [r4, #5]

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;                                  // Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = (tSCT->cTPDUSequence & 1) << 6;     // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;
 80017b4:	f884 2109 	strb.w	r2, [r4, #265]	; 0x109

*******************************************************************************/

void GenerateTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;                                  // Node Address (NAD)
 80017b8:	f884 7107 	strb.w	r7, [r4, #263]	; 0x107
	tSCT->cTPDU[CCID_TPDU_LENGTH] = tSCT->cAPDULength;

	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD;         // the length of the TPDU
	tSCT->cTPDUSequence++;                                              // switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data
 80017bc:	f504 7085 	add.w	r0, r4, #266	; 0x10a
 80017c0:	1de1      	adds	r1, r4, #7
 80017c2:	f00a fc29 	bl	800c018 <memcpy>

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] =                                               // set CRC at end of data
 80017c6:	7826      	ldrb	r6, [r4, #0]
						GenerateCRC ((unsigned char*)&tSCT->cTPDU,tSCT->cAPDULength+CCID_TPDU_PROLOG);
 80017c8:	f204 1507 	addw	r5, r4, #263	; 0x107
	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD;         // the length of the TPDU
	tSCT->cTPDUSequence++;                                              // switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] =                                               // set CRC at end of data
 80017cc:	3603      	adds	r6, #3
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80017ce:	f016 00ff 	ands.w	r0, r6, #255	; 0xff
 80017d2:	d00b      	beq.n	80017ec <GenerateTPDU+0x54>

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 80017d4:	463a      	mov	r2, r7
	int i;

  for (i=0;i<cLength;i++)
 80017d6:	463b      	mov	r3, r7
	{
    cCRC ^= pData[i];
 80017d8:	5ce9      	ldrb	r1, [r5, r3]
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80017da:	3301      	adds	r3, #1
 80017dc:	4283      	cmp	r3, r0
	{
    cCRC ^= pData[i];
 80017de:	ea82 0201 	eor.w	r2, r2, r1
unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
	int i;

  for (i=0;i<cLength;i++)
 80017e2:	dbf9      	blt.n	80017d8 <GenerateTPDU+0x40>
	tSCT->cTPDULength = tSCT->cAPDULength + CCID_TPDU_OVERHEAD;         // the length of the TPDU
	tSCT->cTPDUSequence++;                                              // switch sequence

	memcpy (&tSCT->cTPDU[CCID_TPDU_DATASTART],tSCT->cAPDU,tSCT->cAPDULength); // copy APDU data

 	tSCT->cTPDU[tSCT->cAPDULength+CCID_TPDU_OVERHEAD-1] =                                               // set CRC at end of data
 80017e4:	4434      	add	r4, r6
 80017e6:	f884 2107 	strb.w	r2, [r4, #263]	; 0x107
 80017ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

*******************************************************************************/

unsigned char GenerateCRC (unsigned char *pData,unsigned char cLength)
{
	unsigned char cCRC = 0;
 80017ec:	4602      	mov	r2, r0
 80017ee:	e7f9      	b.n	80017e4 <GenerateTPDU+0x4c>

080017f0 <GenerateChainedTPDU>:
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;          // Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;  // Protocol Control Byte
 80017f0:	7943      	ldrb	r3, [r0, #5]
  GenerateChainedTPDU

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
 80017f2:	b410      	push	{r4}
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;          // Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;  // Protocol Control Byte
 80017f4:	f003 0201 	and.w	r2, r3, #1
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; // the length of the TPDU
 80017f8:	2404      	movs	r4, #4
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;          // Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;  // Protocol Control Byte
 80017fa:	40a2      	lsls	r2, r4
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; // the length of the TPDU
	tSCT->cTPDUSequence++;                  // switch sequence
 80017fc:	1c59      	adds	r1, r3, #1
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;          // Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;  // Protocol Control Byte
 80017fe:	3a80      	subs	r2, #128	; 0x80

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;          // Node Address (NAD)
 8001800:	2300      	movs	r3, #0
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; // the length of the TPDU
 8001802:	7184      	strb	r4, [r0, #6]
	tSCT->cTPDUSequence++;                  // switch sequence
 8001804:	7141      	strb	r1, [r0, #5]
*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;          // Node Address (NAD)
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;  // Protocol Control Byte
 8001806:	f880 2108 	strb.w	r2, [r0, #264]	; 0x108
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; // the length of the TPDU
	tSCT->cTPDUSequence++;                  // switch sequence

 	tSCT->cTPDU[CCID_TPDU_OVERHEAD-1] = GenerateCRC ((unsigned char*)&tSCT->cTPDU,CCID_TPDU_PROLOG);
 800180a:	f880 210a 	strb.w	r2, [r0, #266]	; 0x10a

*******************************************************************************/

void GenerateChainedTPDU (typeSmartcardTransfer *tSCT)
{
	tSCT->cTPDU[CCID_TPDU_NAD]    = 0;          // Node Address (NAD)
 800180e:	f880 3107 	strb.w	r3, [r0, #263]	; 0x107
	tSCT->cTPDU[CCID_TPDU_PCD]    = ((tSCT->cTPDUSequence & 1) << 4) + CCID_TPDU_R_BLOCK_FLAG;  // Protocol Control Byte
	tSCT->cTPDU[CCID_TPDU_LENGTH] = 0;
 8001812:	f880 3109 	strb.w	r3, [r0, #265]	; 0x109

	tSCT->cTPDULength = CCID_TPDU_OVERHEAD; // the length of the TPDU
	tSCT->cTPDUSequence++;                  // switch sequence

 	tSCT->cTPDU[CCID_TPDU_OVERHEAD-1] = GenerateCRC ((unsigned char*)&tSCT->cTPDU,CCID_TPDU_PROLOG);
}
 8001816:	f85d 4b04 	ldr.w	r4, [sp], #4
 800181a:	4770      	bx	lr

0800181c <SendTPDU>:
  SendTPDU

*******************************************************************************/

unsigned short SendTPDU (typeSmartcardTransfer *tSCT)
{
 800181c:	b570      	push	{r4, r5, r6, lr}
 800181e:	b082      	sub	sp, #8
	unsigned int   nAnswerLength = 0;
 8001820:	2200      	movs	r2, #0
 8001822:	ab02      	add	r3, sp, #8
  SendTPDU

*******************************************************************************/

unsigned short SendTPDU (typeSmartcardTransfer *tSCT)
{
 8001824:	4604      	mov	r4, r0
	unsigned int   nAnswerLength = 0;
 8001826:	f843 2d04 	str.w	r2, [r3, #-4]!
	unsigned char  nOverhead     = 0;

// Send TPDU to smartcard an receive answer
	CRD_SendCommand ((unsigned char*) tSCT->cTPDU,
 800182a:	f200 1007 	addw	r0, r0, #263	; 0x107
 800182e:	79a1      	ldrb	r1, [r4, #6]
 8001830:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001834:	f001 f920 	bl	8002a78 <CRD_SendCommand>
                    tSCT->cTPDULength,
                    CCID_TRANSFER_BUFFER_MAX,
                    (unsigned int*) &nAnswerLength);


	if (CCID_TPDU_ANSWER_OVERHEAD > nAnswerLength)  // answer length incorrect
 8001838:	9d01      	ldr	r5, [sp, #4]
 800183a:	2d05      	cmp	r5, #5
 800183c:	d804      	bhi.n	8001848 <SendTPDU+0x2c>
	{		tSCT->cAPDUAnswerStatus = APDU_ANSWER_RECEIVE_INCORRECT;
 800183e:	f24a 0001 	movw	r0, #40961	; 0xa001
 8001842:	8060      	strh	r0, [r4, #2]
					 nAnswerLength - nOverhead);    // add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;   // add length of recieved data

	return (tSCT->cAPDUAnswerStatus);
}
 8001844:	b002      	add	sp, #8
 8001846:	bd70      	pop	{r4, r5, r6, pc}
	if (CCID_TPDU_ANSWER_OVERHEAD > nAnswerLength)  // answer length incorrect
	{		tSCT->cAPDUAnswerStatus = APDU_ANSWER_RECEIVE_INCORRECT;
		return (tSCT->cAPDUAnswerStatus);
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))    // chained data
 8001848:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
 800184c:	069b      	lsls	r3, r3, #26
 800184e:	d418      	bmi.n	8001882 <SendTPDU+0x66>
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8;   // Statusbyte SW1
 8001850:	1963      	adds	r3, r4, r5
 8001852:	f893 1104 	ldrb.w	r1, [r3, #260]	; 0x104
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];        // Statusbyte SW2
 8001856:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 800185a:	2206      	movs	r2, #6
 800185c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8001860:	8063      	strh	r3, [r4, #2]
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;    // no status data
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
	}
	else
	{
		nOverhead = CCID_TPDU_ANSWER_OVERHEAD;
 8001862:	4616      	mov	r6, r2
		tSCT->cAPDUAnswerStatus  = tSCT->cTPDU[nAnswerLength-3] << 8;   // Statusbyte SW1
		tSCT->cAPDUAnswerStatus += tSCT->cTPDU[nAnswerLength-2];        // Statusbyte SW2
	}

	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
 8001864:	7920      	ldrb	r0, [r4, #4]
 8001866:	1aaa      	subs	r2, r5, r2
 8001868:	4420      	add	r0, r4
 800186a:	f504 7185 	add.w	r1, r4, #266	; 0x10a
 800186e:	3007      	adds	r0, #7
 8001870:	f00a fbd2 	bl	800c018 <memcpy>
	        &tSCT->cTPDU[CCID_TPDU_DATASTART],
					 nAnswerLength - nOverhead);    // add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;   // add length of recieved data
 8001874:	7923      	ldrb	r3, [r4, #4]

	return (tSCT->cAPDUAnswerStatus);
 8001876:	8860      	ldrh	r0, [r4, #2]

	memcpy (&tSCT->cAPDU[tSCT->cAPDUAnswerLength],
	        &tSCT->cTPDU[CCID_TPDU_DATASTART],
					 nAnswerLength - nOverhead);    // add new data to receive data

	tSCT->cAPDUAnswerLength += nAnswerLength - nOverhead;   // add length of recieved data
 8001878:	441d      	add	r5, r3
 800187a:	1bae      	subs	r6, r5, r6
 800187c:	7126      	strb	r6, [r4, #4]

	return (tSCT->cAPDUAnswerStatus);
}
 800187e:	b002      	add	sp, #8
 8001880:	bd70      	pop	{r4, r5, r6, pc}
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))    // chained data
	{
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;    // no status data
		tSCT->cAPDUAnswerStatus = APDU_ANSWER_CHAINED_DATA;
 8001882:	f24a 0302 	movw	r3, #40962	; 0xa002
 8001886:	2204      	movs	r2, #4
 8001888:	8063      	strh	r3, [r4, #2]
		return (tSCT->cAPDUAnswerStatus);
	}

	if (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))    // chained data
	{
		nOverhead               = CCID_TPDU_ANSWER_OVERHEAD - 2;    // no status data
 800188a:	4616      	mov	r6, r2
 800188c:	e7ea      	b.n	8001864 <SendTPDU+0x48>
 800188e:	bf00      	nop

08001890 <SendAPDU>:
  SendAPDU

*******************************************************************************/

unsigned short SendAPDU (typeSmartcardTransfer *tSCT)
{
 8001890:	b538      	push	{r3, r4, r5, lr}
	tSCT->cAPDUAnswerLength = 0;
 8001892:	2300      	movs	r3, #0
 8001894:	7103      	strb	r3, [r0, #4]
  SendAPDU

*******************************************************************************/

unsigned short SendAPDU (typeSmartcardTransfer *tSCT)
{
 8001896:	4604      	mov	r4, r0
	tSCT->cAPDUAnswerLength = 0;

 	GenerateTPDU (tSCT);
 8001898:	f7ff ff7e 	bl	8001798 <GenerateTPDU>

	SendTPDU (tSCT);
 800189c:	4620      	mov	r0, r4
 800189e:	f7ff ffbd 	bl	800181c <SendTPDU>

	if (APDU_ANSWER_RECEIVE_INCORRECT == tSCT->cAPDUAnswerStatus)   // return on error ??
 80018a2:	8863      	ldrh	r3, [r4, #2]
 80018a4:	f24a 0201 	movw	r2, #40961	; 0xa001
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d011      	beq.n	80018d0 <SendAPDU+0x40>
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
	{
 		GenerateChainedTPDU (tSCT);
		SendTPDU (tSCT);

		if ((APDU_ANSWER_CHAINED_DATA    != tSCT->cAPDUAnswerStatus) &&	    // return on error ??
 80018ac:	f24a 0502 	movw	r5, #40962	; 0xa002
	{
		return (tSCT->cAPDUAnswerStatus);
	}

    // Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
 80018b0:	f894 2108 	ldrb.w	r2, [r4, #264]	; 0x108
	{
 		GenerateChainedTPDU (tSCT);
 80018b4:	4620      	mov	r0, r4
	{
		return (tSCT->cAPDUAnswerStatus);
	}

    // Chained answer ?
	while (0 != (tSCT->cTPDU[CCID_TPDU_PCD] & CCID_TPDU_CHAINING_FLAG))
 80018b6:	0692      	lsls	r2, r2, #26
 80018b8:	d50a      	bpl.n	80018d0 <SendAPDU+0x40>
	{
 		GenerateChainedTPDU (tSCT);
 80018ba:	f7ff ff99 	bl	80017f0 <GenerateChainedTPDU>
		SendTPDU (tSCT);
 80018be:	4620      	mov	r0, r4
 80018c0:	f7ff ffac 	bl	800181c <SendTPDU>

		if ((APDU_ANSWER_CHAINED_DATA    != tSCT->cAPDUAnswerStatus) &&	    // return on error ??
 80018c4:	8863      	ldrh	r3, [r4, #2]
 80018c6:	42ab      	cmp	r3, r5
 80018c8:	d0f2      	beq.n	80018b0 <SendAPDU+0x20>
 80018ca:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 80018ce:	d0ef      	beq.n	80018b0 <SendAPDU+0x20>
			return (tSCT->cAPDUAnswerStatus);
		}
	}

	return (tSCT->cAPDUAnswerStatus);
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	bd38      	pop	{r3, r4, r5, pc}

080018d4 <CcidAesDecSub.part.0>:
/*******************************************************************************

    CcidAesDecSub

*******************************************************************************/
int CcidAesDecSub (int nSendLength,unsigned char *cSendData,int nReceiveLength, unsigned char *cReceiveData)
 80018d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    return (FALSE);
  }
*/
// Command
  tSCT.cAPDU[CCID_CLA]     = 0x00;
 80018d8:	4c1c      	ldr	r4, [pc, #112]	; (800194c <CcidAesDecSub.part.0+0x78>)
  tSCT.cAPDU[CCID_INS]     = 0x2A;
  tSCT.cAPDU[CCID_P1]      = 0x80;
  tSCT.cAPDU[CCID_P2]      = 0x86;

// Send cryptogram
  tSCT.cAPDU[CCID_LC]      = nSendLength+1;
 80018da:	b2c5      	uxtb	r5, r0
/*******************************************************************************

    CcidAesDecSub

*******************************************************************************/
int CcidAesDecSub (int nSendLength,unsigned char *cSendData,int nReceiveLength, unsigned char *cReceiveData)
 80018dc:	4606      	mov	r6, r0
 80018de:	b083      	sub	sp, #12
*/
// Command
  tSCT.cAPDU[CCID_CLA]     = 0x00;
  tSCT.cAPDU[CCID_INS]     = 0x2A;
  tSCT.cAPDU[CCID_P1]      = 0x80;
  tSCT.cAPDU[CCID_P2]      = 0x86;
 80018e0:	f04f 0c86 	mov.w	ip, #134	; 0x86

// Send cryptogram
  tSCT.cAPDU[CCID_LC]      = nSendLength+1;
  tSCT.cAPDU[CCID_DATA]     = 0x02;           // AES key
 80018e4:	f04f 0e02 	mov.w	lr, #2
/*******************************************************************************

    CcidAesDecSub

*******************************************************************************/
int CcidAesDecSub (int nSendLength,unsigned char *cSendData,int nReceiveLength, unsigned char *cReceiveData)
 80018e8:	4617      	mov	r7, r2
  tSCT.cAPDU[CCID_INS]     = 0x2A;
  tSCT.cAPDU[CCID_P1]      = 0x80;
  tSCT.cAPDU[CCID_P2]      = 0x86;

// Send cryptogram
  tSCT.cAPDU[CCID_LC]      = nSendLength+1;
 80018ea:	f105 0b01 	add.w	fp, r5, #1
  tSCT.cAPDU[CCID_DATA]     = 0x02;           // AES key

  memcpy (&tSCT.cAPDU[CCID_DATA+1],cSendData,nSendLength);
 80018ee:	4632      	mov	r2, r6
  {
    return (FALSE);
  }
*/
// Command
  tSCT.cAPDU[CCID_CLA]     = 0x00;
 80018f0:	f04f 0a00 	mov.w	sl, #0
  tSCT.cAPDU[CCID_INS]     = 0x2A;
 80018f4:	f04f 092a 	mov.w	r9, #42	; 0x2a
  tSCT.cAPDU[CCID_P1]      = 0x80;
 80018f8:	f04f 0880 	mov.w	r8, #128	; 0x80

// Send cryptogram
  tSCT.cAPDU[CCID_LC]      = nSendLength+1;
  tSCT.cAPDU[CCID_DATA]     = 0x02;           // AES key

  memcpy (&tSCT.cAPDU[CCID_DATA+1],cSendData,nSendLength);
 80018fc:	f104 000d 	add.w	r0, r4, #13
*/
// Command
  tSCT.cAPDU[CCID_CLA]     = 0x00;
  tSCT.cAPDU[CCID_INS]     = 0x2A;
  tSCT.cAPDU[CCID_P1]      = 0x80;
  tSCT.cAPDU[CCID_P2]      = 0x86;
 8001900:	f884 c00a 	strb.w	ip, [r4, #10]

// Send cryptogram
  tSCT.cAPDU[CCID_LC]      = nSendLength+1;
  tSCT.cAPDU[CCID_DATA]     = 0x02;           // AES key
 8001904:	f884 e00c 	strb.w	lr, [r4, #12]

  memcpy (&tSCT.cAPDU[CCID_DATA+1],cSendData,nSendLength);
 8001908:	9301      	str	r3, [sp, #4]
  tSCT.cAPDU[CCID_INS]     = 0x2A;
  tSCT.cAPDU[CCID_P1]      = 0x80;
  tSCT.cAPDU[CCID_P2]      = 0x86;

// Send cryptogram
  tSCT.cAPDU[CCID_LC]      = nSendLength+1;
 800190a:	f884 b00b 	strb.w	fp, [r4, #11]
  {
    return (FALSE);
  }
*/
// Command
  tSCT.cAPDU[CCID_CLA]     = 0x00;
 800190e:	f884 a007 	strb.w	sl, [r4, #7]
  tSCT.cAPDU[CCID_INS]     = 0x2A;
 8001912:	f884 9008 	strb.w	r9, [r4, #8]
  tSCT.cAPDU[CCID_P1]      = 0x80;
 8001916:	f884 8009 	strb.w	r8, [r4, #9]
  tSCT.cAPDU[CCID_DATA]     = 0x02;           // AES key

  memcpy (&tSCT.cAPDU[CCID_DATA+1],cSendData,nSendLength);

// Something to receive
  tSCT.cAPDU[CCID_DATA + 1 + nSendLength]      = nSendLength; // nReceiveLength;
 800191a:	4426      	add	r6, r4

// Send cryptogram
  tSCT.cAPDU[CCID_LC]      = nSendLength+1;
  tSCT.cAPDU[CCID_DATA]     = 0x02;           // AES key

  memcpy (&tSCT.cAPDU[CCID_DATA+1],cSendData,nSendLength);
 800191c:	f00a fb7c 	bl	800c018 <memcpy>

// Something to receive
  tSCT.cAPDU[CCID_DATA + 1 + nSendLength]      = nSendLength; // nReceiveLength;

  tSCT.cAPDULength = 5              // APDU header
 8001920:	1daa      	adds	r2, r5, #6
                    +1              // AES key selector
                    +nSendLength;   // Payload


  nRet = SendAPDU (&tSCT);
 8001922:	4620      	mov	r0, r4
  tSCT.cAPDU[CCID_DATA]     = 0x02;           // AES key

  memcpy (&tSCT.cAPDU[CCID_DATA+1],cSendData,nSendLength);

// Something to receive
  tSCT.cAPDU[CCID_DATA + 1 + nSendLength]      = nSendLength; // nReceiveLength;
 8001924:	7375      	strb	r5, [r6, #13]

  tSCT.cAPDULength = 5              // APDU header
 8001926:	7022      	strb	r2, [r4, #0]
                    +1              // AES key selector
                    +nSendLength;   // Payload


  nRet = SendAPDU (&tSCT);
 8001928:	f7ff ffb2 	bl	8001890 <SendAPDU>

  n = tSCT.cAPDUAnswerLength;
 800192c:	7922      	ldrb	r2, [r4, #4]
  if (n < nReceiveLength)
  {
    n = nReceiveLength;
  }

  memcpy (cReceiveData,&(tSCT.cAPDU[CCID_DATA]),n);
 800192e:	9b01      	ldr	r3, [sp, #4]
  tSCT.cAPDULength = 5              // APDU header
                    +1              // AES key selector
                    +nSendLength;   // Payload


  nRet = SendAPDU (&tSCT);
 8001930:	4605      	mov	r5, r0
  if (n < nReceiveLength)
  {
    n = nReceiveLength;
  }

  memcpy (cReceiveData,&(tSCT.cAPDU[CCID_DATA]),n);
 8001932:	4297      	cmp	r7, r2
 8001934:	bfa8      	it	ge
 8001936:	463a      	movge	r2, r7
 8001938:	4618      	mov	r0, r3
 800193a:	f104 010c 	add.w	r1, r4, #12
 800193e:	f00a fb6b 	bl	800c018 <memcpy>

  return (nRet);
}
 8001942:	4628      	mov	r0, r5
 8001944:	b003      	add	sp, #12
 8001946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800194a:	bf00      	nop
 800194c:	2000074c 	.word	0x2000074c

08001950 <CcidSelectOpenPGPApp>:

*******************************************************************************/
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
 8001950:	b470      	push	{r4, r5, r6}
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 8001952:	4a0e      	ldr	r2, [pc, #56]	; (800198c <CcidSelectOpenPGPApp+0x3c>)

*******************************************************************************/
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
 8001954:	b085      	sub	sp, #20
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 8001956:	6810      	ldr	r0, [r2, #0]
 8001958:	6851      	ldr	r1, [r2, #4]
 800195a:	ab01      	add	r3, sp, #4
 800195c:	c303      	stmia	r3!, {r0, r1}
 800195e:	8916      	ldrh	r6, [r2, #8]
 8001960:	7a95      	ldrb	r5, [r2, #10]

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001962:	4c0b      	ldr	r4, [pc, #44]	; (8001990 <CcidSelectOpenPGPApp+0x40>)
#define CCID_SIZE_OPEN_PGP_APP	11

unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };
 8001964:	801e      	strh	r6, [r3, #0]
 8001966:	709d      	strb	r5, [r3, #2]

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001968:	aa01      	add	r2, sp, #4
 800196a:	ca03      	ldmia	r2!, {r0, r1}
unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 800196c:	4623      	mov	r3, r4

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 800196e:	8812      	ldrh	r2, [r2, #0]
unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001970:	260b      	movs	r6, #11

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 8001972:	f8c4 0007 	str.w	r0, [r4, #7]
unsigned short CcidSelectOpenPGPApp (void)
{
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;
 8001976:	f803 6b07 	strb.w	r6, [r3], #7

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);

	cRet = SendAPDU (&tSCT);
 800197a:	4620      	mov	r0, r4
	unsigned short cRet;
  unsigned char  cOpenPGPApp[CCID_SIZE_OPEN_PGP_APP] = { 0x00,0xA4,0x04,0x00,0x06,0xD2,0x76,0x00,0x01,0x24,0x01 };

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);
 800197c:	729d      	strb	r5, [r3, #10]
 800197e:	811a      	strh	r2, [r3, #8]
 8001980:	6059      	str	r1, [r3, #4]

	cRet = SendAPDU (&tSCT);

	return (cRet);
}
 8001982:	b005      	add	sp, #20
 8001984:	bc70      	pop	{r4, r5, r6}

	tSCT.cAPDULength = CCID_SIZE_OPEN_PGP_APP;

  memcpy ((void*)&tSCT.cAPDU,cOpenPGPApp,tSCT.cAPDULength);

	cRet = SendAPDU (&tSCT);
 8001986:	f7ff bf83 	b.w	8001890 <SendAPDU>
 800198a:	bf00      	nop
 800198c:	0800cca4 	.word	0x0800cca4
 8001990:	2000074c 	.word	0x2000074c

08001994 <CcidGetData>:

*******************************************************************************/
#define CCID_SIZE_GETDATA	5

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
 8001994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    unsigned short cRet;

    tSCT.cAPDULength = CCID_SIZE_GETDATA;
 8001996:	4c08      	ldr	r4, [pc, #32]	; (80019b8 <CcidGetData+0x24>)

    tSCT.cAPDU[CCID_CLA] = 0x00;
 8001998:	2300      	movs	r3, #0
    tSCT.cAPDU[CCID_INS] = 0xCA;
    tSCT.cAPDU[CCID_P1]  = cP1;
 800199a:	7260      	strb	r0, [r4, #9]

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
    unsigned short cRet;

    tSCT.cAPDULength = CCID_SIZE_GETDATA;
 800199c:	2705      	movs	r7, #5

    tSCT.cAPDU[CCID_CLA] = 0x00;
    tSCT.cAPDU[CCID_INS] = 0xCA;
 800199e:	26ca      	movs	r6, #202	; 0xca
    tSCT.cAPDU[CCID_P1]  = cP1;
    tSCT.cAPDU[CCID_P2]  = cP2;
    tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256

    cRet = SendAPDU (&tSCT);
 80019a0:	4620      	mov	r0, r4

*******************************************************************************/
#define CCID_SIZE_GETDATA	5

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
 80019a2:	4615      	mov	r5, r2
    unsigned short cRet;

    tSCT.cAPDULength = CCID_SIZE_GETDATA;

    tSCT.cAPDU[CCID_CLA] = 0x00;
 80019a4:	71e3      	strb	r3, [r4, #7]
    tSCT.cAPDU[CCID_INS] = 0xCA;
    tSCT.cAPDU[CCID_P1]  = cP1;
    tSCT.cAPDU[CCID_P2]  = cP2;
    tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256
 80019a6:	72e3      	strb	r3, [r4, #11]
    tSCT.cAPDULength = CCID_SIZE_GETDATA;

    tSCT.cAPDU[CCID_CLA] = 0x00;
    tSCT.cAPDU[CCID_INS] = 0xCA;
    tSCT.cAPDU[CCID_P1]  = cP1;
    tSCT.cAPDU[CCID_P2]  = cP2;
 80019a8:	72a1      	strb	r1, [r4, #10]

unsigned short CcidGetData (unsigned char cP1,unsigned char cP2,unsigned char *nRetSize)
{
    unsigned short cRet;

    tSCT.cAPDULength = CCID_SIZE_GETDATA;
 80019aa:	7027      	strb	r7, [r4, #0]

    tSCT.cAPDU[CCID_CLA] = 0x00;
    tSCT.cAPDU[CCID_INS] = 0xCA;
 80019ac:	7226      	strb	r6, [r4, #8]
    tSCT.cAPDU[CCID_P1]  = cP1;
    tSCT.cAPDU[CCID_P2]  = cP2;
    tSCT.cAPDU[CCID_LC]  = 0;						// LE = 256

    cRet = SendAPDU (&tSCT);
 80019ae:	f7ff ff6f 	bl	8001890 <SendAPDU>

    *nRetSize = tSCT.cAPDUAnswerLength;
 80019b2:	7923      	ldrb	r3, [r4, #4]
 80019b4:	702b      	strb	r3, [r5, #0]

    return (cRet);
}
 80019b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019b8:	2000074c 	.word	0x2000074c

080019bc <CcidChangePin>:
  CcidChangePin

*******************************************************************************/

unsigned short CcidChangePin (unsigned char cPinNr,const char *szPin, const char* szNewPin)
{
 80019bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019c0:	4607      	mov	r7, r0
    unsigned short cRet;

    tSCT.cAPDULength = strlen (szPin) + strlen (szNewPin);
 80019c2:	4608      	mov	r0, r1
  CcidChangePin

*******************************************************************************/

unsigned short CcidChangePin (unsigned char cPinNr,const char *szPin, const char* szNewPin)
{
 80019c4:	4616      	mov	r6, r2
 80019c6:	460d      	mov	r5, r1
    unsigned short cRet;

    tSCT.cAPDULength = strlen (szPin) + strlen (szNewPin);
 80019c8:	f00b f8fe 	bl	800cbc8 <strlen>
 80019cc:	4680      	mov	r8, r0
 80019ce:	4630      	mov	r0, r6
 80019d0:	f00b f8fa 	bl	800cbc8 <strlen>
 80019d4:	4c11      	ldr	r4, [pc, #68]	; (8001a1c <CcidChangePin+0x60>)
 80019d6:	4440      	add	r0, r8
 80019d8:	b2c2      	uxtb	r2, r0

    tSCT.cAPDU[CCID_CLA] = 0x00;
 80019da:	2300      	movs	r3, #0
    tSCT.cAPDU[CCID_INS] = 0x24;
 80019dc:	f04f 0e24 	mov.w	lr, #36	; 0x24
    tSCT.cAPDU[CCID_P1]  = 0x00;
    tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
    tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

    strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 80019e0:	4629      	mov	r1, r5
    tSCT.cAPDULength = strlen (szPin) + strlen (szNewPin);

    tSCT.cAPDU[CCID_CLA] = 0x00;
    tSCT.cAPDU[CCID_INS] = 0x24;
    tSCT.cAPDU[CCID_P1]  = 0x00;
    tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 80019e2:	3f80      	subs	r7, #128	; 0x80
    tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

    strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 80019e4:	f104 000c 	add.w	r0, r4, #12
{
    unsigned short cRet;

    tSCT.cAPDULength = strlen (szPin) + strlen (szNewPin);

    tSCT.cAPDU[CCID_CLA] = 0x00;
 80019e8:	71e3      	strb	r3, [r4, #7]
    tSCT.cAPDU[CCID_INS] = 0x24;
    tSCT.cAPDU[CCID_P1]  = 0x00;
 80019ea:	7263      	strb	r3, [r4, #9]

unsigned short CcidChangePin (unsigned char cPinNr,const char *szPin, const char* szNewPin)
{
    unsigned short cRet;

    tSCT.cAPDULength = strlen (szPin) + strlen (szNewPin);
 80019ec:	7022      	strb	r2, [r4, #0]

    tSCT.cAPDU[CCID_CLA] = 0x00;
    tSCT.cAPDU[CCID_INS] = 0x24;
    tSCT.cAPDU[CCID_P1]  = 0x00;
    tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
    tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;
 80019ee:	72e2      	strb	r2, [r4, #11]
    unsigned short cRet;

    tSCT.cAPDULength = strlen (szPin) + strlen (szNewPin);

    tSCT.cAPDU[CCID_CLA] = 0x00;
    tSCT.cAPDU[CCID_INS] = 0x24;
 80019f0:	f884 e008 	strb.w	lr, [r4, #8]
    tSCT.cAPDU[CCID_P1]  = 0x00;
    tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 80019f4:	72a7      	strb	r7, [r4, #10]
    tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

    strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 80019f6:	f00b f889 	bl	800cb0c <strcpy>
    strcpy ((char*)&tSCT.cAPDU[CCID_DATA] + strlen (szPin), szNewPin);
 80019fa:	4628      	mov	r0, r5
 80019fc:	f00b f8e4 	bl	800cbc8 <strlen>
 8001a00:	4420      	add	r0, r4
 8001a02:	4631      	mov	r1, r6
 8001a04:	300c      	adds	r0, #12
 8001a06:	f00b f881 	bl	800cb0c <strcpy>

    tSCT.cAPDULength += CCID_DATA;
 8001a0a:	7823      	ldrb	r3, [r4, #0]

    cRet = SendAPDU (&tSCT);
 8001a0c:	4620      	mov	r0, r4
    tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

    strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
    strcpy ((char*)&tSCT.cAPDU[CCID_DATA] + strlen (szPin), szNewPin);

    tSCT.cAPDULength += CCID_DATA;
 8001a0e:	3305      	adds	r3, #5
 8001a10:	7023      	strb	r3, [r4, #0]

    cRet = SendAPDU (&tSCT);

    return (cRet);
}
 8001a12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
    strcpy ((char*)&tSCT.cAPDU[CCID_DATA] + strlen (szPin), szNewPin);

    tSCT.cAPDULength += CCID_DATA;

    cRet = SendAPDU (&tSCT);
 8001a16:	f7ff bf3b 	b.w	8001890 <SendAPDU>
 8001a1a:	bf00      	nop
 8001a1c:	2000074c 	.word	0x2000074c

08001a20 <CcidVerifyPin>:
  CcidVerifyPin

*******************************************************************************/

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
 8001a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a22:	4607      	mov	r7, r0
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001a24:	4608      	mov	r0, r1
  CcidVerifyPin

*******************************************************************************/

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
 8001a26:	460e      	mov	r6, r1
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001a28:	f00b f8ce 	bl	800cbc8 <strlen>
 8001a2c:	4c0b      	ldr	r4, [pc, #44]	; (8001a5c <CcidVerifyPin+0x3c>)
 8001a2e:	b2c5      	uxtb	r5, r0

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001a30:	2300      	movs	r3, #0

unsigned short CcidVerifyPin (unsigned char cPinNr,const char *szPin)
{
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);
 8001a32:	7025      	strb	r5, [r4, #0]

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;
 8001a34:	72e5      	strb	r5, [r4, #11]
	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 8001a36:	3f80      	subs	r7, #128	; 0x80
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001a38:	4631      	mov	r1, r6
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
 8001a3a:	2220      	movs	r2, #32
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001a3c:	f104 000c 	add.w	r0, r4, #12

	tSCT.cAPDULength += CCID_DATA;
 8001a40:	3505      	adds	r5, #5
	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
 8001a42:	72a7      	strb	r7, [r4, #10]
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x20;
 8001a44:	7222      	strb	r2, [r4, #8]
{
	unsigned short cRet;

	tSCT.cAPDULength = strlen (szPin);

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001a46:	71e3      	strb	r3, [r4, #7]
	tSCT.cAPDU[CCID_INS] = 0x20;
	tSCT.cAPDU[CCID_P1]  = 0x00;
 8001a48:	7263      	strb	r3, [r4, #9]
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);
 8001a4a:	f00b f85f 	bl	800cb0c <strcpy>

	tSCT.cAPDULength += CCID_DATA;

	cRet = SendAPDU (&tSCT);
 8001a4e:	4620      	mov	r0, r4
	tSCT.cAPDU[CCID_P2]  = 0x80+cPinNr;
	tSCT.cAPDU[CCID_LC]  = tSCT.cAPDULength;

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);

	tSCT.cAPDULength += CCID_DATA;
 8001a50:	7025      	strb	r5, [r4, #0]

	cRet = SendAPDU (&tSCT);

	return (cRet);
}
 8001a52:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

	strcpy ((char*)&tSCT.cAPDU[CCID_DATA],szPin);

	tSCT.cAPDULength += CCID_DATA;

	cRet = SendAPDU (&tSCT);
 8001a56:	f7ff bf1b 	b.w	8001890 <SendAPDU>
 8001a5a:	bf00      	nop
 8001a5c:	2000074c 	.word	0x2000074c

08001a60 <CcidDecipher>:
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 8001a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 8001a64:	4c15      	ldr	r4, [pc, #84]	; (8001abc <CcidDecipher+0x5c>)
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 8001a66:	b0a0      	sub	sp, #128	; 0x80
	unsigned short cRet;
	unsigned char cDecipherString[CCID_DECIPHER_STRING_SIZE] =
 8001a68:	2680      	movs	r6, #128	; 0x80
#define CCID_SIZE_DECIPHER 7

#define CCID_DECIPHER_STRING_SIZE	0x80

unsigned short CcidDecipher (unsigned char *nRetSize)
{
 8001a6a:	4607      	mov	r7, r0
	unsigned short cRet;
	unsigned char cDecipherString[CCID_DECIPHER_STRING_SIZE] =
 8001a6c:	4632      	mov	r2, r6
 8001a6e:	4668      	mov	r0, sp
 8001a70:	4913      	ldr	r1, [pc, #76]	; (8001ac0 <CcidDecipher+0x60>)
 8001a72:	f00a fad1 	bl	800c018 <memcpy>
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
 8001a76:	2500      	movs	r5, #0
	tSCT.cAPDU[CCID_INS]  = 0x2A;
 8001a78:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
 8001a7c:	f04f 0e86 	mov.w	lr, #134	; 0x86
	tSCT.cAPDU[CCID_LC]   = 0x81;
 8001a80:	2381      	movs	r3, #129	; 0x81
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001a82:	4669      	mov	r1, sp
 8001a84:	4632      	mov	r2, r6
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 8001a86:	f04f 0887 	mov.w	r8, #135	; 0x87
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001a8a:	f104 000d 	add.w	r0, r4, #13

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
 8001a8e:	72e3      	strb	r3, [r4, #11]
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
 8001a90:	f884 c008 	strb.w	ip, [r4, #8]
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
 8001a94:	f884 e00a 	strb.w	lr, [r4, #10]

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;

	tSCT.cAPDU[CCID_CLA]  = 0x00;
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
 8001a98:	7266      	strb	r6, [r4, #9]
		0x3B,0x17,0x45,0x39,0xFE,0x56,0x4D,0x6A,0x68,0xDA,0x8C,0x43,0xA5,0xA7,0x7C,0x59,
		0xFB,0x57,0x6A,0x9F,0x96,0x93,0x04,0xDC,0x77,0xE8,0x3F,0xC8,0xC0,0x54,0xB8,0x99,
		0x8D,0xE8,0x2F,0x43,0xE4,0x55,0xBA,0x0E,0x94,0xE6,0xA3,0x10,0x59,0xF0,0xCF,0x56
  };

	tSCT.cAPDULength = CCID_SIZE_DECIPHER + CCID_DECIPHER_STRING_SIZE;
 8001a9a:	f884 8000 	strb.w	r8, [r4]

	tSCT.cAPDU[CCID_CLA]  = 0x00;
 8001a9e:	71e5      	strb	r5, [r4, #7]
	tSCT.cAPDU[CCID_INS]  = 0x2A;
	tSCT.cAPDU[CCID_P1]   = 0x80;
	tSCT.cAPDU[CCID_P2]   = 0x86;
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte
 8001aa0:	7325      	strb	r5, [r4, #12]

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher
 8001aa2:	f00a fab9 	bl	800c018 <memcpy>

	tSCT.cAPDU[CCID_LC+1+CCID_DECIPHER_STRING_SIZE+1] = 0x00;		 // Le = 256 Byte

	cRet = SendAPDU (&tSCT);
 8001aa6:	4620      	mov	r0, r4
	tSCT.cAPDU[CCID_LC]   = 0x81;
	tSCT.cAPDU[CCID_LC+1] = 0x00;						 									// Padding indicator byte

	memcpy (&tSCT.cAPDU[CCID_LC+2],cDecipherString,CCID_DECIPHER_STRING_SIZE);	 // string to decipher

	tSCT.cAPDU[CCID_LC+1+CCID_DECIPHER_STRING_SIZE+1] = 0x00;		 // Le = 256 Byte
 8001aa8:	f884 508d 	strb.w	r5, [r4, #141]	; 0x8d

	cRet = SendAPDU (&tSCT);
 8001aac:	f7ff fef0 	bl	8001890 <SendAPDU>

	*nRetSize = tSCT.cAPDUAnswerLength;
 8001ab0:	7923      	ldrb	r3, [r4, #4]
 8001ab2:	703b      	strb	r3, [r7, #0]

	return (cRet);
}
 8001ab4:	b020      	add	sp, #128	; 0x80
 8001ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001aba:	bf00      	nop
 8001abc:	2000074c 	.word	0x2000074c
 8001ac0:	0800ccb0 	.word	0x0800ccb0

08001ac4 <CcidGetChallenge>:
  CcidGetChallenge

*******************************************************************************/

unsigned short CcidGetChallenge (int nReceiveLength, unsigned char *nReceiveData)
{
 8001ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  int     cRet;
  int     n;

  // Command
  tSCT.cAPDU[CCID_CLA]    = 0x00;
 8001ac6:	4c11      	ldr	r4, [pc, #68]	; (8001b0c <CcidGetChallenge+0x48>)
  CcidGetChallenge

*******************************************************************************/

unsigned short CcidGetChallenge (int nReceiveLength, unsigned char *nReceiveData)
{
 8001ac8:	4605      	mov	r5, r0
  int     cRet;
  int     n;

  // Command
  tSCT.cAPDU[CCID_CLA]    = 0x00;
 8001aca:	2300      	movs	r3, #0
  tSCT.cAPDU[CCID_INS]    = 0x84;
 8001acc:	2284      	movs	r2, #132	; 0x84

// Something to receive
  //tSCT.cAPDU.nLe      = nReceiveLength; // nReceiveLength;

  // Encode Le
  if (nReceiveLength > 255)
 8001ace:	2dff      	cmp	r5, #255	; 0xff
  CcidGetChallenge

*******************************************************************************/

unsigned short CcidGetChallenge (int nReceiveLength, unsigned char *nReceiveData)
{
 8001ad0:	460f      	mov	r7, r1
  int     cRet;
  int     n;

  // Command
  tSCT.cAPDU[CCID_CLA]    = 0x00;
  tSCT.cAPDU[CCID_INS]    = 0x84;
 8001ad2:	7222      	strb	r2, [r4, #8]
{
  int     cRet;
  int     n;

  // Command
  tSCT.cAPDU[CCID_CLA]    = 0x00;
 8001ad4:	71e3      	strb	r3, [r4, #7]
  tSCT.cAPDU[CCID_INS]    = 0x84;
  tSCT.cAPDU[CCID_P1]     = 0x00;
 8001ad6:	7263      	strb	r3, [r4, #9]
  tSCT.cAPDU[CCID_P2]     = 0x00;
 8001ad8:	72a3      	strb	r3, [r4, #10]

  tSCT.cAPDU[CCID_LC]     = 0;
 8001ada:	72e3      	strb	r3, [r4, #11]
  }
  else
    tSCT.cAPDU[CCID_DATA] = nReceiveLength;

  // cRet = ISO7816_SendAPDU_Le_NoLc ( &tSCT );
  cRet = SendAPDU(&tSCT);
 8001adc:	4620      	mov	r0, r4

// Something to receive
  //tSCT.cAPDU.nLe      = nReceiveLength; // nReceiveLength;

  // Encode Le
  if (nReceiveLength > 255)
 8001ade:	dd0c      	ble.n	8001afa <CcidGetChallenge+0x36>
  {
    tSCT.cAPDU[CCID_DATA] = 0;
 8001ae0:	7323      	strb	r3, [r4, #12]
    tSCT.cAPDU[CCID_DATA + 1] = (unsigned char) nReceiveLength >> 8;
 8001ae2:	7363      	strb	r3, [r4, #13]
    tSCT.cAPDU[CCID_DATA + 2] = (unsigned char) (nReceiveLength & 0xFF);
 8001ae4:	73a5      	strb	r5, [r4, #14]
  }
  else
    tSCT.cAPDU[CCID_DATA] = nReceiveLength;

  // cRet = ISO7816_SendAPDU_Le_NoLc ( &tSCT );
  cRet = SendAPDU(&tSCT);
 8001ae6:	f7ff fed3 	bl	8001890 <SendAPDU>
 8001aea:	4606      	mov	r6, r0
  if (n < nReceiveLength)
  {
    n = nReceiveLength;
  }

  memcpy (nReceiveData, &(tSCT.cAPDU[CCID_DATA]), n);
 8001aec:	4638      	mov	r0, r7
 8001aee:	462a      	mov	r2, r5
 8001af0:	4907      	ldr	r1, [pc, #28]	; (8001b10 <CcidGetChallenge+0x4c>)
 8001af2:	f00a fa91 	bl	800c018 <memcpy>

  return cRet;
}
 8001af6:	4630      	mov	r0, r6
 8001af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tSCT.cAPDU[CCID_DATA] = 0;
    tSCT.cAPDU[CCID_DATA + 1] = (unsigned char) nReceiveLength >> 8;
    tSCT.cAPDU[CCID_DATA + 2] = (unsigned char) (nReceiveLength & 0xFF);
  }
  else
    tSCT.cAPDU[CCID_DATA] = nReceiveLength;
 8001afa:	7325      	strb	r5, [r4, #12]

  // cRet = ISO7816_SendAPDU_Le_NoLc ( &tSCT );
  cRet = SendAPDU(&tSCT);
 8001afc:	f7ff fec8 	bl	8001890 <SendAPDU>

  n = tSCT.cAPDUAnswerLength;
 8001b00:	7923      	ldrb	r3, [r4, #4]
  }
  else
    tSCT.cAPDU[CCID_DATA] = nReceiveLength;

  // cRet = ISO7816_SendAPDU_Le_NoLc ( &tSCT );
  cRet = SendAPDU(&tSCT);
 8001b02:	4606      	mov	r6, r0
 8001b04:	429d      	cmp	r5, r3
 8001b06:	bfb8      	it	lt
 8001b08:	461d      	movlt	r5, r3
 8001b0a:	e7ef      	b.n	8001aec <CcidGetChallenge+0x28>
 8001b0c:	2000074c 	.word	0x2000074c
 8001b10:	20000758 	.word	0x20000758

08001b14 <CcidPutAesKey>:
unsigned short CcidPutAesKey(unsigned char cKeyLen, unsigned char *pcAES_Key)
{
  int     nRet;
  
  //  Correct key len ?
  if ((16 != cKeyLen) && (32 != cKeyLen))
 8001b14:	2810      	cmp	r0, #16

    CcidPutAesKey

*******************************************************************************/
unsigned short CcidPutAesKey(unsigned char cKeyLen, unsigned char *pcAES_Key)
{
 8001b16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b18:	4604      	mov	r4, r0
 8001b1a:	460e      	mov	r6, r1
  int     nRet;
  
  //  Correct key len ?
  if ((16 != cKeyLen) && (32 != cKeyLen))
 8001b1c:	d003      	beq.n	8001b26 <CcidPutAesKey+0x12>
 8001b1e:	2820      	cmp	r0, #32
 8001b20:	d001      	beq.n	8001b26 <CcidPutAesKey+0x12>

  tSCT.cAPDULength = 4 +1 + cKeyLen;
  nRet = SendAPDU(&tSCT);    //ISO7816_SendAPDU_NoLe_Lc (tSC);

  return (nRet);
}
 8001b22:	2000      	movs	r0, #0
 8001b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (ISO7816_MAX_APDU_DATA + ISO7816_APDU_SEND_HEADER_LEN + ISO7816_APDU_OFERHEAD <= cKeyLen)
  {
    return (FALSE);
  }

  if (FALSE == RestartSmartcard() )
 8001b26:	f001 f8b3 	bl	8002c90 <RestartSmartcard>
 8001b2a:	2800      	cmp	r0, #0
 8001b2c:	d0f9      	beq.n	8001b22 <CcidPutAesKey+0xe>
    return (FALSE);
  }


  // Command
  tSCT.cAPDU[CCID_CLA]     = 0x00;
 8001b2e:	4d0b      	ldr	r5, [pc, #44]	; (8001b5c <CcidPutAesKey+0x48>)
 8001b30:	2300      	movs	r3, #0
  tSCT.cAPDU[CCID_INS]     = 0xDA;
  tSCT.cAPDU[CCID_P1]      = 0x00;
  tSCT.cAPDU[CCID_P2]      = 0xD5;

  // Send password
  tSCT.cAPDU[CCID_LC]      = cKeyLen;
 8001b32:	72ec      	strb	r4, [r5, #11]
  
  memcpy ( &(tSCT.cAPDU[CCID_DATA]), pcAES_Key, cKeyLen);
 8001b34:	4631      	mov	r1, r6
  }


  // Command
  tSCT.cAPDU[CCID_CLA]     = 0x00;
  tSCT.cAPDU[CCID_INS]     = 0xDA;
 8001b36:	27da      	movs	r7, #218	; 0xda
  tSCT.cAPDU[CCID_P1]      = 0x00;
  tSCT.cAPDU[CCID_P2]      = 0xD5;
 8001b38:	26d5      	movs	r6, #213	; 0xd5

  // Send password
  tSCT.cAPDU[CCID_LC]      = cKeyLen;
  
  memcpy ( &(tSCT.cAPDU[CCID_DATA]), pcAES_Key, cKeyLen);
 8001b3a:	f105 000c 	add.w	r0, r5, #12
 8001b3e:	4622      	mov	r2, r4

  // Nothing to receive
  // tSCT.tAPDU.nLe      = 0;

  tSCT.cAPDULength = 4 +1 + cKeyLen;
 8001b40:	3405      	adds	r4, #5
  }


  // Command
  tSCT.cAPDU[CCID_CLA]     = 0x00;
  tSCT.cAPDU[CCID_INS]     = 0xDA;
 8001b42:	722f      	strb	r7, [r5, #8]
  tSCT.cAPDU[CCID_P1]      = 0x00;
  tSCT.cAPDU[CCID_P2]      = 0xD5;
 8001b44:	72ae      	strb	r6, [r5, #10]
    return (FALSE);
  }


  // Command
  tSCT.cAPDU[CCID_CLA]     = 0x00;
 8001b46:	71eb      	strb	r3, [r5, #7]
  tSCT.cAPDU[CCID_INS]     = 0xDA;
  tSCT.cAPDU[CCID_P1]      = 0x00;
 8001b48:	726b      	strb	r3, [r5, #9]
  tSCT.cAPDU[CCID_P2]      = 0xD5;

  // Send password
  tSCT.cAPDU[CCID_LC]      = cKeyLen;
  
  memcpy ( &(tSCT.cAPDU[CCID_DATA]), pcAES_Key, cKeyLen);
 8001b4a:	f00a fa65 	bl	800c018 <memcpy>

  // Nothing to receive
  // tSCT.tAPDU.nLe      = 0;

  tSCT.cAPDULength = 4 +1 + cKeyLen;
 8001b4e:	702c      	strb	r4, [r5, #0]
  nRet = SendAPDU(&tSCT);    //ISO7816_SendAPDU_NoLe_Lc (tSC);
 8001b50:	4628      	mov	r0, r5

  return (nRet);
}
 8001b52:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

  // Nothing to receive
  // tSCT.tAPDU.nLe      = 0;

  tSCT.cAPDULength = 4 +1 + cKeyLen;
  nRet = SendAPDU(&tSCT);    //ISO7816_SendAPDU_NoLe_Lc (tSC);
 8001b56:	f7ff be9b 	b.w	8001890 <SendAPDU>
 8001b5a:	bf00      	nop
 8001b5c:	2000074c 	.word	0x2000074c

08001b60 <CcidAesDecSub>:
#ifdef DEBUG_OPENPGP_SHOW_CALLS
  // CI_TickLocalPrintf ("ISO7816: Call AES_Dec_SUB\r\n");
#endif

//  Correct key len ?
  if ((16 != nSendLength) && (32 != nSendLength))
 8001b60:	2810      	cmp	r0, #16
 8001b62:	d003      	beq.n	8001b6c <CcidAesDecSub+0xc>
 8001b64:	2820      	cmp	r0, #32
 8001b66:	d001      	beq.n	8001b6c <CcidAesDecSub+0xc>
  }

  memcpy (cReceiveData,&(tSCT.cAPDU[CCID_DATA]),n);

  return (nRet);
}
 8001b68:	2000      	movs	r0, #0
 8001b6a:	4770      	bx	lr
 8001b6c:	e6b2      	b.n	80018d4 <CcidAesDecSub.part.0>
 8001b6e:	bf00      	nop

08001b70 <CcidAesDec>:
uint8_t CcidAesDec (int nSendLength,unsigned char *cSendData,int nReceiveLength, unsigned char *cReceiveData)
{
  int     nRet;

//  128 bit key ?
  if (16 == nSendLength)
 8001b70:	2810      	cmp	r0, #16

    CcidAesDec

*******************************************************************************/
uint8_t CcidAesDec (int nSendLength,unsigned char *cSendData,int nReceiveLength, unsigned char *cReceiveData)
{
 8001b72:	b510      	push	{r4, lr}
  int     nRet;

//  128 bit key ?
  if (16 == nSendLength)
 8001b74:	d005      	beq.n	8001b82 <CcidAesDec+0x12>
    return TRUE;
  }


//  256 bit key ?
  if (32 == nSendLength)
 8001b76:	2820      	cmp	r0, #32
 8001b78:	d001      	beq.n	8001b7e <CcidAesDec+0xe>
      return (FALSE);
    }
    return TRUE;
  }

  return (FALSE);
 8001b7a:	2000      	movs	r0, #0
}
 8001b7c:	bd10      	pop	{r4, pc}
 8001b7e:	2010      	movs	r0, #16
 8001b80:	4602      	mov	r2, r0
 8001b82:	f7ff fea7 	bl	80018d4 <CcidAesDecSub.part.0>
//  256 bit key ?
  if (32 == nSendLength)
  {
    // Decrypt first 16 Byte
    nRet = CcidAesDecSub (16,cSendData,16,cReceiveData);
    return nRet;
 8001b86:	b2c0      	uxtb	r0, r0
 8001b88:	bd10      	pop	{r4, pc}
 8001b8a:	bf00      	nop

08001b8c <getRandomNumber>:
    u32 i;
    time_t  now;
    static u8 FlasgTimeIsSet_u8 = FALSE;

    // Size ok ?
    if (APDU_MAX_RESPONSE_LEN <= Size_u32)
 8001b8c:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8001b90:	d301      	bcc.n	8001b96 <getRandomNumber+0xa>
    }

    for (i=0;i<Size_u32;i++)
        Data_pu8[i] = Data_pu8[i] ^ (u8)(rand () % 256);
    #endif
}
 8001b92:	2000      	movs	r0, #0
 8001b94:	4770      	bx	lr
    {
        return (FALSE);
    }

    // Get a random number from smartcard
    Ret_u32 = CcidGetChallenge (Size_u32, Data_pu8);
 8001b96:	f7ff bf95 	b.w	8001ac4 <CcidGetChallenge>
 8001b9a:	bf00      	nop

08001b9c <AccessTestGPG>:
  AccessTestGPG

*******************************************************************************/

int AccessTestGPG (void)
{
 8001b9c:	b530      	push	{r4, r5, lr}
 8001b9e:	b083      	sub	sp, #12
	unsigned short cRet;
	unsigned char nReturnSize;
//CcidSelect1 ();

 	if (APDU_ANSWER_COMMAND_CORRECT != CcidSelectOpenPGPApp ())
 8001ba0:	f7ff fed6 	bl	8001950 <CcidSelectOpenPGPApp>
 8001ba4:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001ba8:	d002      	beq.n	8001bb0 <AccessTestGPG+0x14>
	{
		return (FALSE);
 8001baa:	2000      	movs	r0, #0
	{
		return (FALSE);
	}

  return (TRUE);
}
 8001bac:	b003      	add	sp, #12
 8001bae:	bd30      	pop	{r4, r5, pc}
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x4F - Application identifier (AID), 16 (dec.) bytes (ISO 7816-4) */
	cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001bb0:	f10d 0207 	add.w	r2, sp, #7
 8001bb4:	2000      	movs	r0, #0
 8001bb6:	214f      	movs	r1, #79	; 0x4f
 8001bb8:	f7ff feec 	bl	8001994 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bbc:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001bc0:	d1f3      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (16 != nReturnSize)
 8001bc2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001bc6:	2b10      	cmp	r3, #16
 8001bc8:	d1ef      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x5F 0x52 - Historical bytes, up to 15 bytes (dec.), according to ISO 7816-4. Card capabilities shall be included.*/
	cRet = CcidGetData (0x5F,0x52,&nReturnSize);
 8001bca:	205f      	movs	r0, #95	; 0x5f
 8001bcc:	2152      	movs	r1, #82	; 0x52
 8001bce:	f10d 0207 	add.w	r2, sp, #7
 8001bd2:	f7ff fedf 	bl	8001994 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bd6:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001bda:	d1e6      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (10 != nReturnSize)
 8001bdc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001be0:	2b0a      	cmp	r3, #10
 8001be2:	d1e2      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0xC4 - PW Status Bytes*/
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 8001be4:	2000      	movs	r0, #0
 8001be6:	21c4      	movs	r1, #196	; 0xc4
 8001be8:	f10d 0207 	add.w	r2, sp, #7
 8001bec:	f7ff fed2 	bl	8001994 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bf0:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
	{
		return (FALSE);
	}

/* GETDATA 0x00 0xC4 - PW Status Bytes*/
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 8001bf4:	4605      	mov	r5, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001bf6:	d1d8      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (7 != nReturnSize)
 8001bf8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001bfc:	2b07      	cmp	r3, #7
 8001bfe:	d1d4      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001c00:	2000      	movs	r0, #0
 8001c02:	216e      	movs	r1, #110	; 0x6e
 8001c04:	f10d 0207 	add.w	r2, sp, #7
 8001c08:	f7ff fec4 	bl	8001994 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c0c:	42a8      	cmp	r0, r5
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001c0e:	4604      	mov	r4, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c10:	d1cb      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001c12:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c16:	2bd9      	cmp	r3, #217	; 0xd9
 8001c18:	d1c7      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x 0x5E - Login data */
	cRet = CcidGetData (0x00,0x5E,&nReturnSize);
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	215e      	movs	r1, #94	; 0x5e
 8001c1e:	f10d 0207 	add.w	r2, sp, #7
 8001c22:	f7ff feb7 	bl	8001994 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c26:	42a0      	cmp	r0, r4
 8001c28:	d1bf      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (0 != nReturnSize)
 8001c2a:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8001c2e:	2c00      	cmp	r4, #0
 8001c30:	d1bb      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001c32:	4620      	mov	r0, r4
 8001c34:	216e      	movs	r1, #110	; 0x6e
 8001c36:	f10d 0207 	add.w	r2, sp, #7
 8001c3a:	f7ff feab 	bl	8001994 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c3e:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c42:	d1b2      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001c44:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c48:	2bd9      	cmp	r3, #217	; 0xd9
 8001c4a:	d1ae      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	216e      	movs	r1, #110	; 0x6e
 8001c50:	f10d 0207 	add.w	r2, sp, #7
 8001c54:	f7ff fe9e 	bl	8001994 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c58:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c5c:	d1a5      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001c5e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c62:	2bd9      	cmp	r3, #217	; 0xd9
 8001c64:	d1a1      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}

/* GETDATA 0x00 0x6E - Application Related Data */
	cRet = CcidGetData (0x00,0x6E,&nReturnSize);
 8001c66:	4620      	mov	r0, r4
 8001c68:	216e      	movs	r1, #110	; 0x6e
 8001c6a:	f10d 0207 	add.w	r2, sp, #7
 8001c6e:	f7ff fe91 	bl	8001994 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c72:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001c76:	d198      	bne.n	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (217 != nReturnSize)
 8001c78:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c7c:	2bd9      	cmp	r3, #217	; 0xd9
 8001c7e:	d194      	bne.n	8001baa <AccessTestGPG+0xe>
		return (FALSE);
	}


/* VERIFY PIN 2 */
	cRet = CcidVerifyPin (2,"123456");
 8001c80:	2002      	movs	r0, #2
 8001c82:	490e      	ldr	r1, [pc, #56]	; (8001cbc <AccessTestGPG+0x120>)
 8001c84:	f7ff fecc 	bl	8001a20 <CcidVerifyPin>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c88:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
		return (FALSE);
	}


/* VERIFY PIN 2 */
	cRet = CcidVerifyPin (2,"123456");
 8001c8c:	4604      	mov	r4, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c8e:	d18c      	bne.n	8001baa <AccessTestGPG+0xe>
		return (FALSE);
	}


/* VERIFY PIN 1 */
	cRet = CcidVerifyPin (1,"123456");
 8001c90:	2001      	movs	r0, #1
 8001c92:	490a      	ldr	r1, [pc, #40]	; (8001cbc <AccessTestGPG+0x120>)
 8001c94:	f7ff fec4 	bl	8001a20 <CcidVerifyPin>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c98:	42a0      	cmp	r0, r4
		return (FALSE);
	}


/* VERIFY PIN 1 */
	cRet = CcidVerifyPin (1,"123456");
 8001c9a:	4605      	mov	r5, r0
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001c9c:	d185      	bne.n	8001baa <AccessTestGPG+0xe>
		return (FALSE);
	}


/* DECIPHER */
	cRet = CcidDecipher (&nReturnSize);
 8001c9e:	f10d 0007 	add.w	r0, sp, #7
 8001ca2:	f7ff fedd 	bl	8001a60 <CcidDecipher>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001ca6:	42a8      	cmp	r0, r5
 8001ca8:	f47f af7f 	bne.w	8001baa <AccessTestGPG+0xe>
	{
		return (FALSE);
	}
	if (35 != nReturnSize)
 8001cac:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001cb0:	f1b0 0323 	subs.w	r3, r0, #35	; 0x23
 8001cb4:	4258      	negs	r0, r3
 8001cb6:	4158      	adcs	r0, r3
 8001cb8:	e778      	b.n	8001bac <AccessTestGPG+0x10>
 8001cba:	bf00      	nop
 8001cbc:	0800d008 	.word	0x0800d008

08001cc0 <CcidLocalAccessTest>:
  CcidLocalAccessTest

*******************************************************************************/

void CcidLocalAccessTest (void)
{
 8001cc0:	b508      	push	{r3, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001cc2:	4b05      	ldr	r3, [pc, #20]	; (8001cd8 <CcidLocalAccessTest+0x18>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001cc8:	711a      	strb	r2, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001cca:	805a      	strh	r2, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001ccc:	715a      	strb	r2, [r3, #5]
void CcidLocalAccessTest (void)
{

 	InitSCTStruct (&tSCT);

  SmartCardInitInterface ();
 8001cce:	f000 ffed 	bl	8002cac <SmartCardInitInterface>

/* Access sequence like gpg */
 	AccessTestGPG ();
 8001cd2:	f7ff ff63 	bl	8001b9c <AccessTestGPG>
 8001cd6:	e7fe      	b.n	8001cd6 <CcidLocalAccessTest+0x16>
 8001cd8:	2000074c 	.word	0x2000074c

08001cdc <CcidReset>:

/*
 * Needs Admin Authentication before called
 */
unsigned int CcidReset(void)
{
 8001cdc:	b570      	push	{r4, r5, r6, lr}
 	unsigned short cRet;

    // TERMINATE DF
	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001cde:	4c11      	ldr	r4, [pc, #68]	; (8001d24 <CcidReset+0x48>)
 8001ce0:	2500      	movs	r5, #0
	tSCT.cAPDU[CCID_INS] = 0xE6;
 8001ce2:	23e6      	movs	r3, #230	; 0xe6
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x00;
	tSCT.cAPDU[CCID_LC]  = 0;
	tSCT.cAPDULength = 4;
	cRet = SendAPDU (&tSCT);
 8001ce4:	4620      	mov	r0, r4
	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0xE6;
	tSCT.cAPDU[CCID_P1]  = 0x00;
	tSCT.cAPDU[CCID_P2]  = 0x00;
	tSCT.cAPDU[CCID_LC]  = 0;
	tSCT.cAPDULength = 4;
 8001ce6:	2604      	movs	r6, #4
{
 	unsigned short cRet;

    // TERMINATE DF
	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0xE6;
 8001ce8:	7223      	strb	r3, [r4, #8]
unsigned int CcidReset(void)
{
 	unsigned short cRet;

    // TERMINATE DF
	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001cea:	71e5      	strb	r5, [r4, #7]
	tSCT.cAPDU[CCID_INS] = 0xE6;
	tSCT.cAPDU[CCID_P1]  = 0x00;
 8001cec:	7265      	strb	r5, [r4, #9]
	tSCT.cAPDU[CCID_P2]  = 0x00;
 8001cee:	72a5      	strb	r5, [r4, #10]
	tSCT.cAPDU[CCID_LC]  = 0;
 8001cf0:	72e5      	strb	r5, [r4, #11]
	tSCT.cAPDULength = 4;
 8001cf2:	7026      	strb	r6, [r4, #0]
	cRet = SendAPDU (&tSCT);
 8001cf4:	f7ff fdcc 	bl	8001890 <SendAPDU>

    // Select OpenPGP application
    if (APDU_ANSWER_COMMAND_CORRECT == cRet) {
 8001cf8:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001cfc:	d000      	beq.n	8001d00 <CcidReset+0x24>
    else
        return (cRet);
    

	return (cRet);
}
 8001cfe:	bd70      	pop	{r4, r5, r6, pc}
	tSCT.cAPDULength = 4;
	cRet = SendAPDU (&tSCT);

    // Select OpenPGP application
    if (APDU_ANSWER_COMMAND_CORRECT == cRet) {
        cRet = CcidSelectOpenPGPApp();
 8001d00:	f7ff fe26 	bl	8001950 <CcidSelectOpenPGPApp>

        // ACTIVATE FILE
        if (APDU_ANSWER_SEL_FILE_TERM_STATE == cRet) { // Card in termination state
 8001d04:	f246 2385 	movw	r3, #25221	; 0x6285
 8001d08:	4298      	cmp	r0, r3
 8001d0a:	d1f8      	bne.n	8001cfe <CcidReset+0x22>
            tSCT.cAPDU[CCID_CLA] = 0x00;
            tSCT.cAPDU[CCID_INS] = 0x44;
 8001d0c:	2344      	movs	r3, #68	; 0x44
            tSCT.cAPDU[CCID_P1]  = 0x00;
            tSCT.cAPDU[CCID_P2]  = 0x00;
            tSCT.cAPDU[CCID_LC]  = 0;
            tSCT.cAPDULength = 4;
            cRet = SendAPDU (&tSCT);
 8001d0e:	4620      	mov	r0, r4
    if (APDU_ANSWER_COMMAND_CORRECT == cRet) {
        cRet = CcidSelectOpenPGPApp();

        // ACTIVATE FILE
        if (APDU_ANSWER_SEL_FILE_TERM_STATE == cRet) { // Card in termination state
            tSCT.cAPDU[CCID_CLA] = 0x00;
 8001d10:	71e5      	strb	r5, [r4, #7]
            tSCT.cAPDU[CCID_INS] = 0x44;
            tSCT.cAPDU[CCID_P1]  = 0x00;
 8001d12:	7265      	strb	r5, [r4, #9]
            tSCT.cAPDU[CCID_P2]  = 0x00;
 8001d14:	72a5      	strb	r5, [r4, #10]
            tSCT.cAPDU[CCID_LC]  = 0;
 8001d16:	72e5      	strb	r5, [r4, #11]
            tSCT.cAPDULength = 4;
 8001d18:	7026      	strb	r6, [r4, #0]
        cRet = CcidSelectOpenPGPApp();

        // ACTIVATE FILE
        if (APDU_ANSWER_SEL_FILE_TERM_STATE == cRet) { // Card in termination state
            tSCT.cAPDU[CCID_CLA] = 0x00;
            tSCT.cAPDU[CCID_INS] = 0x44;
 8001d1a:	7223      	strb	r3, [r4, #8]
            tSCT.cAPDU[CCID_P1]  = 0x00;
            tSCT.cAPDU[CCID_P2]  = 0x00;
            tSCT.cAPDU[CCID_LC]  = 0;
            tSCT.cAPDULength = 4;
            cRet = SendAPDU (&tSCT);
 8001d1c:	f7ff fdb8 	bl	8001890 <SendAPDU>
            
            return (cRet);
 8001d20:	e7ed      	b.n	8001cfe <CcidReset+0x22>
 8001d22:	bf00      	nop
 8001d24:	2000074c 	.word	0x2000074c

08001d28 <getAID>:
    

	return (cRet);
}

int getAID(void){
 8001d28:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d2a:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <getAID+0x28>)
 8001d2c:	2400      	movs	r4, #0
    

	return (cRet);
}

int getAID(void){
 8001d2e:	b082      	sub	sp, #8

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d30:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001d32:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001d34:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001d36:	715c      	strb	r4, [r3, #5]
InitSCTStruct (&tSCT);

unsigned short cRet;
unsigned char nReturnSize;

CcidSelectOpenPGPApp ();
 8001d38:	f7ff fe0a 	bl	8001950 <CcidSelectOpenPGPApp>
cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001d3c:	4620      	mov	r0, r4
 8001d3e:	214f      	movs	r1, #79	; 0x4f
 8001d40:	f10d 0207 	add.w	r2, sp, #7
 8001d44:	f7ff fe26 	bl	8001994 <CcidGetData>

return nReturnSize;
}
 8001d48:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001d4c:	b002      	add	sp, #8
 8001d4e:	bd10      	pop	{r4, pc}
 8001d50:	2000074c 	.word	0x2000074c

08001d54 <getSerialNumber>:

uint32_t getSerialNumber(void){
 8001d54:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d56:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <getSerialNumber+0x28>)
 8001d58:	2400      	movs	r4, #0
cRet = CcidGetData (0x00,0x4F,&nReturnSize);

return nReturnSize;
}

uint32_t getSerialNumber(void){
 8001d5a:	b082      	sub	sp, #8

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d5c:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001d5e:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001d60:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001d62:	715c      	strb	r4, [r3, #5]
InitSCTStruct (&tSCT);

unsigned short cRet;
unsigned char nReturnSize;

CcidSelectOpenPGPApp ();
 8001d64:	f7ff fdf4 	bl	8001950 <CcidSelectOpenPGPApp>
cRet = CcidGetData (0x00,0x4F,&nReturnSize);
 8001d68:	4620      	mov	r0, r4
 8001d6a:	214f      	movs	r1, #79	; 0x4f
 8001d6c:	f10d 0207 	add.w	r2, sp, #7
 8001d70:	f7ff fe10 	bl	8001994 <CcidGetData>


return 0;


}
 8001d74:	4620      	mov	r0, r4
 8001d76:	b002      	add	sp, #8
 8001d78:	bd10      	pop	{r4, pc}
 8001d7a:	bf00      	nop
 8001d7c:	2000074c 	.word	0x2000074c

08001d80 <getByteOfData>:


uint8_t getByteOfData(uint8_t x){


return tSCT.cAPDU[x];
 8001d80:	4b01      	ldr	r3, [pc, #4]	; (8001d88 <getByteOfData+0x8>)
 8001d82:	4418      	add	r0, r3
}
 8001d84:	79c0      	ldrb	r0, [r0, #7]
 8001d86:	4770      	bx	lr
 8001d88:	2000074c 	.word	0x2000074c

08001d8c <cardAuthenticate>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d8c:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <cardAuthenticate+0x28>)


return tSCT.cAPDU[x];
}

uint8_t cardAuthenticate(uint8_t *password){
 8001d8e:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d90:	2200      	movs	r2, #0


return tSCT.cAPDU[x];
}

uint8_t cardAuthenticate(uint8_t *password){
 8001d92:	4604      	mov	r4, r0

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001d94:	701a      	strb	r2, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001d96:	711a      	strb	r2, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001d98:	805a      	strh	r2, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001d9a:	715a      	strb	r2, [r3, #5]
	InitSCTStruct (&tSCT);

	unsigned short cRet;
	unsigned char nReturnSize;

	CcidSelectOpenPGPApp ();
 8001d9c:	f7ff fdd8 	bl	8001950 <CcidSelectOpenPGPApp>
	cRet = CcidVerifyPin (3,password);
 8001da0:	4621      	mov	r1, r4
 8001da2:	2003      	movs	r0, #3
 8001da4:	f7ff fe3c 	bl	8001a20 <CcidVerifyPin>
	{
		return FALSE;
	}

    return TRUE;
}
 8001da8:	f5b0 4310 	subs.w	r3, r0, #36864	; 0x9000
 8001dac:	4258      	negs	r0, r3
 8001dae:	4158      	adcs	r0, r3
 8001db0:	bd10      	pop	{r4, pc}
 8001db2:	bf00      	nop
 8001db4:	2000074c 	.word	0x2000074c

08001db8 <userAuthenticate>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001db8:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <userAuthenticate+0x28>)
	}

    return TRUE;
}

uint8_t userAuthenticate(uint8_t *password){
 8001dba:	b510      	push	{r4, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001dbc:	2200      	movs	r2, #0
	}

    return TRUE;
}

uint8_t userAuthenticate(uint8_t *password){
 8001dbe:	4604      	mov	r4, r0

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001dc0:	701a      	strb	r2, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001dc2:	711a      	strb	r2, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001dc4:	805a      	strh	r2, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001dc6:	715a      	strb	r2, [r3, #5]
        InitSCTStruct (&tSCT);

        unsigned short cRet;
        unsigned char nReturnSize;

        CcidSelectOpenPGPApp ();
 8001dc8:	f7ff fdc2 	bl	8001950 <CcidSelectOpenPGPApp>
        cRet = CcidVerifyPin (1,password);
 8001dcc:	4621      	mov	r1, r4
 8001dce:	2001      	movs	r0, #1
 8001dd0:	f7ff fe26 	bl	8001a20 <CcidVerifyPin>
                return 1;
        }


return 0;
}
 8001dd4:	f5b0 4010 	subs.w	r0, r0, #36864	; 0x9000
 8001dd8:	bf18      	it	ne
 8001dda:	2001      	movne	r0, #1
 8001ddc:	bd10      	pop	{r4, pc}
 8001dde:	bf00      	nop
 8001de0:	2000074c 	.word	0x2000074c

08001de4 <factoryReset>:

uint8_t factoryReset(uint8_t* password) {
 8001de4:	b530      	push	{r4, r5, lr}
 8001de6:	4604      	mov	r4, r0
 8001de8:	b091      	sub	sp, #68	; 0x44
    unsigned short cRet;

    // Reset smart card
    CcidSelectOpenPGPApp ();
 8001dea:	f7ff fdb1 	bl	8001950 <CcidSelectOpenPGPApp>

    cRet = CcidVerifyPin (3, password);
 8001dee:	4621      	mov	r1, r4
 8001df0:	2003      	movs	r0, #3
 8001df2:	f7ff fe15 	bl	8001a20 <CcidVerifyPin>
    if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001df6:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001dfa:	d002      	beq.n	8001e02 <factoryReset+0x1e>
        return 1;
 8001dfc:	2001      	movs	r0, #1

    // Default flash memory
    EraseLocalFlashKeyValues_u32();

    return 0;
}
 8001dfe:	b011      	add	sp, #68	; 0x44
 8001e00:	bd30      	pop	{r4, r5, pc}

    cRet = CcidVerifyPin (3, password);
    if (APDU_ANSWER_COMMAND_CORRECT != cRet)
        return 1;

    cRet = CcidReset();
 8001e02:	f7ff ff6b 	bl	8001cdc <CcidReset>
    if(APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001e06:	b280      	uxth	r0, r0
 8001e08:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001e0c:	d002      	beq.n	8001e14 <factoryReset+0x30>
        return 0;
 8001e0e:	2000      	movs	r0, #0

    // Default flash memory
    EraseLocalFlashKeyValues_u32();

    return 0;
}
 8001e10:	b011      	add	sp, #68	; 0x44
 8001e12:	bd30      	pop	{r4, r5, pc}
        return 0;

    // Erase OTP slots
    uint8_t slot_no;
    uint8_t slot_tmp[64];
    memset(slot_tmp,0xFF,64);
 8001e14:	4668      	mov	r0, sp
 8001e16:	21ff      	movs	r1, #255	; 0xff
 8001e18:	2240      	movs	r2, #64	; 0x40
 8001e1a:	f00a fdfd 	bl	800ca18 <memset>
 8001e1e:	4d0f      	ldr	r5, [pc, #60]	; (8001e5c <factoryReset+0x78>)
 8001e20:	2400      	movs	r4, #0

    for( slot_no = 0; slot_no < NUMBER_OF_HOTP_SLOTS; slot_no++) // HOTP slots
    {
        write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 8001e22:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
 8001e26:	4668      	mov	r0, sp
 8001e28:	b289      	uxth	r1, r1
 8001e2a:	2240      	movs	r2, #64	; 0x40
 8001e2c:	f008 f93e 	bl	800a0ac <write_to_slot>
        erase_counter(slot_no);
 8001e30:	b2e0      	uxtb	r0, r4
 8001e32:	3401      	adds	r4, #1
 8001e34:	f008 f92a 	bl	800a08c <erase_counter>
    // Erase OTP slots
    uint8_t slot_no;
    uint8_t slot_tmp[64];
    memset(slot_tmp,0xFF,64);

    for( slot_no = 0; slot_no < NUMBER_OF_HOTP_SLOTS; slot_no++) // HOTP slots
 8001e38:	2c03      	cmp	r4, #3
 8001e3a:	d1f2      	bne.n	8001e22 <factoryReset+0x3e>
 8001e3c:	4d08      	ldr	r5, [pc, #32]	; (8001e60 <factoryReset+0x7c>)
 8001e3e:	2400      	movs	r4, #0
        write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
        erase_counter(slot_no);
    }
    for( slot_no = 0; slot_no < NUMBER_OF_TOTP_SLOTS; slot_no++) //TOTP slots
    {
        write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 8001e40:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
 8001e44:	4668      	mov	r0, sp
 8001e46:	b289      	uxth	r1, r1
 8001e48:	3401      	adds	r4, #1
 8001e4a:	2240      	movs	r2, #64	; 0x40
 8001e4c:	f008 f92e 	bl	800a0ac <write_to_slot>
    for( slot_no = 0; slot_no < NUMBER_OF_HOTP_SLOTS; slot_no++) // HOTP slots
    {
        write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
        erase_counter(slot_no);
    }
    for( slot_no = 0; slot_no < NUMBER_OF_TOTP_SLOTS; slot_no++) //TOTP slots
 8001e50:	2c0f      	cmp	r4, #15
 8001e52:	d1f5      	bne.n	8001e40 <factoryReset+0x5c>
    {
        write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
    }

    // Default flash memory
    EraseLocalFlashKeyValues_u32();
 8001e54:	f009 fc60 	bl	800b718 <EraseLocalFlashKeyValues_u32>

    return 0;
 8001e58:	2000      	movs	r0, #0
 8001e5a:	e7d0      	b.n	8001dfe <factoryReset+0x1a>
 8001e5c:	20000278 	.word	0x20000278
 8001e60:	2000023c 	.word	0x2000023c

08001e64 <changeUserPin>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001e64:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <changeUserPin+0x2c>)
    EraseLocalFlashKeyValues_u32();

    return 0;
}

uint8_t changeUserPin(uint8_t* password, uint8_t* new_password){
 8001e66:	b570      	push	{r4, r5, r6, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001e68:	2400      	movs	r4, #0
    EraseLocalFlashKeyValues_u32();

    return 0;
}

uint8_t changeUserPin(uint8_t* password, uint8_t* new_password){
 8001e6a:	460d      	mov	r5, r1
 8001e6c:	4606      	mov	r6, r0

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001e6e:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001e70:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001e72:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001e74:	715c      	strb	r4, [r3, #5]
    InitSCTStruct (&tSCT);
    
    unsigned short cRet;
    unsigned char nReturnSize;

    CcidSelectOpenPGPApp ();
 8001e76:	f7ff fd6b 	bl	8001950 <CcidSelectOpenPGPApp>
    cRet = CcidChangePin (1,password, new_password);
 8001e7a:	4631      	mov	r1, r6
 8001e7c:	462a      	mov	r2, r5
 8001e7e:	2001      	movs	r0, #1
 8001e80:	f7ff fd9c 	bl	80019bc <CcidChangePin>
    {
        return -1;
    }

    return 0;
}
 8001e84:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001e88:	bf14      	ite	ne
 8001e8a:	20ff      	movne	r0, #255	; 0xff
 8001e8c:	4620      	moveq	r0, r4
 8001e8e:	bd70      	pop	{r4, r5, r6, pc}
 8001e90:	2000074c 	.word	0x2000074c

08001e94 <changeAdminPin>:

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001e94:	4b0a      	ldr	r3, [pc, #40]	; (8001ec0 <changeAdminPin+0x2c>)
    }

    return 0;
}

uint8_t changeAdminPin(uint8_t* password, uint8_t* new_password){
 8001e96:	b570      	push	{r4, r5, r6, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001e98:	2400      	movs	r4, #0
    }

    return 0;
}

uint8_t changeAdminPin(uint8_t* password, uint8_t* new_password){
 8001e9a:	460d      	mov	r5, r1
 8001e9c:	4606      	mov	r6, r0

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001e9e:	701c      	strb	r4, [r3, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001ea0:	711c      	strb	r4, [r3, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001ea2:	805c      	strh	r4, [r3, #2]
	tSCT->cTPDUSequence     = 0;
 8001ea4:	715c      	strb	r4, [r3, #5]
    InitSCTStruct (&tSCT);
    
    unsigned short cRet;
    unsigned char nReturnSize;

    CcidSelectOpenPGPApp ();
 8001ea6:	f7ff fd53 	bl	8001950 <CcidSelectOpenPGPApp>
    cRet = CcidChangePin (3,password, new_password);
 8001eaa:	4631      	mov	r1, r6
 8001eac:	462a      	mov	r2, r5
 8001eae:	2003      	movs	r0, #3
 8001eb0:	f7ff fd84 	bl	80019bc <CcidChangePin>
    {
        return -1;
    }

    return 0;
}
 8001eb4:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001eb8:	bf14      	ite	ne
 8001eba:	20ff      	movne	r0, #255	; 0xff
 8001ebc:	4620      	moveq	r0, r4
 8001ebe:	bd70      	pop	{r4, r5, r6, pc}
 8001ec0:	2000074c 	.word	0x2000074c

08001ec4 <getPasswordRetryCount>:

uint8_t getPasswordRetryCount(){
 8001ec4:	b530      	push	{r4, r5, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001ec6:	4d0b      	ldr	r5, [pc, #44]	; (8001ef4 <getPasswordRetryCount+0x30>)
 8001ec8:	2400      	movs	r4, #0
    }

    return 0;
}

uint8_t getPasswordRetryCount(){
 8001eca:	b083      	sub	sp, #12

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001ecc:	702c      	strb	r4, [r5, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001ece:	712c      	strb	r4, [r5, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001ed0:	806c      	strh	r4, [r5, #2]
	tSCT->cTPDUSequence     = 0;
 8001ed2:	716c      	strb	r4, [r5, #5]

	unsigned short cRet;
	unsigned char nReturnSize;


	CcidSelectOpenPGPApp ();
 8001ed4:	f7ff fd3c 	bl	8001950 <CcidSelectOpenPGPApp>
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 8001ed8:	4620      	mov	r0, r4
 8001eda:	21c4      	movs	r1, #196	; 0xc4
 8001edc:	f10d 0207 	add.w	r2, sp, #7
 8001ee0:	f7ff fd58 	bl	8001994 <CcidGetData>
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001ee4:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
	{
		return (0xFF);
	}

	return tSCT.cAPDU[6];
 8001ee8:	bf0c      	ite	eq
 8001eea:	7b68      	ldrbeq	r0, [r5, #13]

	CcidSelectOpenPGPApp ();
	cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 	if (APDU_ANSWER_COMMAND_CORRECT != cRet)
	{
		return (0xFF);
 8001eec:	20ff      	movne	r0, #255	; 0xff
	}

	return tSCT.cAPDU[6];
}
 8001eee:	b003      	add	sp, #12
 8001ef0:	bd30      	pop	{r4, r5, pc}
 8001ef2:	bf00      	nop
 8001ef4:	2000074c 	.word	0x2000074c

08001ef8 <getUserPasswordRetryCount>:

uint8_t getUserPasswordRetryCount(){
 8001ef8:	b530      	push	{r4, r5, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001efa:	4d0b      	ldr	r5, [pc, #44]	; (8001f28 <getUserPasswordRetryCount+0x30>)
 8001efc:	2400      	movs	r4, #0
	}

	return tSCT.cAPDU[6];
}

uint8_t getUserPasswordRetryCount(){
 8001efe:	b083      	sub	sp, #12

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001f00:	702c      	strb	r4, [r5, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001f02:	712c      	strb	r4, [r5, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001f04:	806c      	strh	r4, [r5, #2]
	tSCT->cTPDUSequence     = 0;
 8001f06:	716c      	strb	r4, [r5, #5]

        unsigned short cRet;
        unsigned char nReturnSize;


        CcidSelectOpenPGPApp ();
 8001f08:	f7ff fd22 	bl	8001950 <CcidSelectOpenPGPApp>
        cRet = CcidGetData (0x00,0xC4,&nReturnSize);
 8001f0c:	4620      	mov	r0, r4
 8001f0e:	21c4      	movs	r1, #196	; 0xc4
 8001f10:	f10d 0207 	add.w	r2, sp, #7
 8001f14:	f7ff fd3e 	bl	8001994 <CcidGetData>
        if (APDU_ANSWER_COMMAND_CORRECT != cRet)
 8001f18:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
        {
                return (0xFF);
        }

        return tSCT.cAPDU[4];
 8001f1c:	bf0c      	ite	eq
 8001f1e:	7ae8      	ldrbeq	r0, [r5, #11]

        CcidSelectOpenPGPApp ();
        cRet = CcidGetData (0x00,0xC4,&nReturnSize);
        if (APDU_ANSWER_COMMAND_CORRECT != cRet)
        {
                return (0xFF);
 8001f20:	20ff      	movne	r0, #255	; 0xff
        }

        return tSCT.cAPDU[4];
}
 8001f22:	b003      	add	sp, #12
 8001f24:	bd30      	pop	{r4, r5, pc}
 8001f26:	bf00      	nop
 8001f28:	2000074c 	.word	0x2000074c

08001f2c <isAesSupported>:

uint8_t isAesSupported (void) {
 8001f2c:	b5f0      	push	{r4, r5, r6, r7, lr}

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001f2e:	4c1b      	ldr	r4, [pc, #108]	; (8001f9c <isAesSupported+0x70>)
	tSCT.cAPDU[CCID_INS] = 0x2A;
	tSCT.cAPDU[CCID_P1]  = 0x80;
	tSCT.cAPDU[CCID_P2]  = 0x86;
	tSCT.cAPDU[CCID_LC]  = 17;

    char test_data[17] = {0x02, // Use AES to DECIPHER
 8001f30:	4f1b      	ldr	r7, [pc, #108]	; (8001fa0 <isAesSupported+0x74>)

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001f32:	2500      	movs	r5, #0
        }

        return tSCT.cAPDU[4];
}

uint8_t isAesSupported (void) {
 8001f34:	b087      	sub	sp, #28

*******************************************************************************/

void InitSCTStruct (typeSmartcardTransfer *tSCT)
{
	tSCT->cAPDULength       = 0;
 8001f36:	7025      	strb	r5, [r4, #0]
	tSCT->cAPDUAnswerLength = 0;
 8001f38:	7125      	strb	r5, [r4, #4]
	tSCT->cAPDUAnswerStatus = 0;
 8001f3a:	8065      	strh	r5, [r4, #2]
	tSCT->cTPDUSequence     = 0;
 8001f3c:	7165      	strb	r5, [r4, #5]
}

uint8_t isAesSupported (void) {
    InitSCTStruct (&tSCT);

    CcidSelectOpenPGPApp();
 8001f3e:	f7ff fd07 	bl	8001950 <CcidSelectOpenPGPApp>
	tSCT.cAPDU[CCID_INS] = 0x2A;
	tSCT.cAPDU[CCID_P1]  = 0x80;
	tSCT.cAPDU[CCID_P2]  = 0x86;
	tSCT.cAPDU[CCID_LC]  = 17;

    char test_data[17] = {0x02, // Use AES to DECIPHER
 8001f42:	6838      	ldr	r0, [r7, #0]
 8001f44:	6879      	ldr	r1, [r7, #4]
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	ae01      	add	r6, sp, #4
 8001f4c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001f4e:	7c3f      	ldrb	r7, [r7, #16]
    CcidSelectOpenPGPApp();

 	unsigned short cRet;

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x2A;
 8001f50:	202a      	movs	r0, #42	; 0x2a
	tSCT.cAPDU[CCID_P1]  = 0x80;
	tSCT.cAPDU[CCID_P2]  = 0x86;
	tSCT.cAPDU[CCID_LC]  = 17;

    char test_data[17] = {0x02, // Use AES to DECIPHER
 8001f52:	7037      	strb	r7, [r6, #0]

 	unsigned short cRet;

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x2A;
	tSCT.cAPDU[CCID_P1]  = 0x80;
 8001f54:	2180      	movs	r1, #128	; 0x80
	tSCT.cAPDU[CCID_P2]  = 0x86;
 8001f56:	2286      	movs	r2, #134	; 0x86
	tSCT.cAPDU[CCID_LC]  = 17;
 8001f58:	2311      	movs	r3, #17

    char test_data[17] = {0x02, // Use AES to DECIPHER
        0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 
        0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F};
	memcpy (( char*) &tSCT.cAPDU[CCID_DATA], test_data, 17);
 8001f5a:	af01      	add	r7, sp, #4
 8001f5c:	f104 060c 	add.w	r6, r4, #12
    CcidSelectOpenPGPApp();

 	unsigned short cRet;

	tSCT.cAPDU[CCID_CLA] = 0x00;
	tSCT.cAPDU[CCID_INS] = 0x2A;
 8001f60:	7220      	strb	r0, [r4, #8]
	tSCT.cAPDU[CCID_P1]  = 0x80;
 8001f62:	7261      	strb	r1, [r4, #9]
	tSCT.cAPDU[CCID_P2]  = 0x86;
 8001f64:	72a2      	strb	r2, [r4, #10]
	tSCT.cAPDU[CCID_LC]  = 17;
 8001f66:	72e3      	strb	r3, [r4, #11]

    CcidSelectOpenPGPApp();

 	unsigned short cRet;

	tSCT.cAPDU[CCID_CLA] = 0x00;
 8001f68:	71e5      	strb	r5, [r4, #7]
	tSCT.cAPDU[CCID_LC]  = 17;

    char test_data[17] = {0x02, // Use AES to DECIPHER
        0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 
        0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F};
	memcpy (( char*) &tSCT.cAPDU[CCID_DATA], test_data, 17);
 8001f6a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    tSCT.cAPDU[CCID_DATA+16] = 0;
    tSCT.cAPDU[CCID_DATA+17] = 0;
    tSCT.cAPDU[CCID_DATA+18] = 0;

    tSCT.cAPDULength = 5 + 17;
 8001f6c:	f04f 0e16 	mov.w	lr, #22
	tSCT.cAPDU[CCID_LC]  = 17;

    char test_data[17] = {0x02, // Use AES to DECIPHER
        0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 
        0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F};
	memcpy (( char*) &tSCT.cAPDU[CCID_DATA], test_data, 17);
 8001f70:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    tSCT.cAPDU[CCID_DATA+16] = 0;
    tSCT.cAPDU[CCID_DATA+17] = 0;
    tSCT.cAPDU[CCID_DATA+18] = 0;

    tSCT.cAPDULength = 5 + 17;
	cRet = SendAPDU (&tSCT);
 8001f72:	4620      	mov	r0, r4
	memcpy (( char*) &tSCT.cAPDU[CCID_DATA], test_data, 17);
    tSCT.cAPDU[CCID_DATA+16] = 0;
    tSCT.cAPDU[CCID_DATA+17] = 0;
    tSCT.cAPDU[CCID_DATA+18] = 0;

    tSCT.cAPDULength = 5 + 17;
 8001f74:	f884 e000 	strb.w	lr, [r4]

    char test_data[17] = {0x02, // Use AES to DECIPHER
        0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 
        0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F};
	memcpy (( char*) &tSCT.cAPDU[CCID_DATA], test_data, 17);
    tSCT.cAPDU[CCID_DATA+16] = 0;
 8001f78:	7725      	strb	r5, [r4, #28]
    tSCT.cAPDU[CCID_DATA+17] = 0;
 8001f7a:	7765      	strb	r5, [r4, #29]
    tSCT.cAPDU[CCID_DATA+18] = 0;
 8001f7c:	77a5      	strb	r5, [r4, #30]

    tSCT.cAPDULength = 5 + 17;
	cRet = SendAPDU (&tSCT);
 8001f7e:	f7ff fc87 	bl	8001890 <SendAPDU>
    *   AES module doen't exist
    *
    */

    // Determine if AES module exists
    if ( (APDU_ANSWER_COMMAND_CORRECT == cRet) || (APDU_ANSWER_REF_DATA_NOT_FOUND == cRet))
 8001f82:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001f86:	d006      	beq.n	8001f96 <isAesSupported+0x6a>
 8001f88:	f646 2388 	movw	r3, #27272	; 0x6a88
        return TRUE;
 8001f8c:	1ac3      	subs	r3, r0, r3
 8001f8e:	4258      	negs	r0, r3
 8001f90:	4158      	adcs	r0, r3
    else
        return FALSE;
}
 8001f92:	b007      	add	sp, #28
 8001f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    *
    */

    // Determine if AES module exists
    if ( (APDU_ANSWER_COMMAND_CORRECT == cRet) || (APDU_ANSWER_REF_DATA_NOT_FOUND == cRet))
        return TRUE;
 8001f96:	2001      	movs	r0, #1
    else
        return FALSE;
}
 8001f98:	b007      	add	sp, #28
 8001f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f9c:	2000074c 	.word	0x2000074c
 8001fa0:	0800cd30 	.word	0x0800cd30

08001fa4 <sendAESMasterKey>:

uint8_t sendAESMasterKey (int nLen, unsigned char *pcMasterKey)
{
 8001fa4:	b508      	push	{r3, lr}

  ////CI_LocalPrintf ("Put AES master key     : ");
  //HexPrint (nLen,pcMasterKey);
  ////CI_LocalPrintf ("\r\n");

  nRet = CcidPutAesKey (nLen, pcMasterKey);
 8001fa6:	b2c0      	uxtb	r0, r0
 8001fa8:	f7ff fdb4 	bl	8001b14 <CcidPutAesKey>
  if (FALSE == nRet)
 8001fac:	b128      	cbz	r0, 8001fba <sendAESMasterKey+0x16>
    ////CI_LocalPrintf ("fail\n\r");
    return (FALSE);
  }

  ////CI_LocalPrintf ("OK \n\r");
  if (APDU_ANSWER_COMMAND_CORRECT == nRet)
 8001fae:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 8001fb2:	d001      	beq.n	8001fb8 <sendAESMasterKey+0x14>
      return (TRUE);
  else
      return nRet; //(FALSE);
 8001fb4:	b2c0      	uxtb	r0, r0
 8001fb6:	bd08      	pop	{r3, pc}
    return (FALSE);
  }

  ////CI_LocalPrintf ("OK \n\r");
  if (APDU_ANSWER_COMMAND_CORRECT == nRet)
      return (TRUE);
 8001fb8:	2001      	movs	r0, #1
  else
      return nRet; //(FALSE);
}
 8001fba:	bd08      	pop	{r3, pc}

08001fbc <testScAesKey>:

uint8_t testScAesKey (int nLen, unsigned char *pcKey)
{
 8001fbc:	b530      	push	{r4, r5, lr}

    //CI_LocalPrintf ("Encrypted AES key  : ");
    // HexPrint (nLen,pcKey);
    //CI_LocalPrintf ("\r\n");

    if (32 < nLen)
 8001fbe:	2820      	cmp	r0, #32
  else
      return nRet; //(FALSE);
}

uint8_t testScAesKey (int nLen, unsigned char *pcKey)
{
 8001fc0:	b089      	sub	sp, #36	; 0x24
 8001fc2:	4604      	mov	r4, r0
 8001fc4:	460d      	mov	r5, r1

    //CI_LocalPrintf ("Encrypted AES key  : ");
    // HexPrint (nLen,pcKey);
    //CI_LocalPrintf ("\r\n");

    if (32 < nLen)
 8001fc6:	dd02      	ble.n	8001fce <testScAesKey+0x12>
 8001fc8:	2000      	movs	r0, #0
    }

    memcpy (pcKey,acBufferOut,nLen);
    return (TRUE);
*/
}
 8001fca:	b009      	add	sp, #36	; 0x24
 8001fcc:	bd30      	pop	{r4, r5, pc}
    {
        //CI_LocalPrintf ("len fail\n\r");
        return (FALSE);
    }

    memset (acBufferOut, 0, nLen);
 8001fce:	4622      	mov	r2, r4
 8001fd0:	4668      	mov	r0, sp
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	f00a fd20 	bl	800ca18 <memset>

    nRet = CcidAesDec ( nLen, pcKey, nLen, acBufferOut);
 8001fd8:	4620      	mov	r0, r4
 8001fda:	4629      	mov	r1, r5
 8001fdc:	4622      	mov	r2, r4
 8001fde:	466b      	mov	r3, sp
 8001fe0:	f7ff fdc6 	bl	8001b70 <CcidAesDec>
    }

    memcpy (pcKey,acBufferOut,nLen);
    return (TRUE);
*/
}
 8001fe4:	b009      	add	sp, #36	; 0x24
 8001fe6:	bd30      	pop	{r4, r5, pc}

08001fe8 <testSendUserPW2>:

uint8_t testSendUserPW2 (unsigned char *pcPW)
{
 8001fe8:	b508      	push	{r3, lr}
 8001fea:	4601      	mov	r1, r0
    int n;

    n = strlen ((char *)pcPW);

    //CI_LocalPrintf ("Send user password  : ");
    nRet = CcidVerifyPin (2, pcPW);
 8001fec:	2002      	movs	r0, #2
 8001fee:	f7ff fd17 	bl	8001a20 <CcidVerifyPin>
        return (TRUE);
    }
    //CI_LocalPrintf ("OK \n\r");

    return (FALSE);
}
 8001ff2:	f5b0 4310 	subs.w	r3, r0, #36864	; 0x9000
 8001ff6:	4258      	negs	r0, r3
 8001ff8:	4158      	adcs	r0, r3
 8001ffa:	bd08      	pop	{r3, pc}

08001ffc <USART_ByteReceive>:
*                         - ERROR: time out was elapsed and no further data is 
*                                  received
*******************************************************************************/

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
 8001ffc:	b570      	push	{r4, r5, r6, lr}
 8001ffe:	4606      	mov	r6, r0
 8002000:	460d      	mov	r5, r1
  u32 Counter = 0;
 8002002:	2400      	movs	r4, #0

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 8002004:	e002      	b.n	800200c <USART_ByteReceive+0x10>
 8002006:	42ac      	cmp	r4, r5
 8002008:	d00f      	beq.n	800202a <USART_ByteReceive+0x2e>
  {
    Counter++;
 800200a:	3401      	adds	r4, #1

static ErrorStatus USART_ByteReceive(u8 *Data, u32 TimeOut)
{
  u32 Counter = 0;

  while((USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) && (Counter != TimeOut))
 800200c:	4808      	ldr	r0, [pc, #32]	; (8002030 <USART_ByteReceive+0x34>)
 800200e:	2120      	movs	r1, #32
 8002010:	f005 f964 	bl	80072dc <USART_GetFlagStatus>
 8002014:	2800      	cmp	r0, #0
 8002016:	d0f6      	beq.n	8002006 <USART_ByteReceive+0xa>
  {
    Counter++;
  }
 
  if(Counter != TimeOut)
 8002018:	42ac      	cmp	r4, r5
 800201a:	d006      	beq.n	800202a <USART_ByteReceive+0x2e>
  {
    *Data = (u8)USART_ReceiveData(USART1);
 800201c:	4804      	ldr	r0, [pc, #16]	; (8002030 <USART_ByteReceive+0x34>)
 800201e:	f005 f8fb 	bl	8007218 <USART_ReceiveData>
 8002022:	2301      	movs	r3, #1
 8002024:	7030      	strb	r0, [r6, #0]
  }
  else 
  {
    return ERROR;
  }
}
 8002026:	4618      	mov	r0, r3
 8002028:	bd70      	pop	{r4, r5, r6, pc}
    *Data = (u8)USART_ReceiveData(USART1);
    return SUCCESS;    
  }
  else 
  {
    return ERROR;
 800202a:	2300      	movs	r3, #0
  }
}
 800202c:	4618      	mov	r0, r3
 800202e:	bd70      	pop	{r4, r5, r6, pc}
 8002030:	40013800 	.word	0x40013800

08002034 <SendDatabyte>:
	SendDatabyte 

*******************************************************************************/

static s16 SendDatabyte (vu8 uData)
{
 8002034:	b510      	push	{r4, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	f88d 0007 	strb.w	r0, [sp, #7]
	s32 uRec;
  u32 Counter = 0;


  USART_SendData(USART1, uData);
 800203c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8002040:	4816      	ldr	r0, [pc, #88]	; (800209c <SendDatabyte+0x68>)
 8002042:	f005 f8e5 	bl	8007210 <USART_SendData>

  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8002046:	f242 7411 	movw	r4, #10001	; 0x2711
 800204a:	e001      	b.n	8002050 <SendDatabyte+0x1c>
  {
		Counter++;
		if (10000L < Counter)
 800204c:	3c01      	subs	r4, #1
 800204e:	d01f      	beq.n	8002090 <SendDatabyte+0x5c>
  u32 Counter = 0;


  USART_SendData(USART1, uData);

  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8002050:	4812      	ldr	r0, [pc, #72]	; (800209c <SendDatabyte+0x68>)
 8002052:	2140      	movs	r1, #64	; 0x40
 8002054:	f005 f942 	bl	80072dc <USART_GetFlagStatus>
 8002058:	2800      	cmp	r0, #0
 800205a:	d0f7      	beq.n	800204c <SendDatabyte+0x18>

static s16 CheckForRecByte (void)
{
  u8 locData;

	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
 800205c:	f10d 000f 	add.w	r0, sp, #15
 8002060:	2101      	movs	r1, #1
 8002062:	f7ff ffcb 	bl	8001ffc <USART_ByteReceive>
 8002066:	2801      	cmp	r0, #1
 8002068:	d006      	beq.n	8002078 <SendDatabyte+0x44>
		}
  }
	  
	uRec = CheckForRecByte();

	if (uRec != uData)
 800206a:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
	{
		return ((s16)locData);
	}

	return (-1);
 800206e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002072:	b200      	sxth	r0, r0
	{
		return (uRec);
	}

	return (-1);
}
 8002074:	b004      	add	sp, #16
 8002076:	bd10      	pop	{r4, pc}
{
  u8 locData;

	if((USART_ByteReceive(&locData, 1)) == SUCCESS)
	{
		return ((s16)locData);
 8002078:	f89d 000f 	ldrb.w	r0, [sp, #15]
		}
  }
	  
	uRec = CheckForRecByte();

	if (uRec != uData)
 800207c:	f89d 2007 	ldrb.w	r2, [sp, #7]
	{
		return (uRec);
	}

	return (-1);
 8002080:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002084:	4282      	cmp	r2, r0
 8002086:	bf08      	it	eq
 8002088:	4618      	moveq	r0, r3
 800208a:	b200      	sxth	r0, r0
}
 800208c:	b004      	add	sp, #16
 800208e:	bd10      	pop	{r4, pc}
  {
		Counter++;
		if (10000L < Counter)
		{
			Counter++;
			return (-2);
 8002090:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8002094:	b200      	sxth	r0, r0
	{
		return (uRec);
	}

	return (-1);
}
 8002096:	b004      	add	sp, #16
 8002098:	bd10      	pop	{r4, pc}
 800209a:	bf00      	nop
 800209c:	40013800 	.word	0x40013800

080020a0 <SC_PowerCmd.part.2>:
* Input          : NewState: new state of the Smartcard power supply. 
*                  This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PowerCmd(FunctionalState NewState)			 
 80020a0:	b510      	push	{r4, lr}
{
  if(NewState != DISABLE)
  {
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 80020a2:	4c07      	ldr	r4, [pc, #28]	; (80020c0 <SC_PowerCmd.part.2+0x20>)
 80020a4:	2110      	movs	r1, #16
 80020a6:	4620      	mov	r0, r4
 80020a8:	f003 f91e 	bl	80052e8 <GPIO_SetBits>
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 80020ac:	4620      	mov	r0, r4
 80020ae:	2120      	movs	r1, #32
 80020b0:	f003 f91a 	bl	80052e8 <GPIO_SetBits>
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
  } 
}
 80020b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
  if(NewState != DISABLE)
  {
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
  	USART_SmartCardCmd(USART1, ENABLE);
 80020b8:	4802      	ldr	r0, [pc, #8]	; (80020c4 <SC_PowerCmd.part.2+0x24>)
 80020ba:	2101      	movs	r1, #1
 80020bc:	f005 b8ca 	b.w	8007254 <USART_SmartCardCmd>
 80020c0:	40010c00 	.word	0x40010c00
 80020c4:	40013800 	.word	0x40013800

080020c8 <GPIO_Configuration_Smartcard>:
* Output         : None.
* Return         : None.
*******************************************************************************/

void GPIO_Configuration_Smartcard (void)
{
 80020c8:	b510      	push	{r4, lr}
 80020ca:	b082      	sub	sp, #8
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80020cc:	2210      	movs	r2, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80020ce:	2303      	movs	r3, #3

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 80020d0:	2430      	movs	r4, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 80020d2:	4806      	ldr	r0, [pc, #24]	; (80020ec <GPIO_Configuration_Smartcard+0x24>)
 80020d4:	a901      	add	r1, sp, #4

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 80020d6:	f8ad 4004 	strh.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80020da:	f88d 2007 	strb.w	r2, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80020de:	f88d 3006 	strb.w	r3, [sp, #6]
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 80020e2:	f003 f883 	bl	80051ec <GPIO_Init>

}
 80020e6:	b002      	add	sp, #8
 80020e8:	bd10      	pop	{r4, pc}
 80020ea:	bf00      	nop
 80020ec:	40010c00 	.word	0x40010c00

080020f0 <SmartcardOn>:
	SmartcardOn

*******************************************************************************/

void SmartcardOn (void)
{
 80020f0:	b510      	push	{r4, lr}
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 80020f2:	4c05      	ldr	r4, [pc, #20]	; (8002108 <SmartcardOn+0x18>)
 80020f4:	2110      	movs	r1, #16
 80020f6:	4620      	mov	r0, r4
 80020f8:	f003 f8f6 	bl	80052e8 <GPIO_SetBits>
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 80020fc:	4620      	mov	r0, r4
 80020fe:	2120      	movs	r1, #32
}
 8002100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
*******************************************************************************/

void SmartcardOn (void)
{
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8002104:	f003 b8f0 	b.w	80052e8 <GPIO_SetBits>
 8002108:	40010c00 	.word	0x40010c00

0800210c <SmartcardOff>:
	SmartcardOff

*******************************************************************************/

void SmartcardOff (void)
{
 800210c:	b510      	push	{r4, lr}
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
 800210e:	4c05      	ldr	r4, [pc, #20]	; (8002124 <SmartcardOff+0x18>)
 8002110:	2110      	movs	r1, #16
 8002112:	4620      	mov	r0, r4
 8002114:	f003 f8ea 	bl	80052ec <GPIO_ResetBits>
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8002118:	4620      	mov	r0, r4
 800211a:	2120      	movs	r1, #32
}
 800211c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
*******************************************************************************/

void SmartcardOff (void)
{
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);
  GPIO_ResetBits (SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
 8002120:	f003 b8e4 	b.w	80052ec <GPIO_ResetBits>
 8002124:	40010c00 	.word	0x40010c00

08002128 <Delay>:
* Input          : nCount: specifies the delay time length (time base 10 ms).
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nCount)
{
 8002128:	b510      	push	{r4, lr}
  TimingDelay = nCount;
 800212a:	4c05      	ldr	r4, [pc, #20]	; (8002140 <Delay+0x18>)
 800212c:	6020      	str	r0, [r4, #0]

  /* Enable the SysTick Counter */
  //SysTick_CounterCmd(SysTick_Counter_Enable);
  
  while(TimingDelay != 0)
 800212e:	6823      	ldr	r3, [r4, #0]
 8002130:	b123      	cbz	r3, 800213c <Delay+0x14>
  {
	
																		CCID_CheckUsbCommunication();					
 8002132:	f7fe fd43 	bl	8000bbc <CCID_CheckUsbCommunication>
  TimingDelay = nCount;

  /* Enable the SysTick Counter */
  //SysTick_CounterCmd(SysTick_Counter_Enable);
  
  while(TimingDelay != 0)
 8002136:	6823      	ldr	r3, [r4, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d1fa      	bne.n	8002132 <Delay+0xa>
 800213c:	bd10      	pop	{r4, pc}
 800213e:	bf00      	nop
 8002140:	200009b4 	.word	0x200009b4

08002144 <Delay_noUSBCheck>:
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
  TimingDelay = nCount;
 8002144:	4a02      	ldr	r2, [pc, #8]	; (8002150 <Delay_noUSBCheck+0xc>)
 8002146:	6010      	str	r0, [r2, #0]

  /* Enable the SysTick Counter */
  //SysTick_CounterCmd(SysTick_Counter_Enable);
  
  while(TimingDelay != 0)
 8002148:	6813      	ldr	r3, [r2, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1fc      	bne.n	8002148 <Delay_noUSBCheck+0x4>
  /* Disable the SysTick Counter */
  //SysTick_CounterCmd(SysTick_Counter_Disable);

  /* Clear the SysTick Counter */
  //SysTick_CounterCmd(SysTick_Counter_Clear);
}
 800214e:	4770      	bx	lr
 8002150:	200009b4 	.word	0x200009b4

08002154 <SC_PowerCmd>:
*                  This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PowerCmd(FunctionalState NewState)			 
{
 8002154:	b508      	push	{r3, lr}
  if(NewState != DISABLE)
 8002156:	b968      	cbnz	r0, 8002174 <SC_PowerCmd+0x20>
  	GPIO_SetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);
  	USART_SmartCardCmd(USART1, ENABLE);
  }
  else
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
 8002158:	4601      	mov	r1, r0
 800215a:	4808      	ldr	r0, [pc, #32]	; (800217c <SC_PowerCmd+0x28>)
 800215c:	f005 f87a 	bl	8007254 <USART_SmartCardCmd>
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
 8002160:	4807      	ldr	r0, [pc, #28]	; (8002180 <SC_PowerCmd+0x2c>)
 8002162:	2110      	movs	r1, #16
 8002164:	f003 f8c2 	bl	80052ec <GPIO_ResetBits>
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
  } 
}
 8002168:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  }
  else
  {
  	USART_SmartCardCmd(USART1, DISABLE);													 // card is always on
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_1);   
  	GPIO_ResetBits(SMARTCARD_POWER_PORT, SMARTCARD_POWER_PIN_2);   
 800216c:	4804      	ldr	r0, [pc, #16]	; (8002180 <SC_PowerCmd+0x2c>)
 800216e:	2120      	movs	r1, #32
 8002170:	f003 b8bc 	b.w	80052ec <GPIO_ResetBits>
  } 
}
 8002174:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002178:	e792      	b.n	80020a0 <SC_PowerCmd.part.2>
 800217a:	bf00      	nop
 800217c:	40013800 	.word	0x40013800
 8002180:	40010c00 	.word	0x40010c00

08002184 <SC_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
static void SC_DeInit(void)
{
 8002184:	b508      	push	{r3, lr}
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8002186:	2108      	movs	r1, #8
 8002188:	2200      	movs	r2, #0
 800218a:	480a      	ldr	r0, [pc, #40]	; (80021b4 <SC_DeInit+0x30>)
 800218c:	f003 f8b0 	bl	80052f0 <GPIO_WriteBit>
static void SC_DeInit(void)
{
  SC_Reset(Bit_RESET);

  /* Disable CMDVCC */
  SC_PowerCmd(DISABLE);
 8002190:	2000      	movs	r0, #0
 8002192:	f7ff ffdf 	bl	8002154 <SC_PowerCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};

  /* Deinitializes the USART1 */
  USART_DeInit(USART1);
 8002196:	4808      	ldr	r0, [pc, #32]	; (80021b8 <SC_DeInit+0x34>)
 8002198:	f004 ff02 	bl	8006fa0 <USART_DeInit>

  /* Deinitializes the GPIO_RESET */
//  GPIO_DeInit(GPIO_RESET);

  /* Disable GPIO_3_5V, GPIO_RESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_RESET , DISABLE);
 800219c:	2008      	movs	r0, #8
 800219e:	2100      	movs	r1, #0
 80021a0:	f003 fce8 	bl	8005b74 <RCC_APB2PeriphClockCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};

}
 80021a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  /* Disable GPIO_3_5V, GPIO_RESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_RESET , DISABLE);
                         
  /* Disable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, DISABLE);
 80021a8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80021ac:	2100      	movs	r1, #0
 80021ae:	f003 bce1 	b.w	8005b74 <RCC_APB2PeriphClockCmd>
 80021b2:	bf00      	nop
 80021b4:	40010c00 	.word	0x40010c00
 80021b8:	40013800 	.word	0x40013800

080021bc <SC_Reset>:
*                       - Bit_SET: to set the port pin.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
 80021bc:	4602      	mov	r2, r0
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 80021be:	2108      	movs	r1, #8
 80021c0:	4801      	ldr	r0, [pc, #4]	; (80021c8 <SC_Reset+0xc>)
 80021c2:	f003 b895 	b.w	80052f0 <GPIO_WriteBit>
 80021c6:	bf00      	nop
 80021c8:	40010c00 	.word	0x40010c00

080021cc <SC_ParityErrorHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_ParityErrorHandler(void)
{
 80021cc:	b508      	push	{r3, lr}
  USART_SendData(USART1, SCData);
 80021ce:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <SC_ParityErrorHandler+0x1c>)
 80021d0:	4806      	ldr	r0, [pc, #24]	; (80021ec <SC_ParityErrorHandler+0x20>)
 80021d2:	7819      	ldrb	r1, [r3, #0]
 80021d4:	f005 f81c 	bl	8007210 <USART_SendData>
  while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 80021d8:	4804      	ldr	r0, [pc, #16]	; (80021ec <SC_ParityErrorHandler+0x20>)
 80021da:	2140      	movs	r1, #64	; 0x40
 80021dc:	f005 f87e 	bl	80072dc <USART_GetFlagStatus>
 80021e0:	2800      	cmp	r0, #0
 80021e2:	d0f9      	beq.n	80021d8 <SC_ParityErrorHandler+0xc>
  {
  } 
}
 80021e4:	bd08      	pop	{r3, pc}
 80021e6:	bf00      	nop
 80021e8:	20000958 	.word	0x20000958
 80021ec:	40013800 	.word	0x40013800

080021f0 <SC_SetHwParams>:


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 80021f0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 80021f2:	4c1d      	ldr	r4, [pc, #116]	; (8002268 <SC_SetHwParams+0x78>)
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 80021f4:	b08b      	sub	sp, #44	; 0x2c
 80021f6:	4605      	mov	r5, r0
  u32 workingbaudrate = 0;
	u32 apbclock        = 0;
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80021f8:	a805      	add	r0, sp, #20
  } 
}


void SC_SetHwParams	(u8 cBaudrateIndex,u8 cConversion,u8 Guardtime,u8 Waitingtime)
{
 80021fa:	4616      	mov	r6, r2
  u32 workingbaudrate = 0;
	u32 apbclock        = 0;
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80021fc:	f003 fc5e 	bl	8005abc <RCC_GetClocksFreq>

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002200:	f8b4 e018 	ldrh.w	lr, [r4, #24]

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8002204:	4b19      	ldr	r3, [pc, #100]	; (800226c <SC_SetHwParams+0x7c>)
  USART_InitTypeDef USART_InitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
 8002206:	9808      	ldr	r0, [sp, #32]
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8002208:	f005 020f 	and.w	r2, r5, #15

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 800220c:	fa5f fe8e 	uxtb.w	lr, lr

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 8002210:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002214:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8002218:	fbb0 f0fe 	udiv	r0, r0, lr

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
 800221c:	fb02 fe00 	mul.w	lr, r2, r0
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];
 8002220:	092d      	lsrs	r5, r5, #4
 8002222:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8002226:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002228:	220c      	movs	r2, #12

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];
 800222a:	fbbe fef3 	udiv	lr, lr, r3
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 800222e:	4620      	mov	r0, r4
  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
 8002230:	2300      	movs	r3, #0
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 8002232:	a901      	add	r1, sp, #4

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8002234:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002238:	f44f 6580 	mov.w	r5, #1024	; 0x400
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
 800223c:	f8cd e004 	str.w	lr, [sp, #4]
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
 8002240:	f8ad 300a 	strh.w	r3, [sp, #10]
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002244:	f8ad 3010 	strh.w	r3, [sp, #16]

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002248:	f8ad 200e 	strh.w	r2, [sp, #14]

  workingbaudrate  = apbclock * D_Table[( cBaudrateIndex       & (u8)0x0F)];
  workingbaudrate /=            F_Table[((cBaudrateIndex >> 4) & (u8)0x0F)];

  USART_InitStructure.USART_BaudRate            = workingbaudrate;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 800224c:	f8ad 7008 	strh.w	r7, [sp, #8]
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;		
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002250:	f8ad 500c 	strh.w	r5, [sp, #12]
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure);
 8002254:	f004 fefa 	bl	800704c <USART_Init>

  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 12 + Guardtime);	
 8002258:	f106 010c 	add.w	r1, r6, #12
 800225c:	b2c9      	uxtb	r1, r1
 800225e:	4620      	mov	r0, r4
 8002260:	f004 ffe4 	bl	800722c <USART_SetGuardTime>


}
 8002264:	b00b      	add	sp, #44	; 0x2c
 8002266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002268:	40013800 	.word	0x40013800
 800226c:	0800cd44 	.word	0x0800cd44

08002270 <SC_PTSConfig>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PTSConfig(void)
{
 8002270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002274:	4e89      	ldr	r6, [pc, #548]	; (800249c <SC_PTSConfig+0x22c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_PTSConfig(void)
{
 8002276:	b08c      	sub	sp, #48	; 0x30
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 8002278:	2300      	movs	r3, #0
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800227a:	a807      	add	r0, sp, #28
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 800227c:	f88d 3003 	strb.w	r3, [sp, #3]
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 8002280:	4c87      	ldr	r4, [pc, #540]	; (80024a0 <SC_PTSConfig+0x230>)
  u8 locData = 0, PTSConfirmStatus = 1;
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002282:	f003 fc1b 	bl	8005abc <RCC_GetClocksFreq>

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 8002286:	8b33      	ldrh	r3, [r6, #24]
  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation 
	   in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
 8002288:	2201      	movs	r2, #1
 800228a:	4630      	mov	r0, r6
 800228c:	2140      	movs	r1, #64	; 0x40

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 800228e:	fa1f f883 	uxth.w	r8, r3
  USART_ClockInitTypeDef USART_ClockInitStructure;

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
 8002292:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation 
	   in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
 8002294:	f004 ff72 	bl	800717c <USART_DMACmd>
  
//SC_A2R.T0 = 0x11;	  // for slow serial testing
//SC_A2R.T[0] = 0x11;
  
  if((SC_A2R.T0 & (u8)0x10) == 0x10)
 8002298:	78a2      	ldrb	r2, [r4, #2]
 800229a:	06d3      	lsls	r3, r2, #27
 800229c:	f140 8083 	bpl.w	80023a6 <SC_PTSConfig+0x136>
  {
    if(SC_A2R.T[0] != 0x11)
 80022a0:	78e2      	ldrb	r2, [r4, #3]
 80022a2:	2a11      	cmp	r2, #17
 80022a4:	d07f      	beq.n	80023a6 <SC_PTSConfig+0x136>
    {
/* Send PTSS */
      SCData = 0xFF;
 80022a6:	4d7f      	ldr	r5, [pc, #508]	; (80024a4 <SC_PTSConfig+0x234>)
 80022a8:	23ff      	movs	r3, #255	; 0xff
 80022aa:	702b      	strb	r3, [r5, #0]
      USART_SendData(USART1, SCData);
 80022ac:	7829      	ldrb	r1, [r5, #0]
 80022ae:	4630      	mov	r0, r6
 80022b0:	f004 ffae 	bl	8007210 <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 80022b4:	4879      	ldr	r0, [pc, #484]	; (800249c <SC_PTSConfig+0x22c>)
 80022b6:	2140      	movs	r1, #64	; 0x40
 80022b8:	f005 f810 	bl	80072dc <USART_GetFlagStatus>
 80022bc:	2800      	cmp	r0, #0
 80022be:	d0f9      	beq.n	80022b4 <SC_PTSConfig+0x44>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80022c0:	f10d 0003 	add.w	r0, sp, #3
 80022c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022c8:	f7ff fe98 	bl	8001ffc <USART_ByteReceive>
 80022cc:	2801      	cmp	r0, #1
 80022ce:	d06d      	beq.n	80023ac <SC_PTSConfig+0x13c>
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 80022d0:	2601      	movs	r6, #1
           PTSConfirmStatus = 0x40;
        }
      }

/* Send PTS0 */
      SCData = 0x11;
 80022d2:	2311      	movs	r3, #17
 80022d4:	702b      	strb	r3, [r5, #0]
      USART_SendData(USART1, SCData);
 80022d6:	7829      	ldrb	r1, [r5, #0]
 80022d8:	4870      	ldr	r0, [pc, #448]	; (800249c <SC_PTSConfig+0x22c>)
 80022da:	f004 ff99 	bl	8007210 <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 80022de:	486f      	ldr	r0, [pc, #444]	; (800249c <SC_PTSConfig+0x22c>)
 80022e0:	2140      	movs	r1, #64	; 0x40
 80022e2:	f004 fffb 	bl	80072dc <USART_GetFlagStatus>
 80022e6:	2800      	cmp	r0, #0
 80022e8:	d0f9      	beq.n	80022de <SC_PTSConfig+0x6e>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 80022ea:	f10d 0003 	add.w	r0, sp, #3
 80022ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022f2:	f7ff fe83 	bl	8001ffc <USART_ByteReceive>
 80022f6:	2801      	cmp	r0, #1
 80022f8:	f000 80ca 	beq.w	8002490 <SC_PTSConfig+0x220>
        {
           PTSConfirmStatus = 0x30;
        }
      }
/* Send PTS1 */
      SCData = SC_A2R.T[0];  // 0x13
 80022fc:	78e3      	ldrb	r3, [r4, #3]
      USART_SendData(USART1, SCData);
 80022fe:	4867      	ldr	r0, [pc, #412]	; (800249c <SC_PTSConfig+0x22c>)
        {
           PTSConfirmStatus = 0x30;
        }
      }
/* Send PTS1 */
      SCData = SC_A2R.T[0];  // 0x13
 8002300:	702b      	strb	r3, [r5, #0]
      USART_SendData(USART1, SCData);
 8002302:	7829      	ldrb	r1, [r5, #0]
 8002304:	f004 ff84 	bl	8007210 <USART_SendData>
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8002308:	4864      	ldr	r0, [pc, #400]	; (800249c <SC_PTSConfig+0x22c>)
 800230a:	2140      	movs	r1, #64	; 0x40
 800230c:	f004 ffe6 	bl	80072dc <USART_GetFlagStatus>
 8002310:	2800      	cmp	r0, #0
 8002312:	d0f9      	beq.n	8002308 <SC_PTSConfig+0x98>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002314:	f10d 0003 	add.w	r0, sp, #3
 8002318:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800231c:	f7ff fe6e 	bl	8001ffc <USART_ByteReceive>
 8002320:	2801      	cmp	r0, #1
      {
        if(locData != SC_A2R.T[0])
 8002322:	78e3      	ldrb	r3, [r4, #3]
      USART_SendData(USART1, SCData);
      while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002324:	f000 80ad 	beq.w	8002482 <SC_PTSConfig+0x212>
        }
      }

/* Send PCK */							
  
	    SCData = (u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]; 
 8002328:	f083 03ee 	eor.w	r3, r3, #238	; 0xee
 800232c:	702b      	strb	r3, [r5, #0]
      USART_SendData(USART1, SCData);     
 800232e:	7829      	ldrb	r1, [r5, #0]
 8002330:	485a      	ldr	r0, [pc, #360]	; (800249c <SC_PTSConfig+0x22c>)
 8002332:	f004 ff6d 	bl	8007210 <USART_SendData>
			while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
 8002336:	4859      	ldr	r0, [pc, #356]	; (800249c <SC_PTSConfig+0x22c>)
 8002338:	2140      	movs	r1, #64	; 0x40
 800233a:	f004 ffcf 	bl	80072dc <USART_GetFlagStatus>
 800233e:	2800      	cmp	r0, #0
 8002340:	d0f9      	beq.n	8002336 <SC_PTSConfig+0xc6>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002342:	f10d 0003 	add.w	r0, sp, #3
 8002346:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800234a:	f7ff fe57 	bl	8001ffc <USART_ByteReceive>
 800234e:	2801      	cmp	r0, #1
 8002350:	f000 808e 	beq.w	8002470 <SC_PTSConfig+0x200>
        }
      }

// GET*************
  
      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002354:	f10d 0003 	add.w	r0, sp, #3
 8002358:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800235c:	f7ff fe4e 	bl	8001ffc <USART_ByteReceive>
 8002360:	2801      	cmp	r0, #1
 8002362:	d07f      	beq.n	8002464 <SC_PTSConfig+0x1f4>
           PTSConfirmStatus = 0x02;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x03;
 8002364:	2603      	movs	r6, #3
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002366:	f10d 0003 	add.w	r0, sp, #3
 800236a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800236e:	f7ff fe45 	bl	8001ffc <USART_ByteReceive>
 8002372:	2801      	cmp	r0, #1
 8002374:	d070      	beq.n	8002458 <SC_PTSConfig+0x1e8>
           PTSConfirmStatus = 0x04;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x05;
 8002376:	2605      	movs	r6, #5
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 8002378:	f10d 0003 	add.w	r0, sp, #3
 800237c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002380:	f7ff fe3c 	bl	8001ffc <USART_ByteReceive>
 8002384:	2801      	cmp	r0, #1
 8002386:	d060      	beq.n	800244a <SC_PTSConfig+0x1da>
           PTSConfirmStatus = 0x06;
        }
      }
			else      
			{
        PTSConfirmStatus = 0x07;
 8002388:	2607      	movs	r6, #7
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 800238a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800238e:	f10d 0003 	add.w	r0, sp, #3
 8002392:	f7ff fe33 	bl	8001ffc <USART_ByteReceive>
 8002396:	2801      	cmp	r0, #1
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 8002398:	f04f 0140 	mov.w	r1, #64	; 0x40
 800239c:	483f      	ldr	r0, [pc, #252]	; (800249c <SC_PTSConfig+0x22c>)
			else      
			{
        PTSConfirmStatus = 0x07;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
 800239e:	d00c      	beq.n	80023ba <SC_PTSConfig+0x14a>
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 80023a0:	2200      	movs	r2, #0
 80023a2:	f004 feeb 	bl	800717c <USART_DMACmd>
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
      }																																 
    }
  }  
}
 80023a6:	b00c      	add	sp, #48	; 0x30
 80023a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0xFF)
 80023ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
*******************************************************************************/
void SC_PTSConfig(void)
{
  RCC_ClocksTypeDef RCC_ClocksStatus;
  u32 workingbaudrate = 0, apbclock = 0;
  u8 locData = 0, PTSConfirmStatus = 1;
 80023b0:	2bff      	cmp	r3, #255	; 0xff
 80023b2:	bf14      	ite	ne
 80023b4:	2640      	movne	r6, #64	; 0x40
 80023b6:	2601      	moveq	r6, #1
 80023b8:	e78b      	b.n	80022d2 <SC_PTSConfig+0x62>
        PTSConfirmStatus = 0x07;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != ((u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]))
 80023ba:	78e3      	ldrb	r3, [r4, #3]
 80023bc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80023c0:	f083 03ee 	eor.w	r3, r3, #238	; 0xee
 80023c4:	429a      	cmp	r2, r3
 80023c6:	4c36      	ldr	r4, [pc, #216]	; (80024a0 <SC_PTSConfig+0x230>)
 80023c8:	d1ea      	bne.n	80023a0 <SC_PTSConfig+0x130>
        PTSConfirmStatus = 0x09;
      }

// GET************* END

      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 80023ca:	2200      	movs	r2, #0
 80023cc:	f004 fed6 	bl	800717c <USART_DMACmd>

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
 80023d0:	2e01      	cmp	r6, #1
 80023d2:	d1e8      	bne.n	80023a6 <SC_PTSConfig+0x136>
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 80023d4:	78e1      	ldrb	r1, [r4, #3]
 80023d6:	4a34      	ldr	r2, [pc, #208]	; (80024a8 <SC_PTSConfig+0x238>)
 80023d8:	f001 000f 	and.w	r0, r1, #15

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 80023dc:	fa5f f888 	uxtb.w	r8, r8
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 80023e0:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]

  /* Reconfigure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  apbclock  = RCC_ClocksStatus.PCLK2_Frequency;
  apbclock /= ((USART1->GTPR & (u16)0x00FF) * 2);
 80023e4:	ea4f 0848 	mov.w	r8, r8, lsl #1
 80023e8:	fbb7 f7f8 	udiv	r7, r7, r8
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
 80023ec:	fb05 f707 	mul.w	r7, r5, r7
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 80023f0:	0909      	lsrs	r1, r1, #4
 80023f2:	eb02 0281 	add.w	r2, r2, r1, lsl #2

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 80023f6:	2400      	movs	r4, #0

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 80023f8:	6c15      	ldr	r5, [r2, #64]	; 0x40

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 80023fa:	f44f 7380 	mov.w	r3, #256	; 0x100
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 80023fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 8002402:	a901      	add	r1, sp, #4
 8002404:	4825      	ldr	r0, [pc, #148]	; (800249c <SC_PTSConfig+0x22c>)
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 8002406:	f8ad 2004 	strh.w	r2, [sp, #4]
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 800240a:	f8ad 300a 	strh.w	r3, [sp, #10]
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];

        USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 800240e:	f8ad 4006 	strh.w	r4, [sp, #6]
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
 8002412:	f8ad 4008 	strh.w	r4, [sp, #8]
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);
 8002416:	f004 fe6d 	bl	80070f4 <USART_ClockInit>

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 800241a:	230c      	movs	r3, #12

      /* PTS Confirm */
      if(PTSConfirmStatus == 0x01)
      {
        workingbaudrate  = apbclock * D_Table[( SC_A2R.T[0]       & (u8)0x0F)];
        workingbaudrate /=            F_Table[((SC_A2R.T[0] >> 4) & (u8)0x0F)];
 800241c:	fbb7 f5f5 	udiv	r5, r7, r5
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8002420:	f44f 5680 	mov.w	r6, #4096	; 0x1000
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002424:	f44f 6280 	mov.w	r2, #1024	; 0x400
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
 8002428:	481c      	ldr	r0, [pc, #112]	; (800249c <SC_PTSConfig+0x22c>)
 800242a:	eb0d 0103 	add.w	r1, sp, r3
        USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
 800242e:	9503      	str	r5, [sp, #12]
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
 8002430:	f8ad 4012 	strh.w	r4, [sp, #18]
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002434:	f8ad 4018 	strh.w	r4, [sp, #24]
        USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
        USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
        USART_ClockInit(USART1, &USART_ClockInitStructure);

        USART_InitStructure.USART_BaudRate            = workingbaudrate;
        USART_InitStructure.USART_WordLength          = USART_WordLength_9b; 
 8002438:	f8ad 6010 	strh.w	r6, [sp, #16]
        USART_InitStructure.USART_StopBits            = USART_StopBits_1; 
        USART_InitStructure.USART_Parity              = USART_Parity_Even;
 800243c:	f8ad 2014 	strh.w	r2, [sp, #20]
        USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002440:	f8ad 3016 	strh.w	r3, [sp, #22]
        USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
        USART_Init(USART1, &USART_InitStructure);
 8002444:	f004 fe02 	bl	800704c <USART_Init>
 8002448:	e7ad      	b.n	80023a6 <SC_PTSConfig+0x136>
        PTSConfirmStatus = 0x05;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != SC_A2R.T[0])
 800244a:	78e2      	ldrb	r2, [r4, #3]
 800244c:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x06;
 8002450:	429a      	cmp	r2, r3
 8002452:	bf18      	it	ne
 8002454:	2606      	movne	r6, #6
 8002456:	e798      	b.n	800238a <SC_PTSConfig+0x11a>
        PTSConfirmStatus = 0x03;
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0x11)
 8002458:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x04;
 800245c:	2b11      	cmp	r3, #17
 800245e:	bf18      	it	ne
 8002460:	2604      	movne	r6, #4
 8002462:	e789      	b.n	8002378 <SC_PTSConfig+0x108>

// GET*************
  
      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0xFF)
 8002464:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x02;
 8002468:	2bff      	cmp	r3, #255	; 0xff
 800246a:	bf18      	it	ne
 800246c:	2602      	movne	r6, #2
 800246e:	e77a      	b.n	8002366 <SC_PTSConfig+0xf6>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != ((u8)0xFF^(u8)0x11^(u8)SC_A2R.T[0]))
 8002470:	78e3      	ldrb	r3, [r4, #3]
 8002472:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8002476:	f083 03ee 	eor.w	r3, r3, #238	; 0xee
        {
           PTSConfirmStatus = 0x10;
 800247a:	429a      	cmp	r2, r3
 800247c:	bf18      	it	ne
 800247e:	2610      	movne	r6, #16
 8002480:	e768      	b.n	8002354 <SC_PTSConfig+0xe4>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != SC_A2R.T[0])
 8002482:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8002486:	429a      	cmp	r2, r3
        {
           PTSConfirmStatus = 0x20;
 8002488:	bf14      	ite	ne
 800248a:	2620      	movne	r6, #32
 800248c:	4613      	moveq	r3, r2
 800248e:	e74b      	b.n	8002328 <SC_PTSConfig+0xb8>
      {
      }

      if((USART_ByteReceive(&locData, SC_Receive_Timeout)) == SUCCESS)
      {
        if(locData != 0x11)
 8002490:	f89d 3003 	ldrb.w	r3, [sp, #3]
        {
           PTSConfirmStatus = 0x30;
 8002494:	2b11      	cmp	r3, #17
 8002496:	bf18      	it	ne
 8002498:	2630      	movne	r6, #48	; 0x30
 800249a:	e72f      	b.n	80022fc <SC_PTSConfig+0x8c>
 800249c:	40013800 	.word	0x40013800
 80024a0:	20002e34 	.word	0x20002e34
 80024a4:	20000958 	.word	0x20000958
 80024a8:	0800cd44 	.word	0x0800cd44

080024ac <SC_Init>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Init(void)
{
 80024ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure; 
	static int nStartFlag = TRUE; 

  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
 80024ae:	2008      	movs	r0, #8
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Init(void)
{
 80024b0:	b089      	sub	sp, #36	; 0x24
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure; 
	static int nStartFlag = TRUE; 

  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
 80024b2:	2101      	movs	r1, #1
 80024b4:	f003 fb5e 	bl	8005b74 <RCC_APB2PeriphClockCmd>
                         
  /* Enable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80024b8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80024bc:	2101      	movs	r1, #1
 80024be:	f003 fb59 	bl	8005b74 <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 80024c2:	2001      	movs	r0, #1
 80024c4:	4601      	mov	r1, r0
  GPIO_PinRemapConfig(AFIO_MAPR_USART1_REMAP, ENABLE ); 
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
 80024c6:	4e4a      	ldr	r6, [pc, #296]	; (80025f0 <SC_Init+0x144>)
  /* Enable GPIO_3_5V, GPIORESET and GPIO_CMDVCC clocks */
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_RESET,  ENABLE);
                         
  /* Enable USART1 clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 80024c8:	f003 fb54 	bl	8005b74 <RCC_APB2PeriphClockCmd>
  GPIO_PinRemapConfig(AFIO_MAPR_USART1_REMAP, ENABLE ); 
 80024cc:	2004      	movs	r0, #4
 80024ce:	2101      	movs	r1, #1
 80024d0:	f002 ff34 	bl	800533c <GPIO_PinRemapConfig>
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
 80024d4:	6834      	ldr	r4, [r6, #0]
 80024d6:	2c01      	cmp	r4, #1
 80024d8:	d04f      	beq.n	800257a <SC_Init+0xce>
 80024da:	ad04      	add	r5, sp, #16
      - Tx and Rx enabled
      - USART Clock enabled
*/

  /* USART Clock set to 3.6 MHz (PCLK1 (36 MHZ) / 10) */									  
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
 80024dc:	4845      	ldr	r0, [pc, #276]	; (80025f4 <SC_Init+0x148>)
 80024de:	210a      	movs	r1, #10
 80024e0:	f004 feae 	bl	8007240 <USART_SetPrescaler>
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
 80024e4:	4843      	ldr	r0, [pc, #268]	; (80025f4 <SC_Init+0x148>)
 80024e6:	2101      	movs	r1, #1
 80024e8:	f004 fea0 	bl	800722c <USART_SetGuardTime>
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 80024ec:	2400      	movs	r4, #0
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 80024ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 80024f2:	f44f 7380 	mov.w	r3, #256	; 0x100
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 80024f6:	a902      	add	r1, sp, #8
 80024f8:	483e      	ldr	r0, [pc, #248]	; (80025f4 <SC_Init+0x148>)
  USART_SetPrescaler(USART1, 0x0a);			// RB0x05
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
 80024fa:	f8ad 2008 	strh.w	r2, [sp, #8]
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
 80024fe:	f8ad 300e 	strh.w	r3, [sp, #14]
  
  /* USART Guard Time set to 16 Bit */
  USART_SetGuardTime(USART1, 1);	// RB 16
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
 8002502:	f8ad 400a 	strh.w	r4, [sp, #10]
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
 8002506:	f8ad 400c 	strh.w	r4, [sp, #12]
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
 800250a:	f242 56cd 	movw	r6, #9677	; 0x25cd
  
  USART_ClockInitStructure.USART_Clock   = USART_Clock_Enable;
  USART_ClockInitStructure.USART_CPOL    = USART_CPOL_Low;
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);
 800250e:	f004 fdf1 	bl	80070f4 <USART_ClockInit>

  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002512:	230c      	movs	r3, #12
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 8002514:	4629      	mov	r1, r5


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002516:	f44f 6280 	mov.w	r2, #1024	; 0x400
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
 800251a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 800251e:	4835      	ldr	r0, [pc, #212]	; (80025f4 <SC_Init+0x148>)

  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8002520:	f8ad 301a 	strh.w	r3, [sp, #26]


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
 8002524:	f8ad 2018 	strh.w	r2, [sp, #24]
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
 8002528:	f8ad 4016 	strh.w	r4, [sp, #22]
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800252c:	f8ad 401c 	strh.w	r4, [sp, #28]
  USART_ClockInitStructure.USART_CPHA    = USART_CPHA_1Edge;
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Enable;
  USART_ClockInit(USART1, &USART_ClockInitStructure);


  USART_InitStructure.USART_BaudRate            = 9677;
 8002530:	9604      	str	r6, [sp, #16]
  USART_InitStructure.USART_WordLength          = USART_WordLength_9b;	
 8002532:	f8ad 5014 	strh.w	r5, [sp, #20]
  USART_InitStructure.USART_StopBits            = USART_StopBits_1;   
  USART_InitStructure.USART_Parity              = USART_Parity_Even;
  USART_InitStructure.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_Init(USART1, &USART_InitStructure); 
 8002536:	f004 fd89 	bl	800704c <USART_Init>

  /* Enable the USART1 Parity Error Interrupt */
  USART_ITConfig(USART1, USART_IT_PE, ENABLE);
 800253a:	482e      	ldr	r0, [pc, #184]	; (80025f4 <SC_Init+0x148>)
 800253c:	2128      	movs	r1, #40	; 0x28
 800253e:	2201      	movs	r2, #1
 8002540:	f004 fdfe 	bl	8007140 <USART_ITConfig>

  /* Enable the USART1 Framing Error Interrupt */
  USART_ITConfig(USART1, USART_IT_ERR, ENABLE);
 8002544:	2201      	movs	r2, #1
 8002546:	482b      	ldr	r0, [pc, #172]	; (80025f4 <SC_Init+0x148>)
 8002548:	2160      	movs	r1, #96	; 0x60
 800254a:	f004 fdf9 	bl	8007140 <USART_ITConfig>

  /* Enable USART1 */
  USART_Cmd(USART1, ENABLE);
 800254e:	4829      	ldr	r0, [pc, #164]	; (80025f4 <SC_Init+0x148>)
 8002550:	2101      	movs	r1, #1
 8002552:	f004 fde7 	bl	8007124 <USART_Cmd>

  /* Enable the NACK Transmission */
  USART_SmartCardNACKCmd(USART1, ENABLE);
 8002556:	4827      	ldr	r0, [pc, #156]	; (80025f4 <SC_Init+0x148>)
 8002558:	2101      	movs	r1, #1
 800255a:	f004 fe89 	bl	8007270 <USART_SmartCardNACKCmd>

  /* Enable the Smartcard Interface */
  USART_SmartCardCmd(USART1, ENABLE);
 800255e:	4825      	ldr	r0, [pc, #148]	; (80025f4 <SC_Init+0x148>)
 8002560:	2101      	movs	r1, #1
 8002562:	f004 fe77 	bl	8007254 <USART_SmartCardCmd>
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 8002566:	4622      	mov	r2, r4
 8002568:	2108      	movs	r1, #8
 800256a:	4823      	ldr	r0, [pc, #140]	; (80025f8 <SC_Init+0x14c>)
 800256c:	f002 fec0 	bl	80052f0 <GPIO_WriteBit>
  /* Set RSTIN HIGH */  
//  SC_Reset(Bit_SET);	org
  SC_Reset(Bit_RESET);
    
  /* Disable CMDVCC */
  SC_PowerCmd(DISABLE);
 8002570:	4620      	mov	r0, r4
 8002572:	f7ff fdef 	bl	8002154 <SC_PowerCmd>
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
	{unsigned int i;	for (i=0;i<50000;i++);};
/**/
}
 8002576:	b009      	add	sp, #36	; 0x24
 8002578:	bdf0      	pop	{r4, r5, r6, r7, pc}
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
 800257a:	f44f 7280 	mov.w	r2, #256	; 0x100
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
 800257e:	2318      	movs	r3, #24
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002580:	a901      	add	r1, sp, #4

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
 8002582:	2703      	movs	r7, #3
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002584:	481d      	ldr	r0, [pc, #116]	; (80025fc <SC_Init+0x150>)
                           
  /* Configure USART1 CK(PB.12) as alternate function push-pull */

	if (TRUE== nStartFlag)
	{
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_8;
 8002586:	f8ad 2004 	strh.w	r2, [sp, #4]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
 800258a:	f88d 3007 	strb.w	r3, [sp, #7]
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
 800258e:	f88d 7006 	strb.w	r7, [sp, #6]
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002592:	f002 fe2b 	bl	80051ec <GPIO_Init>
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
 8002596:	2240      	movs	r2, #64	; 0x40
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
 8002598:	231c      	movs	r3, #28
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800259a:	a901      	add	r1, sp, #4
 800259c:	4816      	ldr	r0, [pc, #88]	; (80025f8 <SC_Init+0x14c>)
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_PP;
	  GPIO_InitStructure.GPIO_Speed   = GPIO_Speed_50MHz;
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
		  
	  /* Configure USART1 Tx (PB.10) as alternate function open-drain */
	  GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_6;
 800259e:	f8ad 2004 	strh.w	r2, [sp, #4]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AF_OD;
 80025a2:	f88d 3007 	strb.w	r3, [sp, #7]
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80025a6:	f002 fe21 	bl	80051ec <GPIO_Init>
	
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
 80025aa:	4621      	mov	r1, r4
 80025ac:	4814      	ldr	r0, [pc, #80]	; (8002600 <SC_Init+0x154>)
 80025ae:	f002 fec5 	bl	800533c <GPIO_PinRemapConfig>
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 80025b2:	4621      	mov	r1, r4
 80025b4:	4813      	ldr	r0, [pc, #76]	; (8002604 <SC_Init+0x158>)

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
 80025b6:	2410      	movs	r4, #16
	  
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
	
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 80025b8:	f002 fec0 	bl	800533c <GPIO_PinRemapConfig>

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 80025bc:	eb0d 0504 	add.w	r5, sp, r4
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
 80025c0:	2308      	movs	r3, #8
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 80025c2:	a901      	add	r1, sp, #4
 80025c4:	480c      	ldr	r0, [pc, #48]	; (80025f8 <SC_Init+0x14c>)
	  /*Disable JTAG to be able to use PB3 */
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
	  GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);

	  /* Configure Smartcard Reset  */
	  GPIO_InitStructure.GPIO_Pin     = SC_RESET;
 80025c6:	f8ad 3004 	strh.w	r3, [sp, #4]
	  GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_Out_PP;
 80025ca:	f88d 4007 	strb.w	r4, [sp, #7]
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
 80025ce:	f002 fe0d 	bl	80051ec <GPIO_Init>

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 80025d2:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 80025d4:	4629      	mov	r1, r5
 80025d6:	4808      	ldr	r0, [pc, #32]	; (80025f8 <SC_Init+0x14c>)

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 80025d8:	f8ad 3010 	strh.w	r3, [sp, #16]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80025dc:	f88d 7012 	strb.w	r7, [sp, #18]
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 80025e0:	f88d 4013 	strb.w	r4, [sp, #19]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 80025e4:	f002 fe02 	bl	80051ec <GPIO_Init>
	  GPIO_Init(GPIO_RESET, &GPIO_InitStructure);
	
	
	  /* Configure Smartcard CMDVCC  */
		GPIO_Configuration_Smartcard ();
		nStartFlag = FALSE;
 80025e8:	2300      	movs	r3, #0
 80025ea:	6033      	str	r3, [r6, #0]
 80025ec:	e776      	b.n	80024dc <SC_Init+0x30>
 80025ee:	bf00      	nop
 80025f0:	20000008 	.word	0x20000008
 80025f4:	40013800 	.word	0x40013800
 80025f8:	40010c00 	.word	0x40010c00
 80025fc:	40010800 	.word	0x40010800
 8002600:	00300100 	.word	0x00300100
 8002604:	00300200 	.word	0x00300200

08002608 <SC_Handler>:
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
{
 8002608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u32 i = 0;

  switch(*SCState)
 800260c:	7805      	ldrb	r5, [r0, #0]
*                    be initialized.
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Handler(SC_State *SCState, SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_Response)
{
 800260e:	b085      	sub	sp, #20
 8002610:	4680      	mov	r8, r0
 8002612:	460e      	mov	r6, r1
 8002614:	4614      	mov	r4, r2
  u32 i = 0;

  switch(*SCState)
 8002616:	2d05      	cmp	r5, #5
 8002618:	d807      	bhi.n	800262a <SC_Handler+0x22>
 800261a:	e8df f015 	tbh	[pc, r5, lsl #1]
 800261e:	0011      	.short	0x0011
 8002620:	00060040 	.word	0x00060040
 8002624:	011300b3 	.word	0x011300b3
 8002628:	000c      	.short	0x000c

    case SC_POWER_OFF:
      SC_DeInit(); 																/* Disable Smartcard interface */
    break;

    default: (*SCState) = SC_POWER_OFF;
 800262a:	2305      	movs	r3, #5
 800262c:	f888 3000 	strb.w	r3, [r8]
  }
}
 8002630:	b005      	add	sp, #20
 8002632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    case SC_ACTIVE_ON_T0:
      SC_SendData(SC_ADPU, SC_Response);
    break;

    case SC_POWER_OFF:
      SC_DeInit(); 																/* Disable Smartcard interface */
 8002636:	f7ff fda5 	bl	8002184 <SC_DeInit>
    break;

    default: (*SCState) = SC_POWER_OFF;
  }
}
 800263a:	b005      	add	sp, #20
 800263c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  u32 i = 0;

  switch(*SCState)
  {
    case SC_POWER_ON:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
 8002640:	7874      	ldrb	r4, [r6, #1]
 8002642:	2c00      	cmp	r4, #0
 8002644:	d1f4      	bne.n	8002630 <SC_Handler+0x28>
      {
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
 8002646:	f7ff ff31 	bl	80024ac <SC_Init>
 800264a:	f7ff fd29 	bl	80020a0 <SC_PowerCmd.part.2>
 800264e:	4bb7      	ldr	r3, [pc, #732]	; (800292c <SC_Handler+0x324>)
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
        {
          SC_ATR_Table[i] = 0;
 8002650:	4620      	mov	r0, r4
 8002652:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002656:	f803 0f01 	strb.w	r0, [r3, #1]!
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
 800265a:	428b      	cmp	r3, r1
        {
          SC_ATR_Table[i] = 0;
 800265c:	f04f 0200 	mov.w	r2, #0
        /* Smartcard intialization ------------------------------------------*/
        SC_Init();
				SC_PowerCmd(ENABLE);

        /* Reset Data from SC buffer -----------------------------------------*/
        for (i = 0; i < 40; i++)
 8002660:	d1f9      	bne.n	8002656 <SC_Handler+0x4e>
        {
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
 8002662:	4fb3      	ldr	r7, [pc, #716]	; (8002930 <SC_Handler+0x328>)
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
 8002664:	4611      	mov	r1, r2
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
        SC_A2R.T0 = 0;
 8002666:	463b      	mov	r3, r7
        {
          SC_ATR_Table[i] = 0;
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
 8002668:	707a      	strb	r2, [r7, #1]
        SC_A2R.T0 = 0;
 800266a:	f803 2f02 	strb.w	r2, [r3, #2]!
 800266e:	f107 0216 	add.w	r2, r7, #22
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
 8002672:	f803 1f01 	strb.w	r1, [r3, #1]!
        }
        
        /* Reset SC_A2R Structure --------------------------------------------*/
        SC_A2R.TS = 0;
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
 8002676:	4293      	cmp	r3, r2
 8002678:	d1fb      	bne.n	8002672 <SC_Handler+0x6a>
 800267a:	4bae      	ldr	r3, [pc, #696]	; (8002934 <SC_Handler+0x32c>)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
 800267c:	2000      	movs	r0, #0
 800267e:	f103 0114 	add.w	r1, r3, #20
 8002682:	f803 0f01 	strb.w	r0, [r3, #1]!
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
 8002686:	428b      	cmp	r3, r1
        {
          SC_A2R.H[i] = 0;
 8002688:	f04f 0200 	mov.w	r2, #0
        SC_A2R.T0 = 0;
        for (i = 0; i < SETUP_LENGTH; i++)
        {
          SC_A2R.T[i] = 0;
        }
        for (i = 0; i < HIST_LENGTH; i++)
 800268c:	d1f9      	bne.n	8002682 <SC_Handler+0x7a>
        }
        SC_A2R.Tlength = 0;
        SC_A2R.Hlength = 0;
        
        /* Next State --------------------------------------------------------*/
        *SCState = SC_RESET_LOW;
 800268e:	2301      	movs	r3, #1
        }
        for (i = 0; i < HIST_LENGTH; i++)
        {
          SC_A2R.H[i] = 0;
        }
        SC_A2R.Tlength = 0;
 8002690:	f887 202b 	strb.w	r2, [r7, #43]	; 0x2b
        SC_A2R.Hlength = 0;
 8002694:	f887 202c 	strb.w	r2, [r7, #44]	; 0x2c
        
        /* Next State --------------------------------------------------------*/
        *SCState = SC_RESET_LOW;
 8002698:	f888 3000 	strb.w	r3, [r8]
 800269c:	e7c8      	b.n	8002630 <SC_Handler+0x28>
      }
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
 800269e:	7877      	ldrb	r7, [r6, #1]
 80026a0:	2f00      	cmp	r7, #0
 80026a2:	d1c5      	bne.n	8002630 <SC_Handler+0x28>
 80026a4:	4ea4      	ldr	r6, [pc, #656]	; (8002938 <SC_Handler+0x330>)
 80026a6:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8002940 <SC_Handler+0x338>
{
  u8 Data = 0;
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;
 80026aa:	7077      	strb	r7, [r6, #1]

  card_local = card;

  switch(*SCstate)
 80026ac:	f898 3000 	ldrb.w	r3, [r8]
* Output         : None
* Return         : None
*******************************************************************************/
static void SC_AnswerReq(SC_State *SCstate, u8 *card, u8 length)
{
  u8 Data = 0;
 80026b0:	f88d 700f 	strb.w	r7, [sp, #15]

	SC_ATR_Length = 0;

  card_local = card;

  switch(*SCstate)
 80026b4:	1e5a      	subs	r2, r3, #1
 80026b6:	2a04      	cmp	r2, #4
 80026b8:	f200 812d 	bhi.w	8002916 <SC_Handler+0x30e>
 80026bc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80026c0:	00140041 	.word	0x00140041
 80026c4:	012b0011 	.word	0x012b0011
 80026c8:	0005      	.short	0x0005
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 80026ca:	489c      	ldr	r0, [pc, #624]	; (800293c <SC_Handler+0x334>)
 80026cc:	2108      	movs	r1, #8
 80026ce:	2200      	movs	r2, #0
 80026d0:	f002 fe0e 	bl	80052f0 <GPIO_WriteBit>
    
    case SC_POWER_OFF:
      /* Close Connection if no answer received ------------------------------*/
//      SC_Reset(Bit_SET); /* Reset high - a bit is used as level shifter from 3.3 to 5 V */
      SC_Reset(Bit_RESET);
      SC_PowerCmd(DISABLE);
 80026d4:	2000      	movs	r0, #0
 80026d6:	f7ff fd3d 	bl	8002154 <SC_PowerCmd>
 80026da:	f898 3000 	ldrb.w	r3, [r8]
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
      {
          while(((*SCState) != SC_POWER_OFF) && ((*SCState) != SC_ACTIVE))
 80026de:	2b05      	cmp	r3, #5
 80026e0:	d0a6      	beq.n	8002630 <SC_Handler+0x28>
 80026e2:	2b03      	cmp	r3, #3
 80026e4:	d1e1      	bne.n	80026aa <SC_Handler+0xa2>
 80026e6:	e7a3      	b.n	8002630 <SC_Handler+0x28>
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;

  card_local = card;
 80026e8:	4c95      	ldr	r4, [pc, #596]	; (8002940 <SC_Handler+0x338>)
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 80026ea:	4894      	ldr	r0, [pc, #592]	; (800293c <SC_Handler+0x334>)
 80026ec:	2108      	movs	r1, #8
 80026ee:	2201      	movs	r2, #1
 80026f0:	f002 fdfe 	bl	80052f0 <GPIO_WriteBit>
 80026f4:	2528      	movs	r5, #40	; 0x28
  u32 i   = 0;
	u8 *card_local;

	SC_ATR_Length = 0;

  card_local = card;
 80026f6:	46a1      	mov	r9, r4
 80026f8:	f10d 070f 	add.w	r7, sp, #15
 80026fc:	e002      	b.n	8002704 <SC_Handler+0xfc>

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 80026fe:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
 8002702:	d014      	beq.n	800272e <SC_Handler+0x126>
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 8002704:	4638      	mov	r0, r7
 8002706:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800270a:	f7ff fc77 	bl	8001ffc <USART_ByteReceive>
 800270e:	2801      	cmp	r0, #1
 8002710:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8002714:	d1f3      	bne.n	80026fe <SC_Handler+0xf6>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
 8002716:	7871      	ldrb	r1, [r6, #1]
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 8002718:	f89d 200f 	ldrb.w	r2, [sp, #15]
					SC_ATR_Length++;
 800271c:	3101      	adds	r1, #1

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 800271e:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 8002722:	f889 2000 	strb.w	r2, [r9]
					SC_ATR_Length++;
 8002726:	7071      	strb	r1, [r6, #1]
  
      while(length--)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
 8002728:	f109 0901 	add.w	r9, r9, #1

    case SC_RESET_HIGH:
      /* Check responce with reset high --------------------------------------*/
      SC_Reset(Bit_SET); /* Reset High */
  
      while(length--)
 800272c:	d1ea      	bne.n	8002704 <SC_Handler+0xfc>
        {
          *card_local++ = Data; /* Receive data for timeout = SC_Receive_Timeout */
					SC_ATR_Length++;
        }       
      }
      if(card[0])
 800272e:	7823      	ldrb	r3, [r4, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	f43f af7a 	beq.w	800262a <SC_Handler+0x22>
      {
        (*SCstate) = SC_ACTIVE;
 8002736:	2303      	movs	r3, #3
 8002738:	f888 3000 	strb.w	r3, [r8]
      SC_DeInit(); 																/* Disable Smartcard interface */
    break;

    default: (*SCState) = SC_POWER_OFF;
  }
}
 800273c:	b005      	add	sp, #20
 800273e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

	SC_ATR_Length = 0;

  card_local = card;

  switch(*SCstate)
 8002742:	2400      	movs	r4, #0
 8002744:	f10d 0a0f 	add.w	sl, sp, #15
 8002748:	e002      	b.n	8002750 <SC_Handler+0x148>
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 800274a:	3401      	adds	r4, #1
 800274c:	2c28      	cmp	r4, #40	; 0x28
 800274e:	d010      	beq.n	8002772 <SC_Handler+0x16a>
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
 8002750:	4650      	mov	r0, sl
 8002752:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002756:	f7ff fc51 	bl	8001ffc <USART_ByteReceive>
 800275a:	2801      	cmp	r0, #1
 800275c:	d1f5      	bne.n	800274a <SC_Handler+0x142>
        {
          card[i] = Data;
 800275e:	f89d 300f 	ldrb.w	r3, [sp, #15]
					SC_ATR_Length++;
 8002762:	7872      	ldrb	r2, [r6, #1]
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
 8002764:	f809 3004 	strb.w	r3, [r9, r4]

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 8002768:	3401      	adds	r4, #1
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
					SC_ATR_Length++;
 800276a:	3201      	adds	r2, #1

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 800276c:	2c28      	cmp	r4, #40	; 0x28
      {
        if((USART_ByteReceive(&Data, SC_Receive_Timeout)) == SUCCESS)
        {
          card[i] = Data;
					SC_ATR_Length++;
 800276e:	7072      	strb	r2, [r6, #1]

  switch(*SCstate)
  {
    case SC_RESET_LOW:
      /* Check responce with reset low ---------------------------------------*/
      for (i = 0; i < length; i++)
 8002770:	d1ee      	bne.n	8002750 <SC_Handler+0x148>
        {
          card[i] = Data;
					SC_ATR_Length++;
        }
      }
      if(card[0])
 8002772:	f899 3000 	ldrb.w	r3, [r9]
 8002776:	2b00      	cmp	r3, #0
 8002778:	f040 810c 	bne.w	8002994 <SC_Handler+0x38c>
        (*SCstate) = SC_ACTIVE;
        SC_Reset(Bit_SET);
      }
      else
      {
        (*SCstate) = SC_RESET_HIGH;
 800277c:	2302      	movs	r3, #2
 800277e:	f888 3000 	strb.w	r3, [r8]
 8002782:	e792      	b.n	80026aa <SC_Handler+0xa2>
          }
      }
    	break;

    case SC_ACTIVE:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
 8002784:	7873      	ldrb	r3, [r6, #1]
 8002786:	2b00      	cmp	r3, #0
 8002788:	f47f af52 	bne.w	8002630 <SC_Handler+0x28>
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 800278c:	4c6c      	ldr	r4, [pc, #432]	; (8002940 <SC_Handler+0x338>)
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 800278e:	4a6a      	ldr	r2, [pc, #424]	; (8002938 <SC_Handler+0x330>)
 8002790:	4f67      	ldr	r7, [pc, #412]	; (8002930 <SC_Handler+0x328>)

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */
 8002792:	7861      	ldrb	r1, [r4, #1]
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 8002794:	7823      	ldrb	r3, [r4, #0]
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 8002796:	7852      	ldrb	r2, [r2, #1]

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;
 8002798:	f001 0b0f 	and.w	fp, r1, #15
 800279c:	f897 502b 	ldrb.w	r5, [r7, #43]	; 0x2b
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */
 80027a0:	70b9      	strb	r1, [r7, #2]
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;

  SC_A2R.TS = card[0];  /* Initial character */
 80027a2:	707b      	strb	r3, [r7, #1]
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;

  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
 80027a4:	b2c8      	uxtb	r0, r1
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 80027a6:	9201      	str	r2, [sp, #4]

  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;
 80027a8:	f887 b02c 	strb.w	fp, [r7, #44]	; 0x2c
 80027ac:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
*******************************************************************************/
static u8 SC_decode_Answer2reset(u8 *card)
{
  u32 i = 0, flag = 0, buf = 0, protocol = 0;

	SC_A2R.ATR_ReciveLength = SC_ATR_Length;
 80027b0:	f887 202d 	strb.w	r2, [r7, #45]	; 0x2d
  SC_A2R.TS = card[0];  /* Initial character */
  SC_A2R.T0 = card[1];  /* Format character */

  SC_A2R.Hlength = SC_A2R.T0 & (u8)0x0F;

  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
 80027b4:	2304      	movs	r3, #4
    flag = 1;
  }

  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 80027b6:	fa41 f203 	asr.w	r2, r1, r3
 80027ba:	3301      	adds	r3, #1
 80027bc:	f002 0201 	and.w	r2, r2, #1
 80027c0:	4415      	add	r5, r2
  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
  {
    flag = 1;
  }

  for (i = 0; i < 4; i++)
 80027c2:	2b08      	cmp	r3, #8
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 80027c4:	b2ed      	uxtb	r5, r5
  if ((SC_A2R.T0 & (u8)0x80) == 0x80)
  {
    flag = 1;
  }

  for (i = 0; i < 4; i++)
 80027c6:	d1f6      	bne.n	80027b6 <SC_Handler+0x1ae>
 80027c8:	f887 502b 	strb.w	r5, [r7, #43]	; 0x2b
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 80027cc:	2300      	movs	r3, #0
 80027ce:	b135      	cbz	r5, 80027de <SC_Handler+0x1d6>
 80027d0:	18e2      	adds	r2, r4, r3
  {
    SC_A2R.T[i] = card[i + 2];
 80027d2:	7891      	ldrb	r1, [r2, #2]
 80027d4:	18fa      	adds	r2, r7, r3
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 80027d6:	3301      	adds	r3, #1
 80027d8:	42ab      	cmp	r3, r5
  {
    SC_A2R.T[i] = card[i + 2];
 80027da:	70d1      	strb	r1, [r2, #3]
  for (i = 0; i < 4; i++)
  {
    SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T0 & (u8)0xF0) >> (4 + i)) & (u8)0x1);
  }

  for (i = 0; i < SC_A2R.Tlength; i++)
 80027dc:	d3f8      	bcc.n	80027d0 <SC_Handler+0x1c8>
  {
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;
 80027de:	197b      	adds	r3, r7, r5
 80027e0:	f893 9002 	ldrb.w	r9, [r3, #2]

  while (flag)
 80027e4:	0603      	lsls	r3, r0, #24
 80027e6:	f140 80b1 	bpl.w	800294c <SC_Handler+0x344>
 80027ea:	4b51      	ldr	r3, [pc, #324]	; (8002930 <SC_Handler+0x328>)
 80027ec:	46cc      	mov	ip, r9
 80027ee:	f103 0a02 	add.w	sl, r3, #2
 80027f2:	1e6a      	subs	r2, r5, #1
 80027f4:	18b9      	adds	r1, r7, r2
 80027f6:	78c8      	ldrb	r0, [r1, #3]
  {
    if ((SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x80) == 0x80)
 80027f8:	fa5f fc8c 	uxtb.w	ip, ip
 80027fc:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
    else
    {
      flag = 0;
    }

    buf = SC_A2R.Tlength;
 8002800:	2600      	movs	r6, #0
 8002802:	2104      	movs	r1, #4
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002804:	fa40 f901 	asr.w	r9, r0, r1
 8002808:	3101      	adds	r1, #1
 800280a:	f009 0901 	and.w	r9, r9, #1
 800280e:	444e      	add	r6, r9
    }

    buf = SC_A2R.Tlength;
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
 8002810:	2908      	cmp	r1, #8
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
 8002812:	b2f6      	uxtb	r6, r6
    }

    buf = SC_A2R.Tlength;
    SC_A2R.Tlength = 0;

    for (i = 0; i < 4; i++)
 8002814:	d1f6      	bne.n	8002804 <SC_Handler+0x1fc>
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 8002816:	b15e      	cbz	r6, 8002830 <SC_Handler+0x228>
 8002818:	443a      	add	r2, r7
 800281a:	eb0a 0005 	add.w	r0, sl, r5
 800281e:	4f44      	ldr	r7, [pc, #272]	; (8002930 <SC_Handler+0x328>)
 8002820:	3203      	adds	r2, #3
 8002822:	4430      	add	r0, r6
 8002824:	1ad1      	subs	r1, r2, r3
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
 8002826:	5c61      	ldrb	r1, [r4, r1]
 8002828:	f802 1f01 	strb.w	r1, [r2, #1]!
    for (i = 0; i < 4; i++)
    {
      SC_A2R.Tlength = SC_A2R.Tlength + (((SC_A2R.T[buf - 1] & (u8)0xF0) >> (4 + i)) & (u8)0x1);
    }
	
    for (i = 0;i < SC_A2R.Tlength; i++)
 800282c:	4282      	cmp	r2, r0
 800282e:	d1f9      	bne.n	8002824 <SC_Handler+0x21c>
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
 8002830:	4435      	add	r5, r6
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 8002832:	f01c 0f80 	tst.w	ip, #128	; 0x80
	
    for (i = 0;i < SC_A2R.Tlength; i++)
    {
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
 8002836:	b2ed      	uxtb	r5, r5
    SC_A2R.T[i] = card[i + 2];
  }

  protocol = SC_A2R.T[SC_A2R.Tlength - 1] & (u8)0x0F;

  while (flag)
 8002838:	f000 8086 	beq.w	8002948 <SC_Handler+0x340>
 800283c:	197a      	adds	r2, r7, r5
 800283e:	f892 c002 	ldrb.w	ip, [r2, #2]
 8002842:	e7d6      	b.n	80027f2 <SC_Handler+0x1ea>
* Return         : None
*******************************************************************************/
static void SC_SendData(SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u32 i = 0;
  u8 locData = 0;
 8002844:	2200      	movs	r2, #0

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 8002846:	4613      	mov	r3, r2
* Return         : None
*******************************************************************************/
static void SC_SendData(SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u32 i = 0;
  u8 locData = 0;
 8002848:	f88d 200e 	strb.w	r2, [sp, #14]

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
  {
    SC_ResponceStatus->Data[i] = 0;
 800284c:	4610      	mov	r0, r2
 800284e:	54e0      	strb	r0, [r4, r3]
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 8002850:	3301      	adds	r3, #1
 8002852:	2b14      	cmp	r3, #20
  {
    SC_ResponceStatus->Data[i] = 0;
 8002854:	f04f 0200 	mov.w	r2, #0
{
  u32 i = 0;
  u8 locData = 0;

  /* Reset responce buffer ---------------------------------------------------*/
  for(i = 0; i < LCmax; i++)
 8002858:	d1f9      	bne.n	800284e <SC_Handler+0x246>
  SC_ResponceStatus->SW1 = 0;
  SC_ResponceStatus->SW2 = 0;

  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation
     in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx , ENABLE);
 800285a:	2140      	movs	r1, #64	; 0x40
  for(i = 0; i < LCmax; i++)
  {
    SC_ResponceStatus->Data[i] = 0;
  }
  
  SC_ResponceStatus->SW1 = 0;
 800285c:	7522      	strb	r2, [r4, #20]
  SC_ResponceStatus->SW2 = 0;
 800285e:	7562      	strb	r2, [r4, #21]

  /* Enable the DMA Receive (Set DMAR bit only) to enable interrupt generation
     in case of a framing error FE */  
  USART_DMACmd(USART1, USART_DMAReq_Rx , ENABLE);
 8002860:	4838      	ldr	r0, [pc, #224]	; (8002944 <SC_Handler+0x33c>)
 8002862:	2201      	movs	r2, #1
 8002864:	f004 fc8a 	bl	800717c <USART_DMACmd>

/* Send header -------------------------------------------------------------*/
	SendDatabyte (SC_ADPU->Header.CLA);
 8002868:	7830      	ldrb	r0, [r6, #0]
 800286a:	f7ff fbe3 	bl	8002034 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.INS); 
 800286e:	7870      	ldrb	r0, [r6, #1]
 8002870:	f7ff fbe0 	bl	8002034 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.P1);
 8002874:	78b0      	ldrb	r0, [r6, #2]
 8002876:	f7ff fbdd 	bl	8002034 <SendDatabyte>
	SendDatabyte (SC_ADPU->Header.P2);
 800287a:	78f0      	ldrb	r0, [r6, #3]
 800287c:	f7ff fbda 	bl	8002034 <SendDatabyte>

/* Send body length to/from SC ---------------------------------------------*/
  if(SC_ADPU->Body.LC)												  
 8002880:	7930      	ldrb	r0, [r6, #4]
 8002882:	2800      	cmp	r0, #0
 8002884:	d14f      	bne.n	8002926 <SC_Handler+0x31e>
  {
		SendDatabyte (SC_ADPU->Body.LC);
	}
  else if(SC_ADPU->Body.LE)
 8002886:	7e70      	ldrb	r0, [r6, #25]
 8002888:	2800      	cmp	r0, #0
 800288a:	d14c      	bne.n	8002926 <SC_Handler+0x31e>
		SendDatabyte (SC_ADPU->Body.LE);
  }


/* Flush the USART1 DR */
  (void)USART_ReceiveData(USART1);
 800288c:	482d      	ldr	r0, [pc, #180]	; (8002944 <SC_Handler+0x33c>)
 800288e:	f004 fcc3 	bl	8007218 <USART_ReceiveData>
#define SC_GET_NO_STATUS 			2
#define SC_GET_WRONG_STATUS		3

static s8 CheckForSCStatus (SC_ADPU_Commands *SC_ADPU, SC_ADPU_Responce *SC_ResponceStatus)
{
  u8 locData = 0;
 8002892:	af04      	add	r7, sp, #16
 8002894:	2300      	movs	r3, #0
 8002896:	f807 3d01 	strb.w	r3, [r7, #-1]!

  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
 800289a:	4638      	mov	r0, r7
 800289c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028a0:	f7ff fbac 	bl	8001ffc <USART_ByteReceive>
 80028a4:	2801      	cmp	r0, #1
 80028a6:	f000 8092 	beq.w	80029ce <SC_Handler+0x3c6>
	{
		return;
	}

/* If no status bytes received ---------------------------------------------*/
  if(SC_ResponceStatus->SW1 == 0x00)
 80028aa:	7d25      	ldrb	r5, [r4, #20]
 80028ac:	2d00      	cmp	r5, #0
 80028ae:	f47f aebf 	bne.w	8002630 <SC_Handler+0x28>
  {
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
 80028b2:	7937      	ldrb	r7, [r6, #4]
 80028b4:	b997      	cbnz	r7, 80028dc <SC_Handler+0x2d4>
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 80028b6:	7e73      	ldrb	r3, [r6, #25]
 80028b8:	f10d 050e 	add.w	r5, sp, #14
 80028bc:	b303      	cbz	r3, 8002900 <SC_Handler+0x2f8>
      {
        if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 80028be:	4628      	mov	r0, r5
 80028c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028c4:	f7ff fb9a 	bl	8001ffc <USART_ByteReceive>
 80028c8:	2801      	cmp	r0, #1
        {
          SC_ResponceStatus->Data[i] = locData;
 80028ca:	bf04      	itt	eq
 80028cc:	f89d 300e 	ldrbeq.w	r3, [sp, #14]
 80028d0:	55e3      	strbeq	r3, [r4, r7]
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 80028d2:	7e73      	ldrb	r3, [r6, #25]
 80028d4:	3701      	adds	r7, #1
 80028d6:	429f      	cmp	r7, r3
 80028d8:	d3f1      	bcc.n	80028be <SC_Handler+0x2b6>
 80028da:	e011      	b.n	8002900 <SC_Handler+0x2f8>
 80028dc:	1973      	adds	r3, r6, r5
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
    {
      for(i = 0; i < SC_ADPU->Body.LC; i++)
      {
				SendDatabyte (SC_ADPU->Body.Data[i]);
 80028de:	7958      	ldrb	r0, [r3, #5]
 80028e0:	f7ff fba8 	bl	8002034 <SendDatabyte>
  if(SC_ResponceStatus->SW1 == 0x00)
  {
    /* Send body data to SC--------------------------------------------------*/
    if (SC_ADPU->Body.LC)
    {
      for(i = 0; i < SC_ADPU->Body.LC; i++)
 80028e4:	7933      	ldrb	r3, [r6, #4]
 80028e6:	3501      	adds	r5, #1
 80028e8:	429d      	cmp	r5, r3
 80028ea:	d3f7      	bcc.n	80028dc <SC_Handler+0x2d4>
      {
				SendDatabyte (SC_ADPU->Body.Data[i]);
      }
      /* Flush the USART1 DR */
     (void)USART_ReceiveData(USART1);
 80028ec:	4815      	ldr	r0, [pc, #84]	; (8002944 <SC_Handler+0x33c>)
 80028ee:	f004 fc93 	bl	8007218 <USART_ReceiveData>

      /* Disable the DMA Receive (Reset DMAR bit only) */  
      USART_DMACmd(USART1, USART_DMAReq_Rx, DISABLE);
 80028f2:	4814      	ldr	r0, [pc, #80]	; (8002944 <SC_Handler+0x33c>)
 80028f4:	2140      	movs	r1, #64	; 0x40
 80028f6:	2200      	movs	r2, #0
 80028f8:	f004 fc40 	bl	800717c <USART_DMACmd>
 80028fc:	f10d 050e 	add.w	r5, sp, #14
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 8002900:	260a      	movs	r6, #10

/* Wait SW1 --------------------------------------------------------------*/
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 8002902:	4628      	mov	r0, r5
 8002904:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002908:	f7ff fb78 	bl	8001ffc <USART_ByteReceive>
 800290c:	2801      	cmp	r0, #1
 800290e:	d04c      	beq.n	80029aa <SC_Handler+0x3a2>
      }
    }

/* Wait SW1 --------------------------------------------------------------*/
    i = 0;
    while(i < 10)
 8002910:	3e01      	subs	r6, #1
 8002912:	d1f6      	bne.n	8002902 <SC_Handler+0x2fa>
 8002914:	e04c      	b.n	80029b0 <SC_Handler+0x3a8>
      SC_Reset(Bit_RESET);
      SC_PowerCmd(DISABLE);
    break;

    default:
      (*SCstate) = SC_RESET_LOW;
 8002916:	2301      	movs	r3, #1
 8002918:	f888 3000 	strb.w	r3, [r8]
 800291c:	462b      	mov	r3, r5
    break;

    case SC_RESET_LOW:
      if(SC_ADPU->Header.INS == SC_GET_A2R)
      {
          while(((*SCState) != SC_POWER_OFF) && ((*SCState) != SC_ACTIVE))
 800291e:	2b03      	cmp	r3, #3
 8002920:	f47f aec3 	bne.w	80026aa <SC_Handler+0xa2>
 8002924:	e684      	b.n	8002630 <SC_Handler+0x28>
  {
		SendDatabyte (SC_ADPU->Body.LC);
	}
  else if(SC_ADPU->Body.LE)
  { 
		SendDatabyte (SC_ADPU->Body.LE);
 8002926:	f7ff fb85 	bl	8002034 <SendDatabyte>
 800292a:	e7af      	b.n	800288c <SC_Handler+0x284>
 800292c:	20002e0b 	.word	0x20002e0b
 8002930:	20002e34 	.word	0x20002e34
 8002934:	20002e4a 	.word	0x20002e4a
 8002938:	20000958 	.word	0x20000958
 800293c:	40010c00 	.word	0x40010c00
 8002940:	20002e0c 	.word	0x20002e0c
 8002944:	40013800 	.word	0x40013800
 8002948:	f887 502b 	strb.w	r5, [r7, #43]	; 0x2b
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 800294c:	f1bb 0f00 	cmp.w	fp, #0
 8002950:	d00c      	beq.n	800296c <SC_Handler+0x364>
 8002952:	4b30      	ldr	r3, [pc, #192]	; (8002a14 <SC_Handler+0x40c>)
 8002954:	f06f 0113 	mvn.w	r1, #19
 8002958:	eb03 000b 	add.w	r0, r3, fp
 800295c:	1bc9      	subs	r1, r1, r7
  {
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
 800295e:	195a      	adds	r2, r3, r5
 8002960:	440a      	add	r2, r1
 8002962:	5ca2      	ldrb	r2, [r4, r2]
 8002964:	f803 2f01 	strb.w	r2, [r3, #1]!
      SC_A2R.T[buf + i] = card[i + 2 + buf];
    }
    SC_A2R.Tlength += (u8)buf;
  }

  for (i = 0; i < SC_A2R.Hlength; i++)
 8002968:	4283      	cmp	r3, r0
 800296a:	d1f8      	bne.n	800295e <SC_Handler+0x356>
    SC_A2R.H[i] = card[i + 2 + SC_A2R.Tlength];
  }

/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
 800296c:	1cab      	adds	r3, r5, #2
 800296e:	9a01      	ldr	r2, [sp, #4]
 8002970:	445b      	add	r3, fp
 8002972:	429a      	cmp	r2, r3
 8002974:	d00a      	beq.n	800298c <SC_Handler+0x384>
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
 8002976:	5ce1      	ldrb	r1, [r4, r3]
 8002978:	eb07 020b 	add.w	r2, r7, fp
		SC_A2R.Hlength++;
		SC_A2R.CheckSumPresent = TRUE;
 800297c:	2301      	movs	r3, #1
/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
		SC_A2R.Hlength++;
 800297e:	f10b 0b01 	add.w	fp, fp, #1

/* Check for checksum byte in ATR */

	if (SC_A2R.ATR_ReciveLength != 2 + SC_A2R.Tlength+ SC_A2R.Hlength)
	{
		SC_A2R.H[SC_A2R.Hlength] = card[2 + SC_A2R.Tlength + SC_A2R.Hlength];
 8002982:	75d1      	strb	r1, [r2, #23]
		SC_A2R.Hlength++;
 8002984:	f887 b02c 	strb.w	fp, [r7, #44]	; 0x2c
		SC_A2R.CheckSumPresent = TRUE;
 8002988:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    case SC_ACTIVE:
      if (SC_ADPU->Header.INS == SC_GET_A2R)
      {
        if(SC_decode_Answer2reset(&SC_ATR_Table[0]) == T0_PROTOCOL)
        {
          (*SCState) = SC_ACTIVE_ON_T0;
 800298c:	2304      	movs	r3, #4
 800298e:	f888 3000 	strb.w	r3, [r8]
 8002992:	e64d      	b.n	8002630 <SC_Handler+0x28>
					SC_ATR_Length++;
        }
      }
      if(card[0])
      {
        (*SCstate) = SC_ACTIVE;
 8002994:	2303      	movs	r3, #3
 8002996:	f888 3000 	strb.w	r3, [r8]
* Output         : None
* Return         : None
*******************************************************************************/
void SC_Reset(BitAction ResetState)
{
  GPIO_WriteBit(GPIO_RESET, SC_RESET, ResetState);
 800299a:	481f      	ldr	r0, [pc, #124]	; (8002a18 <SC_Handler+0x410>)
 800299c:	2108      	movs	r1, #8
 800299e:	2201      	movs	r2, #1
 80029a0:	f002 fca6 	bl	80052f0 <GPIO_WriteBit>
 80029a4:	f898 3000 	ldrb.w	r3, [r8]
 80029a8:	e699      	b.n	80026de <SC_Handler+0xd6>
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
      {
        SC_ResponceStatus->SW1 = locData;
 80029aa:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80029ae:	7523      	strb	r3, [r4, #20]
    }

    /* Or receive body data from SC ------------------------------------------*/
    else if (SC_ADPU->Body.LE)
    {
      for(i = 0; i < SC_ADPU->Body.LE; i++)
 80029b0:	260a      	movs	r6, #10
    }
/* Wait SW2 ------------------------------------------------------------*/   
    i = 0;
    while(i < 10)
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
 80029b2:	4628      	mov	r0, r5
 80029b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029b8:	f7ff fb20 	bl	8001ffc <USART_ByteReceive>
 80029bc:	2801      	cmp	r0, #1
 80029be:	d002      	beq.n	80029c6 <SC_Handler+0x3be>
        i++;
      }
    }
/* Wait SW2 ------------------------------------------------------------*/   
    i = 0;
    while(i < 10)
 80029c0:	3e01      	subs	r6, #1
 80029c2:	d1f6      	bne.n	80029b2 <SC_Handler+0x3aa>
 80029c4:	e634      	b.n	8002630 <SC_Handler+0x28>
    {
      if(USART_ByteReceive(&locData, SC_Receive_Timeout) == SUCCESS)
      {
        SC_ResponceStatus->SW2 = locData;
 80029c6:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80029ca:	7563      	strb	r3, [r4, #21]
 80029cc:	e630      	b.n	8002630 <SC_Handler+0x28>
  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
  {
 		return (SC_GET_NO_STATUS);
	}

  if(((locData & (u8)0xF0) != 0x60) && ((locData & (u8)0xF0) != 0x90))
 80029ce:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80029d2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80029d6:	2a60      	cmp	r2, #96	; 0x60
 80029d8:	d002      	beq.n	80029e0 <SC_Handler+0x3d8>
 80029da:	2a90      	cmp	r2, #144	; 0x90
 80029dc:	f47f ae28 	bne.w	8002630 <SC_Handler+0x28>
  {
 		return (SC_GET_WRONG_STATUS);
	}

  if (((locData & (u8)0xFE) == (((u8)~(SC_ADPU->Header.INS)) & (u8)0xFE))||((locData & (u8)0xFE) == (SC_ADPU->Header.INS & (u8)0xFE)))
 80029e0:	7872      	ldrb	r2, [r6, #1]
 80029e2:	43d1      	mvns	r1, r2
 80029e4:	4059      	eors	r1, r3
 80029e6:	f011 0ffe 	tst.w	r1, #254	; 0xfe
 80029ea:	d003      	beq.n	80029f4 <SC_Handler+0x3ec>
 80029ec:	405a      	eors	r2, r3
 80029ee:	f012 0ffe 	tst.w	r2, #254	; 0xfe
 80029f2:	d101      	bne.n	80029f8 <SC_Handler+0x3f0>
  {
    SC_ResponceStatus->Data[0] = locData;/* ACK received */
 80029f4:	7023      	strb	r3, [r4, #0]
 80029f6:	e61b      	b.n	8002630 <SC_Handler+0x28>
 		return (SC_GET_ACK_STATUS);
		
   }

/* SW1 received */
  SC_ResponceStatus->SW1 = locData;
 80029f8:	7523      	strb	r3, [r4, #20]
  if((USART_ByteReceive(&locData, SC_Receive_Timeout)) != SUCCESS)
 80029fa:	4638      	mov	r0, r7
 80029fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a00:	f7ff fafc 	bl	8001ffc <USART_ByteReceive>
 8002a04:	2801      	cmp	r0, #1
 8002a06:	f47f ae13 	bne.w	8002630 <SC_Handler+0x28>
  {
 		return (SC_GET_WRONG_STATUS);
	}

/* SW2 received */
  SC_ResponceStatus->SW2 = locData;
 8002a0a:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8002a0e:	7563      	strb	r3, [r4, #21]
 8002a10:	e60e      	b.n	8002630 <SC_Handler+0x28>
 8002a12:	bf00      	nop
 8002a14:	20002e4a 	.word	0x20002e4a
 8002a18:	40010c00 	.word	0x40010c00

08002a1c <WaitForATR>:
						FALSE		No ATR detected 

*******************************************************************************/

int WaitForATR (void)
{
 8002a1c:	b530      	push	{r4, r5, lr}
  SC_State SCState = SC_POWER_OFF;
  SC_ADPU_Commands SC_ADPU;

	SC_A2R.cATR_Valid = FALSE;				// invalidate last ATR data
 8002a1e:	4c14      	ldr	r4, [pc, #80]	; (8002a70 <WaitForATR+0x54>)
 8002a20:	2300      	movs	r3, #0
						FALSE		No ATR detected 

*******************************************************************************/

int WaitForATR (void)
{
 8002a22:	b089      	sub	sp, #36	; 0x24
  SC_State SCState = SC_POWER_OFF;
  SC_ADPU_Commands SC_ADPU;

	SC_A2R.cATR_Valid = FALSE;				// invalidate last ATR data
 8002a24:	7023      	strb	r3, [r4, #0]

  SCState            = SC_POWER_ON;
 8002a26:	f88d 3003 	strb.w	r3, [sp, #3]

  SC_ADPU.Header.CLA = 0x00;
 8002a2a:	f88d 3004 	strb.w	r3, [sp, #4]
  SC_ADPU.Header.INS = SC_GET_A2R;
 8002a2e:	f88d 3005 	strb.w	r3, [sp, #5]
  SC_ADPU.Header.P1  = 0x00;
 8002a32:	f88d 3006 	strb.w	r3, [sp, #6]
  SC_ADPU.Header.P2  = 0x00;
 8002a36:	f88d 3007 	strb.w	r3, [sp, #7]
  SC_ADPU.Body.LC    = 0x00;
 8002a3a:	f88d 3008 	strb.w	r3, [sp, #8]
 
  while(SC_ACTIVE_ON_T0 != SCState) 
  {
    SC_Handler(&SCState, &SC_ADPU, &SC_Responce);
 8002a3e:	f10d 0003 	add.w	r0, sp, #3
 8002a42:	a901      	add	r1, sp, #4
 8002a44:	4a0b      	ldr	r2, [pc, #44]	; (8002a74 <WaitForATR+0x58>)
 8002a46:	f7ff fddf 	bl	8002608 <SC_Handler>

		if (SC_POWER_OFF == SCState) 
 8002a4a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002a4e:	2b05      	cmp	r3, #5
 8002a50:	d009      	beq.n	8002a66 <WaitForATR+0x4a>
  SC_ADPU.Header.INS = SC_GET_A2R;
  SC_ADPU.Header.P1  = 0x00;
  SC_ADPU.Header.P2  = 0x00;
  SC_ADPU.Body.LC    = 0x00;
 
  while(SC_ACTIVE_ON_T0 != SCState) 
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	d1f3      	bne.n	8002a3e <WaitForATR+0x22>
      SC_DeInit(); 										/* Disable Smartcard interface */
			return (FALSE);
		}
  }

	SC_A2R.cATR_Valid = TRUE;				// get ATR data
 8002a56:	2501      	movs	r5, #1

	CCID_SetCardState (TRUE);
 8002a58:	4628      	mov	r0, r5
      SC_DeInit(); 										/* Disable Smartcard interface */
			return (FALSE);
		}
  }

	SC_A2R.cATR_Valid = TRUE;				// get ATR data
 8002a5a:	7025      	strb	r5, [r4, #0]

	CCID_SetCardState (TRUE);
 8002a5c:	f7fe f8be 	bl	8000bdc <CCID_SetCardState>
 8002a60:	4628      	mov	r0, r5

	return (TRUE);
}
 8002a62:	b009      	add	sp, #36	; 0x24
 8002a64:	bd30      	pop	{r4, r5, pc}
  {
    SC_Handler(&SCState, &SC_ADPU, &SC_Responce);

		if (SC_POWER_OFF == SCState) 
		{
      SC_DeInit(); 										/* Disable Smartcard interface */
 8002a66:	f7ff fb8d 	bl	8002184 <SC_DeInit>
			return (FALSE);
 8002a6a:	2000      	movs	r0, #0
	SC_A2R.cATR_Valid = TRUE;				// get ATR data

	CCID_SetCardState (TRUE);

	return (TRUE);
}
 8002a6c:	b009      	add	sp, #36	; 0x24
 8002a6e:	bd30      	pop	{r4, r5, pc}
 8002a70:	20002e34 	.word	0x20002e34
 8002a74:	20002e64 	.word	0x20002e64

08002a78 <CRD_SendCommand>:
	unsigned char  cSendData;

	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
 8002a78:	2904      	cmp	r1, #4

int CRD_SendCommand ( unsigned char *pTransmitBuffer,	
											unsigned int   nCommandSize,
											unsigned int   nExpectedAnswerSize,
											unsigned int  *nReceivedAnswerSize)
{
 8002a7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a7e:	460e      	mov	r6, r1
 8002a80:	4604      	mov	r4, r0
 8002a82:	461f      	mov	r7, r3
	unsigned char  cSendData;

	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
 8002a84:	d042      	beq.n	8002b0c <CRD_SendCommand+0x94>
			*nReceivedAnswerSize = 4;
			return (SC_GET_STATUS);
		}
	} 

SwitchSmartcardLED (DISABLE);
 8002a86:	2000      	movs	r0, #0
 8002a88:	f7fd fca4 	bl	80003d4 <SwitchSmartcardLED>



 	for (i=0;i<nCommandSize;i++)
 8002a8c:	b18e      	cbz	r6, 8002ab2 <CRD_SendCommand+0x3a>

int CRD_SendCommand ( unsigned char *pTransmitBuffer,	
											unsigned int   nCommandSize,
											unsigned int   nExpectedAnswerSize,
											unsigned int  *nReceivedAnswerSize)
{
 8002a8e:	2300      	movs	r3, #0
 8002a90:	461d      	mov	r5, r3
 8002a92:	e001      	b.n	8002a98 <CRD_SendCommand+0x20>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002a94:	42ae      	cmp	r6, r5
 8002a96:	d90c      	bls.n	8002ab2 <CRD_SendCommand+0x3a>
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);
 8002a98:	5ce0      	ldrb	r0, [r4, r3]
 8002a9a:	f7ff facb 	bl	8002034 <SendDatabyte>

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002a9e:	3501      	adds	r5, #1
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);

		if (-1 != nRecData)
 8002aa0:	3001      	adds	r0, #1

SwitchSmartcardLED (DISABLE);



 	for (i=0;i<nCommandSize;i++)
 8002aa2:	462b      	mov	r3, r5
	{
		cSendData	= pTransmitBuffer[i];
		nRecData  = SendDatabyte (cSendData);

		if (-1 != nRecData)
 8002aa4:	d0f6      	beq.n	8002a94 <CRD_SendCommand+0x1c>
		{
nRecData = 33;
SwitchSmartcardLED (ENABLE);
 8002aa6:	2001      	movs	r0, #1
 8002aa8:	f7fd fc94 	bl	80003d4 <SwitchSmartcardLED>
			return (nRecData);
 8002aac:	2021      	movs	r0, #33	; 0x21
 8002aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		}
#endif
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);
 8002ab2:	4830      	ldr	r0, [pc, #192]	; (8002b74 <CRD_SendCommand+0xfc>)
 8002ab4:	f004 fbb0 	bl	8007218 <USART_ReceiveData>

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002ab8:	2200      	movs	r2, #0
	{
		pTransmitBuffer[i] = 0xa5;
 8002aba:	20a5      	movs	r0, #165	; 0xa5
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002abc:	f240 1105 	movw	r1, #261	; 0x105
	{
		pTransmitBuffer[i] = 0xa5;
 8002ac0:	54a0      	strb	r0, [r4, r2]
	}

/* Flush the USART1 DR */
(void)USART_ReceiveData(USART1);

 	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)
 8002ac2:	3201      	adds	r2, #1
 8002ac4:	428a      	cmp	r2, r1
 8002ac6:	d1fb      	bne.n	8002ac0 <CRD_SendCommand+0x48>
 8002ac8:	2500      	movs	r5, #0
 8002aca:	46aa      	mov	sl, r5
 8002acc:	4626      	mov	r6, r4
 8002ace:	f04f 0801 	mov.w	r8, #1
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 8002ad2:	f240 1905 	movw	r9, #261	; 0x105
 8002ad6:	e007      	b.n	8002ae8 <CRD_SendCommand+0x70>
					 		nStatus = SC_GET_WRONG_STATUS;
						}
						break;							
  	}

		if ((1 == i) && (SC_GET_WRONG_STATUS == nStatus))			 // Get Error code
 8002ad8:	2d01      	cmp	r5, #1
 8002ada:	d02a      	beq.n	8002b32 <CRD_SendCommand+0xba>
		pTransmitBuffer[i] = 0xa5;
	}

/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
 8002adc:	45c8      	cmp	r8, r9
 8002ade:	d026      	beq.n	8002b2e <CRD_SendCommand+0xb6>
 8002ae0:	3501      	adds	r5, #1
 8002ae2:	f108 0801 	add.w	r8, r8, #1
 8002ae6:	3601      	adds	r6, #1
		if (0 == i)
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
		}

		if((USART_ByteReceive(&pTransmitBuffer[i],nDelayTime)) != SUCCESS)
 8002ae8:	4630      	mov	r0, r6
/* Get answer */
//
	for (i=0;i<ICC_MESSAGE_BUFFER_MAX_LENGTH-USB_MESSAGE_HEADER_SIZE;i++)			 // max buffer size (had to be checked)
	{
		nDelayTime = SC_Receive_Timeout;
		if (0 == i)
 8002aea:	b365      	cbz	r5, 8002b46 <CRD_SendCommand+0xce>
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
		}

		if((USART_ByteReceive(&pTransmitBuffer[i],nDelayTime)) != SUCCESS)
 8002aec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002af0:	f7ff fa84 	bl	8001ffc <USART_ByteReceive>
 8002af4:	2801      	cmp	r0, #1
 8002af6:	d0ef      	beq.n	8002ad8 <CRD_SendCommand+0x60>
		}
	}
	else
#endif /* GERMALTO_CARD */
	{
		*nReceivedAnswerSize = i;
 8002af8:	603d      	str	r5, [r7, #0]
	}

SwitchSmartcardLED (ENABLE);
 8002afa:	2001      	movs	r0, #1
 8002afc:	f7fd fc6a 	bl	80003d4 <SwitchSmartcardLED>

	if (0 == *nReceivedAnswerSize) 
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	b953      	cbnz	r3, 8002b1a <CRD_SendCommand+0xa2>
	{
		*nReceivedAnswerSize = 2;
 8002b04:	2002      	movs	r0, #2
 8002b06:	6038      	str	r0, [r7, #0]
		return (SC_GET_NO_STATUS);
 8002b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
	{
		if ((0xff == pTransmitBuffer[0]) &&
 8002b0c:	7803      	ldrb	r3, [r0, #0]
 8002b0e:	2bff      	cmp	r3, #255	; 0xff
 8002b10:	d006      	beq.n	8002b20 <CRD_SendCommand+0xa8>
			*nReceivedAnswerSize = 4;
			return (SC_GET_STATUS);
		}
	} 

SwitchSmartcardLED (DISABLE);
 8002b12:	2000      	movs	r0, #0
 8002b14:	f7fd fc5e 	bl	80003d4 <SwitchSmartcardLED>
 8002b18:	e7b9      	b.n	8002a8e <CRD_SendCommand+0x16>
	{
		*nReceivedAnswerSize = 2;
		return (SC_GET_NO_STATUS);
	}

	return (SC_GET_STATUS);
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	nStatus = SC_GET_STATUS;

/* Test for baudrate set */
	if (4 == nCommandSize)
	{
		if ((0xff == pTransmitBuffer[0]) &&
 8002b20:	7843      	ldrb	r3, [r0, #1]
 8002b22:	2b11      	cmp	r3, #17
 8002b24:	d1f5      	bne.n	8002b12 <CRD_SendCommand+0x9a>
		    (0x11 == pTransmitBuffer[1]))
		{
			*nReceivedAnswerSize = 4;
 8002b26:	6039      	str	r1, [r7, #0]
			return (SC_GET_STATUS);
 8002b28:	2000      	movs	r0, #0
 8002b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b2e:	4645      	mov	r5, r8
 8002b30:	e7e2      	b.n	8002af8 <CRD_SendCommand+0x80>
					 		nStatus = SC_GET_WRONG_STATUS;
						}
						break;							
  	}

		if ((1 == i) && (SC_GET_WRONG_STATUS == nStatus))			 // Get Error code
 8002b32:	f1ba 0f03 	cmp.w	sl, #3
 8002b36:	d1d3      	bne.n	8002ae0 <CRD_SendCommand+0x68>
		{
			*nReceivedAnswerSize = 2;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	603b      	str	r3, [r7, #0]
SwitchSmartcardLED (ENABLE);
 8002b3c:	f7fd fc4a 	bl	80003d4 <SwitchSmartcardLED>
			return (nStatus);
 8002b40:	4650      	mov	r0, sl
 8002b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (0 == i)
		{
			nDelayTime = SC_Receive_Timeout * 10000L;	 // Long long wait for first byte, allow card to work 
		}

		if((USART_ByteReceive(&pTransmitBuffer[i],nDelayTime)) != SUCCESS)
 8002b46:	490c      	ldr	r1, [pc, #48]	; (8002b78 <CRD_SendCommand+0x100>)
 8002b48:	f7ff fa58 	bl	8001ffc <USART_ByteReceive>
 8002b4c:	2801      	cmp	r0, #1
 8002b4e:	d1d3      	bne.n	8002af8 <CRD_SendCommand+0x80>

		switch (i)
		{
				case 0 :
// ACK byte ?
					  if (((pTransmitBuffer[i] & (u8)0xFE) == (((u8)~(pTransmitBuffer[1])) & (u8)0xFE)) ||
 8002b50:	7862      	ldrb	r2, [r4, #1]
 8002b52:	7833      	ldrb	r3, [r6, #0]
 8002b54:	43d1      	mvns	r1, r2
 8002b56:	4059      	eors	r1, r3
 8002b58:	f011 0ffe 	tst.w	r1, #254	; 0xfe
 8002b5c:	d0c0      	beq.n	8002ae0 <CRD_SendCommand+0x68>
					      ((pTransmitBuffer[i] & (u8)0xFE) ==        (pTransmitBuffer[1]   & (u8)0xFE)))
 8002b5e:	405a      	eors	r2, r3

		switch (i)
		{
				case 0 :
// ACK byte ?
					  if (((pTransmitBuffer[i] & (u8)0xFE) == (((u8)~(pTransmitBuffer[1])) & (u8)0xFE)) ||
 8002b60:	f012 0ffe 	tst.w	r2, #254	; 0xfe
 8002b64:	d0bc      	beq.n	8002ae0 <CRD_SendCommand+0x68>
					      ((pTransmitBuffer[i] & (u8)0xFE) ==        (pTransmitBuffer[1]   & (u8)0xFE)))
					  {
							break;
						}
// Get Error state					
					  if(((pTransmitBuffer[i] & (u8)0xF0) == 0x60)) // ||  ((pTransmitBuffer[i] & (u8)0xF0) == 0x90))
 8002b66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
					  {
					 		nStatus = SC_GET_WRONG_STATUS;
 8002b6a:	2b60      	cmp	r3, #96	; 0x60
 8002b6c:	bf08      	it	eq
 8002b6e:	f04f 0a03 	moveq.w	sl, #3
 8002b72:	e7b5      	b.n	8002ae0 <CRD_SendCommand+0x68>
 8002b74:	40013800 	.word	0x40013800
 8002b78:	13880000 	.word	0x13880000

08002b7c <InvalidateATR>:

*******************************************************************************/

void InvalidateATR (void)
{
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002b7c:	4b01      	ldr	r3, [pc, #4]	; (8002b84 <InvalidateATR+0x8>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	701a      	strb	r2, [r3, #0]
 8002b82:	4770      	bx	lr
 8002b84:	20002e34 	.word	0x20002e34

08002b88 <initSCHardware>:
  initSCHardware

*******************************************************************************/

void initSCHardware (void)
{
 8002b88:	b570      	push	{r4, r5, r6, lr}
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002b8a:	4b3b      	ldr	r3, [pc, #236]	; (8002c78 <initSCHardware+0xf0>)
  initSCHardware

*******************************************************************************/

void initSCHardware (void)
{
 8002b8c:	b082      	sub	sp, #8
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002b8e:	2400      	movs	r4, #0
 8002b90:	701c      	strb	r4, [r3, #0]
* Return         : None
*******************************************************************************/
static void RCC_Configuration(void)
{   
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8002b92:	f002 feaf 	bl	80058f4 <RCC_DeInit>
 
  /* Enable HSE */
  RCC_HSEConfig(RCC_HSE_ON);
 8002b96:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002b9a:	f002 fec9 	bl	8005930 <RCC_HSEConfig>
 
  /* Wait till HSE is ready */
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8002b9e:	f002 fee3 	bl	8005968 <RCC_WaitForHSEStartUp>
 8002ba2:	4b36      	ldr	r3, [pc, #216]	; (8002c7c <initSCHardware+0xf4>)
 8002ba4:	7118      	strb	r0, [r3, #4]
 
  if(HSEStartUpStatus == SUCCESS)
 8002ba6:	791d      	ldrb	r5, [r3, #4]
 8002ba8:	b2ed      	uxtb	r5, r5
 8002baa:	2d01      	cmp	r5, #1
 8002bac:	d03d      	beq.n	8002c2a <initSCHardware+0xa2>
    while(RCC_GetSYSCLKSource() != 0x08)
    {
    }
  }
  /* Enable GPIO_LED, GPIO SC OFF and AFIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002bae:	2001      	movs	r0, #1
 8002bb0:	4601      	mov	r1, r0
 8002bb2:	f002 ffdf 	bl	8005b74 <RCC_APB2PeriphClockCmd>
#ifdef  VECT_TAB_RAM  
  /* Set the Vector Table base location at 0x20000000 */ 
  NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  /* VECT_TAB_FLASH  */
  /* Set the Vector Table base location at 0x08000000 */ 
  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002bbc:	f000 fe48 	bl	8003850 <NVIC_SetVectorTable>
#endif
  
  /* Configure one bit for preemption priority */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8002bc0:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8002bc4:	f000 fe02 	bl	80037cc <NVIC_PriorityGroupConfig>
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002bc8:	2400      	movs	r4, #0
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8002bca:	a801      	add	r0, sp, #4
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
 8002bcc:	2317      	movs	r3, #23
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002bce:	2501      	movs	r5, #1
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
 8002bd0:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002bd4:	f88d 5007 	strb.w	r5, [sp, #7]
  
  /* Clear the SC_EXTI_IRQ Pending Bit */
  //NVIC_ClearIRQChannelPendingBit(SC_EXTI_IRQ);

  NVIC_InitStructure.NVIC_IRQChannel = SC_EXTI_IRQ;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002bd8:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002bdc:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8002be0:	f000 fdfe 	bl	80037e0 <NVIC_Init>

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_Init(&NVIC_InitStructure);
 8002be4:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8002be6:	2325      	movs	r3, #37	; 0x25
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8002be8:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8002bec:	f88d 3004 	strb.w	r3, [sp, #4]
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 8002bf0:	4e23      	ldr	r6, [pc, #140]	; (8002c80 <initSCHardware+0xf8>)
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_Init(&NVIC_InitStructure);
 8002bf2:	f000 fdf5 	bl	80037e0 <NVIC_Init>
 8002bf6:	4b23      	ldr	r3, [pc, #140]	; (8002c84 <initSCHardware+0xfc>)
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 8002bf8:	4a23      	ldr	r2, [pc, #140]	; (8002c88 <initSCHardware+0x100>)
 8002bfa:	25f0      	movs	r5, #240	; 0xf0
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 8002bfc:	2007      	movs	r0, #7
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 8002bfe:	605e      	str	r6, [r3, #4]

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002c00:	a901      	add	r1, sp, #4
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 8002c02:	f882 5023 	strb.w	r5, [r2, #35]	; 0x23

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8002c06:	2630      	movs	r6, #48	; 0x30
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 8002c08:	609c      	str	r4, [r3, #8]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002c0a:	2203      	movs	r2, #3
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 8002c0c:	6018      	str	r0, [r3, #0]
/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8002c0e:	2510      	movs	r5, #16
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002c10:	481e      	ldr	r0, [pc, #120]	; (8002c8c <initSCHardware+0x104>)
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002c12:	f88d 2006 	strb.w	r2, [sp, #6]

/* Enable SMARTCARD_POWER_PORT clock */
//  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);		//  already done 

/* Configure SMARTCARD_POWER_PINs as output push-pull */
  GPIO_InitStructure.GPIO_Pin   = SMARTCARD_POWER_PIN_1 | SMARTCARD_POWER_PIN_2;
 8002c16:	f8ad 6004 	strh.w	r6, [sp, #4]
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_Out_PP;
 8002c1a:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(SMARTCARD_POWER_PORT, &GPIO_InitStructure);
 8002c1e:	f002 fae5 	bl	80051ec <GPIO_Init>
  GPIO_Configuration_Smartcard ();

  /* Configure the EXTI Controller */
 //EXTI_Configuration();

  SmartcardOn ();
 8002c22:	f7ff fa65 	bl	80020f0 <SmartcardOn>
}
 8002c26:	b002      	add	sp, #8
 8002c28:	bd70      	pop	{r4, r5, r6, pc}
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 
  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);		// RB necessary  ??
 8002c2a:	2010      	movs	r0, #16
 8002c2c:	f001 fdd4 	bl	80047d8 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);											// RB necessary  ??
 8002c30:	2002      	movs	r0, #2
 8002c32:	f001 fdbb 	bl	80047ac <FLASH_SetLatency>
    
    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8002c36:	4620      	mov	r0, r4
 8002c38:	f002 fee2 	bl	8005a00 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8002c3c:	4620      	mov	r0, r4
 8002c3e:	f002 fef3 	bl	8005a28 <RCC_PCLK2Config>
 
    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 8002c42:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002c46:	f002 fee5 	bl	8005a14 <RCC_PCLK1Config>
 
    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_6);// RB RCC_PLLMul_9);
 8002c4a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002c4e:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8002c52:	f002 feb3 	bl	80059bc <RCC_PLLConfig>
 
    /* Enable PLL */ 
    RCC_PLLCmd(ENABLE);
 8002c56:	4628      	mov	r0, r5
 8002c58:	f002 feba 	bl	80059d0 <RCC_PLLCmd>
 
    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8002c5c:	2039      	movs	r0, #57	; 0x39
 8002c5e:	f002 ffcb 	bl	8005bf8 <RCC_GetFlagStatus>
 8002c62:	2800      	cmp	r0, #0
 8002c64:	d0fa      	beq.n	8002c5c <initSCHardware+0xd4>
    {
    }
 
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8002c66:	2002      	movs	r0, #2
 8002c68:	f002 feb8 	bl	80059dc <RCC_SYSCLKConfig>
 
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 8002c6c:	f002 fec0 	bl	80059f0 <RCC_GetSYSCLKSource>
 8002c70:	2808      	cmp	r0, #8
 8002c72:	d1fb      	bne.n	8002c6c <initSCHardware+0xe4>
 8002c74:	e79b      	b.n	8002bae <initSCHardware+0x26>
 8002c76:	bf00      	nop
 8002c78:	20002e34 	.word	0x20002e34
 8002c7c:	20000008 	.word	0x20000008
 8002c80:	000afc7f 	.word	0x000afc7f
 8002c84:	e000e010 	.word	0xe000e010
 8002c88:	e000ed00 	.word	0xe000ed00
 8002c8c:	40010c00 	.word	0x40010c00

08002c90 <RestartSmartcard>:
  Restart ths smartcard and set the communication parameter 

*******************************************************************************/

char RestartSmartcard (void)
{
 8002c90:	b508      	push	{r3, lr}

*******************************************************************************/

void InvalidateATR (void)
{
	SC_A2R.cATR_Valid = FALSE;				// invalidate ATR data
 8002c92:	4b05      	ldr	r3, [pc, #20]	; (8002ca8 <RestartSmartcard+0x18>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
  int n;

  InvalidateATR ();			

	n  = 0;
 	while (FALSE == WaitForATR ())
 8002c98:	f7ff fec0 	bl	8002a1c <WaitForATR>
 8002c9c:	b110      	cbz	r0, 8002ca4 <RestartSmartcard+0x14>
		if (0 < n)
		{
			return (FALSE);
		}
	}
  SC_PTSConfig();
 8002c9e:	f7ff fae7 	bl	8002270 <SC_PTSConfig>

//  Delay_noUSBCheck (40);

	return (TRUE);
 8002ca2:	2001      	movs	r0, #1
}
 8002ca4:	bd08      	pop	{r3, pc}
 8002ca6:	bf00      	nop
 8002ca8:	20002e34 	.word	0x20002e34

08002cac <SmartCardInitInterface>:
  SmartCardInitInterface

*******************************************************************************/

void SmartCardInitInterface (void)
{
 8002cac:	b538      	push	{r3, r4, r5, lr}
	initSCHardware ();
 8002cae:	f7ff ff6b 	bl	8002b88 <initSCHardware>
 8002cb2:	4c0c      	ldr	r4, [pc, #48]	; (8002ce4 <SmartCardInitInterface+0x38>)
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
  TimingDelay = nCount;
 8002cb4:	2501      	movs	r5, #1
void SmartCardInitInterface (void)
{
	initSCHardware ();


	while (FALSE == WaitForATR ())
 8002cb6:	f7ff feb1 	bl	8002a1c <WaitForATR>
 8002cba:	b938      	cbnz	r0, 8002ccc <SmartCardInitInterface+0x20>
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
  TimingDelay = nCount;
 8002cbc:	6025      	str	r5, [r4, #0]

  /* Enable the SysTick Counter */
  //SysTick_CounterCmd(SysTick_Counter_Enable);
  
  while(TimingDelay != 0)
 8002cbe:	6823      	ldr	r3, [r4, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1fc      	bne.n	8002cbe <SmartCardInitInterface+0x12>
void SmartCardInitInterface (void)
{
	initSCHardware ();


	while (FALSE == WaitForATR ())
 8002cc4:	f7ff feaa 	bl	8002a1c <WaitForATR>
 8002cc8:	2800      	cmp	r0, #0
 8002cca:	d0f7      	beq.n	8002cbc <SmartCardInitInterface+0x10>
	{
		Delay_noUSBCheck (1);
	}

/* Apply the Procedure Type Selection (PTS) */
 SC_PTSConfig();
 8002ccc:	f7ff fad0 	bl	8002270 <SC_PTSConfig>
* Output         : None
* Return         : None
*******************************************************************************/
void Delay_noUSBCheck (u32 nCount)
{
  TimingDelay = nCount;
 8002cd0:	2328      	movs	r3, #40	; 0x28
 8002cd2:	6023      	str	r3, [r4, #0]

  /* Enable the SysTick Counter */
  //SysTick_CounterCmd(SysTick_Counter_Enable);
  
  while(TimingDelay != 0)
 8002cd4:	6823      	ldr	r3, [r4, #0]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1fc      	bne.n	8002cd4 <SmartCardInitInterface+0x28>

/* Inserts delay(400ms) for Smartcard clock resynchronisation */
  Delay_noUSBCheck (40);

/* Smartcard is ready to work */
 SwitchSmartcardLED (ENABLE);
 8002cda:	2001      	movs	r0, #1

}
 8002cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

/* Inserts delay(400ms) for Smartcard clock resynchronisation */
  Delay_noUSBCheck (40);

/* Smartcard is ready to work */
 SwitchSmartcardLED (ENABLE);
 8002ce0:	f7fd bb78 	b.w	80003d4 <SwitchSmartcardLED>
 8002ce4:	200009b4 	.word	0x200009b4

08002ce8 <USB_CCID_Storage_SetDeviceAddress>:
* Return         : None.
*******************************************************************************/

void USB_CCID_Storage_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8002ce8:	4b01      	ldr	r3, [pc, #4]	; (8002cf0 <USB_CCID_Storage_SetDeviceAddress+0x8>)
 8002cea:	2204      	movs	r2, #4
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	4770      	bx	lr
 8002cf0:	20002bf4 	.word	0x20002bf4

08002cf4 <USB_CCID_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Status_Out(void)
{
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop

08002cf8 <USB_CCID_Data_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 8002cf8:	b510      	push	{r4, lr}
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002cfa:	4b1d      	ldr	r3, [pc, #116]	; (8002d70 <USB_CCID_Data_Setup+0x78>)
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
 8002cfc:	2806      	cmp	r0, #6
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	781a      	ldrb	r2, [r3, #0]
 8002d02:	f002 027f 	and.w	r2, r2, #127	; 0x7f
RESULT USB_CCID_Data_Setup(uint8_t RequestNo)
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
 8002d06:	d003      	beq.n	8002d10 <USB_CCID_Data_Setup+0x18>
           && RequestNo == GET_PROTOCOL)
  {
    CopyRoutine = Keyboard_GetProtocolValue;
  } */
  /*** GET_PROTOCOL, GET_REPORT, SET_REPORT ***/
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
 8002d08:	2a21      	cmp	r2, #33	; 0x21
 8002d0a:	d00d      	beq.n	8002d28 <USB_CCID_Data_Setup+0x30>
    }
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8002d0c:	2002      	movs	r0, #2
 8002d0e:	bd10      	pop	{r4, pc}
{
 	  uint8_t *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((RequestNo == GET_DESCRIPTOR)
      && (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002d10:	2a01      	cmp	r2, #1
 8002d12:	d1fb      	bne.n	8002d0c <USB_CCID_Data_Setup+0x14>
      && (pInformation->USBwIndex0 == 0))
 8002d14:	795a      	ldrb	r2, [r3, #5]
 8002d16:	2a00      	cmp	r2, #0
 8002d18:	d1f8      	bne.n	8002d0c <USB_CCID_Data_Setup+0x14>

  {

    if (pInformation->USBwValue1 == REPORT_DESCRIPTOR)
 8002d1a:	789a      	ldrb	r2, [r3, #2]
 8002d1c:	2a22      	cmp	r2, #34	; 0x22
 8002d1e:	d025      	beq.n	8002d6c <USB_CCID_Data_Setup+0x74>
    {
      CopyRoutine = Keyboard_GetReportDescriptor;
    }
    else if (pInformation->USBwValue1 == HID_DESCRIPTOR_TYPE)
 8002d20:	2a21      	cmp	r2, #33	; 0x21
 8002d22:	d1f3      	bne.n	8002d0c <USB_CCID_Data_Setup+0x14>
    {
      CopyRoutine = Keyboard_GetHIDDescriptor;
 8002d24:	4a13      	ldr	r2, [pc, #76]	; (8002d74 <USB_CCID_Data_Setup+0x7c>)
 8002d26:	e015      	b.n	8002d54 <USB_CCID_Data_Setup+0x5c>
    CopyRoutine = Keyboard_GetProtocolValue;
  } */
  /*** GET_PROTOCOL, GET_REPORT, SET_REPORT ***/
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
  {         
    switch( RequestNo )
 8002d28:	2803      	cmp	r0, #3
 8002d2a:	d012      	beq.n	8002d52 <USB_CCID_Data_Setup+0x5a>
 8002d2c:	2809      	cmp	r0, #9
 8002d2e:	d006      	beq.n	8002d3e <USB_CCID_Data_Setup+0x46>
 8002d30:	2801      	cmp	r0, #1
 8002d32:	d1eb      	bne.n	8002d0c <USB_CCID_Data_Setup+0x14>
    {
      case GET_PROTOCOL:
        CopyRoutine = Keyboard_GetProtocolValue;
        break;
      case GET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
 8002d34:	789a      	ldrb	r2, [r3, #2]
 8002d36:	2a03      	cmp	r2, #3
 8002d38:	d1e8      	bne.n	8002d0c <USB_CCID_Data_Setup+0x14>
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_GetReport_Feature;
 8002d3a:	4a0f      	ldr	r2, [pc, #60]	; (8002d78 <USB_CCID_Data_Setup+0x80>)
 8002d3c:	e00a      	b.n	8002d54 <USB_CCID_Data_Setup+0x5c>
          case HID_INPUT:
            break;
        }
        break;
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
 8002d3e:	789a      	ldrb	r2, [r3, #2]
 8002d40:	2a02      	cmp	r2, #2
 8002d42:	d00e      	beq.n	8002d62 <USB_CCID_Data_Setup+0x6a>
 8002d44:	2a03      	cmp	r2, #3
 8002d46:	d1e1      	bne.n	8002d0c <USB_CCID_Data_Setup+0x14>
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
 8002d48:	490c      	ldr	r1, [pc, #48]	; (8002d7c <USB_CCID_Data_Setup+0x84>)
			RequestType = HID_FEATURE;
 8002d4a:	704a      	strb	r2, [r1, #1]
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
 8002d4c:	7008      	strb	r0, [r1, #0]
        break;
      case SET_REPORT:
        switch( pInformation->USBwValue1 )          // report type
        {
          case HID_FEATURE:
            CopyRoutine = Keyboard_SetReport_Feature;
 8002d4e:	4a0c      	ldr	r2, [pc, #48]	; (8002d80 <USB_CCID_Data_Setup+0x88>)
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
 8002d50:	e000      	b.n	8002d54 <USB_CCID_Data_Setup+0x5c>
  else if ( (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT)) )
  {         
    switch( RequestNo )
    {
      case GET_PROTOCOL:
        CopyRoutine = Keyboard_GetProtocolValue;
 8002d52:	4a0c      	ldr	r2, [pc, #48]	; (8002d84 <USB_CCID_Data_Setup+0x8c>)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8002d54:	2400      	movs	r4, #0
  (*CopyRoutine)(0);
 8002d56:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8002d58:	619a      	str	r2, [r3, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8002d5a:	825c      	strh	r4, [r3, #18]
  (*CopyRoutine)(0);
 8002d5c:	4790      	blx	r2
  return USB_SUCCESS;
 8002d5e:	4620      	mov	r0, r4
}
 8002d60:	bd10      	pop	{r4, pc}
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
            Request = SET_REPORT;
 8002d62:	4906      	ldr	r1, [pc, #24]	; (8002d7c <USB_CCID_Data_Setup+0x84>)
			RequestType = HID_OUTPUT;
 8002d64:	704a      	strb	r2, [r1, #1]
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
            Request = SET_REPORT;
 8002d66:	7008      	strb	r0, [r1, #0]
            CopyRoutine = Keyboard_SetReport_Feature;
            Request = SET_REPORT;
			RequestType = HID_FEATURE;
            break;
          case HID_OUTPUT:
			CopyRoutine = Keyboard_SetReport_Output;
 8002d68:	4a07      	ldr	r2, [pc, #28]	; (8002d88 <USB_CCID_Data_Setup+0x90>)
            Request = SET_REPORT;
			RequestType = HID_OUTPUT;
            break;
 8002d6a:	e7f3      	b.n	8002d54 <USB_CCID_Data_Setup+0x5c>

  {

    if (pInformation->USBwValue1 == REPORT_DESCRIPTOR)
    {
      CopyRoutine = Keyboard_GetReportDescriptor;
 8002d6c:	4a07      	ldr	r2, [pc, #28]	; (8002d8c <USB_CCID_Data_Setup+0x94>)
 8002d6e:	e7f1      	b.n	8002d54 <USB_CCID_Data_Setup+0x5c>
 8002d70:	20003010 	.word	0x20003010
 8002d74:	0800300d 	.word	0x0800300d
 8002d78:	08002de1 	.word	0x08002de1
 8002d7c:	20000978 	.word	0x20000978
 8002d80:	08002e29 	.word	0x08002e29
 8002d84:	08002dc9 	.word	0x08002dc9
 8002d88:	08002e41 	.word	0x08002e41
 8002d8c:	08003001 	.word	0x08003001

08002d90 <USB_CCID_NoData_Setup>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8002d90:	4b07      	ldr	r3, [pc, #28]	; (8002db0 <USB_CCID_NoData_Setup+0x20>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	781a      	ldrb	r2, [r3, #0]
 8002d96:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002d9a:	2a21      	cmp	r2, #33	; 0x21
 8002d9c:	d001      	beq.n	8002da2 <USB_CCID_NoData_Setup+0x12>
    return Keyboard_SetProtocol();
  }

  else
  {
    return USB_UNSUPPORT;
 8002d9e:	2002      	movs	r0, #2
  }


//  return USB_UNSUPPORT;			
}
 8002da0:	4770      	bx	lr
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == SET_PROTOCOL))
 8002da2:	280b      	cmp	r0, #11
 8002da4:	d1fb      	bne.n	8002d9e <USB_CCID_NoData_Setup+0xe>
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
  ProtocolValue = wValue0;
 8002da6:	78da      	ldrb	r2, [r3, #3]
 8002da8:	4b02      	ldr	r3, [pc, #8]	; (8002db4 <USB_CCID_NoData_Setup+0x24>)
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == SET_PROTOCOL))
  {
    return Keyboard_SetProtocol();
 8002daa:	2000      	movs	r0, #0
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
  ProtocolValue = wValue0;
 8002dac:	601a      	str	r2, [r3, #0]
RESULT USB_CCID_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == SET_PROTOCOL))
  {
    return Keyboard_SetProtocol();
 8002dae:	4770      	bx	lr
 8002db0:	20003010 	.word	0x20003010
 8002db4:	20002ebc 	.word	0x20002ebc

08002db8 <USB_CCID_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT USB_CCID_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 8002db8:	b109      	cbz	r1, 8002dbe <USB_CCID_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 8002dba:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  } 
  return USB_SUCCESS;
}
 8002dbc:	4770      	bx	lr
*******************************************************************************/
RESULT USB_CCID_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 8002dbe:	2802      	cmp	r0, #2
 8002dc0:	bf34      	ite	cc
 8002dc2:	2000      	movcc	r0, #0
 8002dc4:	2002      	movcs	r0, #2
 8002dc6:	4770      	bx	lr

08002dc8 <Keyboard_GetProtocolValue>:
* Output         : None.
* Return         : address of the protocol value.
*******************************************************************************/
uint8_t *Keyboard_GetProtocolValue(uint16_t Length)
{
  if (Length == 0)
 8002dc8:	b108      	cbz	r0, 8002dce <Keyboard_GetProtocolValue+0x6>
    pInformation->Ctrl_Info.Usb_wLength = 1;
    return NULL;
  }
  else
  {
    return (uint8_t *)(&ProtocolValue);
 8002dca:	4803      	ldr	r0, [pc, #12]	; (8002dd8 <Keyboard_GetProtocolValue+0x10>)
  }
}
 8002dcc:	4770      	bx	lr
*******************************************************************************/
uint8_t *Keyboard_GetProtocolValue(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 1;
 8002dce:	4b03      	ldr	r3, [pc, #12]	; (8002ddc <Keyboard_GetProtocolValue+0x14>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	821a      	strh	r2, [r3, #16]
    return NULL;
 8002dd6:	4770      	bx	lr
 8002dd8:	20002ebc 	.word	0x20002ebc
 8002ddc:	20003010 	.word	0x20003010

08002de0 <Keyboard_GetReport_Feature>:




uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{
 8002de0:	b470      	push	{r4, r5, r6}

      if (Length == 0)
 8002de2:	b190      	cbz	r0, 8002e0a <Keyboard_GetReport_Feature+0x2a>
		//HID_GetReport_Value[1] = 0xAD; 
		//HID_GetReport_Value[2] = 0xBE;                         
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
 8002de4:	4e0c      	ldr	r6, [pc, #48]	; (8002e18 <Keyboard_GetReport_Feature+0x38>)
 8002de6:	4d0d      	ldr	r5, [pc, #52]	; (8002e1c <Keyboard_GetReport_Feature+0x3c>)
 8002de8:	4634      	mov	r4, r6
 8002dea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002dec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002dee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002df0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002df2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002df4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002df6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 8002dfa:	4d09      	ldr	r5, [pc, #36]	; (8002e20 <Keyboard_GetReport_Feature+0x40>)
		//HID_GetReport_Value[1] = 0xAD; 
		//HID_GetReport_Value[2] = 0xBE;                         
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
 8002dfc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 8002e00:	782b      	ldrb	r3, [r5, #0]
		
		
		
		
        return HID_GetReport_Value;
 8002e02:	4630      	mov	r0, r6
		//HID_GetReport_Value[3] = 0xEF;
		//HID_GetReport_Value[63] = 0xFF;
		
		memcpy(HID_GetReport_Value,HID_GetReport_Value_tmp,KEYBOARD_FEATURE_COUNT);
		//memcpy(HID_GetReport_Value,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
		HID_GetReport_Value[0]=device_status;
 8002e04:	7033      	strb	r3, [r6, #0]
		
		
		
        return HID_GetReport_Value;
      }
}
 8002e06:	bc70      	pop	{r4, r5, r6}
 8002e08:	4770      	bx	lr
uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{

      if (Length == 0)
      {
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 8002e0a:	4b06      	ldr	r3, [pc, #24]	; (8002e24 <Keyboard_GetReport_Feature+0x44>)
 8002e0c:	2240      	movs	r2, #64	; 0x40
 8002e0e:	681b      	ldr	r3, [r3, #0]
		
		
		
        return HID_GetReport_Value;
      }
}
 8002e10:	bc70      	pop	{r4, r5, r6}
uint8_t *Keyboard_GetReport_Feature(uint16_t Length)
{

      if (Length == 0)
      {
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 8002e12:	821a      	strh	r2, [r3, #16]
		
		
		
        return HID_GetReport_Value;
      }
}
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	20002f1c 	.word	0x20002f1c
 8002e1c:	20002f5c 	.word	0x20002f5c
 8002e20:	20000704 	.word	0x20000704
 8002e24:	20003010 	.word	0x20003010

08002e28 <Keyboard_SetReport_Feature>:


uint8_t *Keyboard_SetReport_Feature(uint16_t Length)
{
  
   if (Length == 0)
 8002e28:	b108      	cbz	r0, 8002e2e <Keyboard_SetReport_Feature+0x6>
      {                      
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
        return NULL;
      } else {
        return HID_SetReport_Value;
 8002e2a:	4803      	ldr	r0, [pc, #12]	; (8002e38 <Keyboard_SetReport_Feature+0x10>)
      }
  
}
 8002e2c:	4770      	bx	lr
uint8_t *Keyboard_SetReport_Feature(uint16_t Length)
{
  
   if (Length == 0)
      {                      
        pInformation->Ctrl_Info.Usb_wLength = KEYBOARD_FEATURE_COUNT;
 8002e2e:	4b03      	ldr	r3, [pc, #12]	; (8002e3c <Keyboard_SetReport_Feature+0x14>)
 8002e30:	2240      	movs	r2, #64	; 0x40
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	821a      	strh	r2, [r3, #16]
        return NULL;
 8002e36:	4770      	bx	lr
 8002e38:	20002e7c 	.word	0x20002e7c
 8002e3c:	20003010 	.word	0x20003010

08002e40 <Keyboard_SetReport_Output>:
}

uint8_t *Keyboard_SetReport_Output(uint16_t Length)
{
  
   if (Length == 0)
 8002e40:	b108      	cbz	r0, 8002e46 <Keyboard_SetReport_Output+0x6>
      {                      
        pInformation->Ctrl_Info.Usb_wLength = 1;
        return NULL;
      } else {
        return HID_SetReport_Value;
 8002e42:	4803      	ldr	r0, [pc, #12]	; (8002e50 <Keyboard_SetReport_Output+0x10>)
      }
  
}
 8002e44:	4770      	bx	lr
uint8_t *Keyboard_SetReport_Output(uint16_t Length)
{
  
   if (Length == 0)
      {                      
        pInformation->Ctrl_Info.Usb_wLength = 1;
 8002e46:	4b03      	ldr	r3, [pc, #12]	; (8002e54 <Keyboard_SetReport_Output+0x14>)
 8002e48:	2201      	movs	r2, #1
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	821a      	strh	r2, [r3, #16]
        return NULL;
 8002e4e:	4770      	bx	lr
 8002e50:	20002e7c 	.word	0x20002e7c
 8002e54:	20003010 	.word	0x20003010

08002e58 <USB_CCID_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_init(void)
{
 8002e58:	b538      	push	{r3, r4, r5, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8002e5a:	f7fd fb3f 	bl	80004dc <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8002e5e:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <USB_CCID_init+0x28>)
 8002e60:	2400      	movs	r4, #0
 8002e62:	681b      	ldr	r3, [r3, #0]
  PowerOn();


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002e64:	4d07      	ldr	r5, [pc, #28]	; (8002e84 <USB_CCID_init+0x2c>)

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();

  pInformation->Current_Configuration = 0;
 8002e66:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8002e68:	f008 f97c 	bl	800b164 <PowerOn>


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8002e6c:	4806      	ldr	r0, [pc, #24]	; (8002e88 <USB_CCID_init+0x30>)
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002e6e:	4907      	ldr	r1, [pc, #28]	; (8002e8c <USB_CCID_init+0x34>)

  bDeviceState = UNCONNECTED;
 8002e70:	4a07      	ldr	r2, [pc, #28]	; (8002e90 <USB_CCID_init+0x38>)


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8002e72:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
  PowerOn();


  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002e76:	602c      	str	r4, [r5, #0]
  wInterrupt_Mask = IMR_MSK;
 8002e78:	8003      	strh	r3, [r0, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002e7a:	600b      	str	r3, [r1, #0]

  bDeviceState = UNCONNECTED;
 8002e7c:	6014      	str	r4, [r2, #0]
 8002e7e:	bd38      	pop	{r3, r4, r5, pc}
 8002e80:	20003010 	.word	0x20003010
 8002e84:	40005c44 	.word	0x40005c44
 8002e88:	20003014 	.word	0x20003014
 8002e8c:	40005c40 	.word	0x40005c40
 8002e90:	20002bf4 	.word	0x20002bf4

08002e94 <USB_CCID_Reset>:
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002e94:	4943      	ldr	r1, [pc, #268]	; (8002fa4 <USB_CCID_Reset+0x110>)
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002e96:	4b44      	ldr	r3, [pc, #272]	; (8002fa8 <USB_CCID_Reset+0x114>)
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002e98:	4a44      	ldr	r2, [pc, #272]	; (8002fac <USB_CCID_Reset+0x118>)
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002e9a:	681b      	ldr	r3, [r3, #0]
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002e9c:	79d2      	ldrb	r2, [r2, #7]
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002e9e:	6809      	ldr	r1, [r1, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Reset(void)
{
 8002ea0:	b570      	push	{r4, r5, r6, lr}
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 8002ea2:	2400      	movs	r4, #0
 8002ea4:	728c      	strb	r4, [r1, #10]
  pInformation->Current_Interface = 0;/*the default Interface*/
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 8002ea6:	4620      	mov	r0, r4
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];
 8002ea8:	725a      	strb	r2, [r3, #9]
*******************************************************************************/
void USB_CCID_Reset(void)
{
/* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
  pInformation->Current_Interface = 0;/*the default Interface*/
 8002eaa:	72dc      	strb	r4, [r3, #11]
/* Current Feature initialization */
  pInformation->Current_Feature = CCID_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 8002eac:	f005 f8d2 	bl	8008054 <SetBTABLE>

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8002eb0:	4620      	mov	r0, r4
 8002eb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002eb6:	f005 f8eb 	bl	8008090 <SetEPType>

  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002eba:	4d3d      	ldr	r5, [pc, #244]	; (8002fb0 <USB_CCID_Reset+0x11c>)
  SetBTABLE(BTABLE_ADDRESS);

/* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);

  SetEPTxStatus(ENDP0, EP_TX_NAK);
 8002ebc:	4620      	mov	r0, r4
 8002ebe:	2120      	movs	r1, #32
 8002ec0:	f005 f8fe 	bl	80080c0 <SetEPTxStatus>
  SetEPRxAddr  (ENDP0, CCID_ENDP0_RXADDR);
 8002ec4:	4620      	mov	r0, r4
 8002ec6:	2118      	movs	r1, #24
 8002ec8:	f005 fa5a 	bl	8008380 <SetEPRxAddr>
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002ecc:	682b      	ldr	r3, [r5, #0]
 8002ece:	4620      	mov	r0, r4
 8002ed0:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002ed4:	f005 faa2 	bl	800841c <SetEPRxCount>
  SetEPTxAddr  (ENDP0, CCID_ENDP0_TXADDR);
 8002ed8:	2158      	movs	r1, #88	; 0x58
 8002eda:	4620      	mov	r0, r4
 8002edc:	f005 fa40 	bl	8008360 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8002ee0:	4620      	mov	r0, r4
 8002ee2:	f005 f97f 	bl	80081e4 <Clear_Status_Out>
  SetEPRxValid (ENDP0);
 8002ee6:	4620      	mov	r0, r4
 8002ee8:	f005 f950 	bl	800818c <SetEPRxValid>

/* Initialize Endpoint 1 */
  SetEPType    (ENDP1, EP_INTERRUPT);
 8002eec:	2001      	movs	r0, #1
 8002eee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002ef2:	f005 f8cd 	bl	8008090 <SetEPType>
  SetEPTxAddr  (ENDP1, CCID_ENDP1_TXADDR);
 8002ef6:	2001      	movs	r0, #1
 8002ef8:	2198      	movs	r1, #152	; 0x98
 8002efa:	f005 fa31 	bl	8008360 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8002efe:	2001      	movs	r0, #1
 8002f00:	2120      	movs	r1, #32
 8002f02:	f005 f8dd 	bl	80080c0 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8002f06:	4621      	mov	r1, r4
 8002f08:	2001      	movs	r0, #1
 8002f0a:	f005 f8ef 	bl	80080ec <SetEPRxStatus>

/* Initialize Endpoint 2 */
  SetEPType    (ENDP2, EP_BULK);
 8002f0e:	4621      	mov	r1, r4
 8002f10:	2002      	movs	r0, #2
 8002f12:	f005 f8bd 	bl	8008090 <SetEPType>

  SetEPRxAddr  (ENDP2, CCID_ENDP2_RXADDR);
 8002f16:	2002      	movs	r0, #2
 8002f18:	21d8      	movs	r1, #216	; 0xd8
 8002f1a:	f005 fa31 	bl	8008380 <SetEPRxAddr>
  SetEPRxCount (ENDP2, Device_Property->MaxPacketSize);
 8002f1e:	682b      	ldr	r3, [r5, #0]
 8002f20:	2002      	movs	r0, #2
 8002f22:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002f26:	f005 fa79 	bl	800841c <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 8002f2a:	2002      	movs	r0, #2
 8002f2c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8002f30:	f005 f8dc 	bl	80080ec <SetEPRxStatus>

  SetEPTxAddr  (ENDP2, CCID_ENDP2_TXADDR);
 8002f34:	2002      	movs	r0, #2
 8002f36:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002f3a:	f005 fa11 	bl	8008360 <SetEPTxAddr>
  SetEPTxCount (ENDP2, Device_Property->MaxPacketSize);
 8002f3e:	682b      	ldr	r3, [r5, #0]
 8002f40:	2002      	movs	r0, #2
 8002f42:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002f46:	f005 fa47 	bl	80083d8 <SetEPTxCount>
  SetEPTxStatus(ENDP2, EP_TX_VALID);
 8002f4a:	2002      	movs	r0, #2
 8002f4c:	2130      	movs	r1, #48	; 0x30
 8002f4e:	f005 f8b7 	bl	80080c0 <SetEPTxStatus>

/* Initialize Endpoint 4 */
  SetEPType(ENDP4, EP_INTERRUPT);
 8002f52:	2004      	movs	r0, #4
 8002f54:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002f58:	f005 f89a 	bl	8008090 <SetEPType>
  SetEPTxAddr(ENDP4, ENDP4_TXADDR);
 8002f5c:	2004      	movs	r0, #4
 8002f5e:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8002f62:	f005 f9fd 	bl	8008360 <SetEPTxAddr>
  //SetEPTxCount(ENDP4, 8);
  SetEPRxStatus(ENDP4, EP_RX_DIS);
 8002f66:	4621      	mov	r1, r4
 8002f68:	2004      	movs	r0, #4
 8002f6a:	f005 f8bf 	bl	80080ec <SetEPRxStatus>
  SetEPTxStatus(ENDP4, EP_TX_NAK);
 8002f6e:	2004      	movs	r0, #4
 8002f70:	2120      	movs	r1, #32
 8002f72:	f005 f8a5 	bl	80080c0 <SetEPTxStatus>
  
/* */
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
 8002f76:	682b      	ldr	r3, [r5, #0]
 8002f78:	4620      	mov	r0, r4
 8002f7a:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8002f7e:	f005 fa4d 	bl	800841c <SetEPRxCount>
  SetEPRxValid (ENDP0);
 8002f82:	4620      	mov	r0, r4
 8002f84:	f005 f902 	bl	800818c <SetEPRxValid>
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;
 8002f88:	4e0a      	ldr	r6, [pc, #40]	; (8002fb4 <USB_CCID_Reset+0x120>)
/* */
  SetEPRxCount (ENDP0, Device_Property->MaxPacketSize);
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);
 8002f8a:	4620      	mov	r0, r4
 8002f8c:	f004 fe5a 	bl	8007c44 <SetDeviceAddress>

  bDeviceState = ATTACHED;
 8002f90:	4d09      	ldr	r5, [pc, #36]	; (8002fb8 <USB_CCID_Reset+0x124>)

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 8002f92:	480a      	ldr	r0, [pc, #40]	; (8002fbc <USB_CCID_Reset+0x128>)
/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8002f94:	4a0a      	ldr	r2, [pc, #40]	; (8002fc0 <USB_CCID_Reset+0x12c>)
 8002f96:	490b      	ldr	r1, [pc, #44]	; (8002fc4 <USB_CCID_Reset+0x130>)
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8002f98:	2301      	movs	r3, #1

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;
 8002f9a:	7034      	strb	r4, [r6, #0]
  SetEPRxValid (ENDP0);

/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 8002f9c:	602b      	str	r3, [r5, #0]

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State      = BOT_IDLE;

	nFlagSendSMCardInserted = TRUE;											// card is always inserted
 8002f9e:	6003      	str	r3, [r0, #0]
/* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8002fa0:	6011      	str	r1, [r2, #0]
 8002fa2:	bd70      	pop	{r4, r5, r6, pc}
 8002fa4:	20003008 	.word	0x20003008
 8002fa8:	20003010 	.word	0x20003010
 8002fac:	0800ce90 	.word	0x0800ce90
 8002fb0:	20000118 	.word	0x20000118
 8002fb4:	2000345e 	.word	0x2000345e
 8002fb8:	20002bf4 	.word	0x20002bf4
 8002fbc:	20000000 	.word	0x20000000
 8002fc0:	2000343c 	.word	0x2000343c
 8002fc4:	43425355 	.word	0x43425355

08002fc8 <USB_CCID_GetDeviceDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Device_Descriptor );
 8002fc8:	4b01      	ldr	r3, [pc, #4]	; (8002fd0 <USB_CCID_GetDeviceDescriptor+0x8>)
 8002fca:	6819      	ldr	r1, [r3, #0]
 8002fcc:	f004 bbd4 	b.w	8007778 <Standard_GetDescriptorData>
 8002fd0:	2000011c 	.word	0x2000011c

08002fd4 <USB_CCID_GetConfigDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Config_Descriptor );
 8002fd4:	4b01      	ldr	r3, [pc, #4]	; (8002fdc <USB_CCID_GetConfigDescriptor+0x8>)
 8002fd6:	6819      	ldr	r1, [r3, #0]
 8002fd8:	f004 bbce 	b.w	8007778 <Standard_GetDescriptorData>
 8002fdc:	20000120 	.word	0x20000120

08002fe0 <USB_CCID_GetStringDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *USB_CCID_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8002fe0:	4b05      	ldr	r3, [pc, #20]	; (8002ff8 <USB_CCID_GetStringDescriptor+0x18>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	78db      	ldrb	r3, [r3, #3]

  if (wValue0 > 5)
 8002fe6:	2b05      	cmp	r3, #5
 8002fe8:	d804      	bhi.n	8002ff4 <USB_CCID_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, String_Descriptor[wValue0]);
 8002fea:	4a04      	ldr	r2, [pc, #16]	; (8002ffc <USB_CCID_GetStringDescriptor+0x1c>)
 8002fec:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002ff0:	f004 bbc2 	b.w	8007778 <Standard_GetDescriptorData>
  }
}
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	4770      	bx	lr
 8002ff8:	20003010 	.word	0x20003010
 8002ffc:	20000124 	.word	0x20000124

08003000 <Keyboard_GetReportDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Keyboard_GetReportDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Keyboard_Report_Descriptor);
 8003000:	4901      	ldr	r1, [pc, #4]	; (8003008 <Keyboard_GetReportDescriptor+0x8>)
 8003002:	f004 bbb9 	b.w	8007778 <Standard_GetDescriptorData>
 8003006:	bf00      	nop
 8003008:	20000010 	.word	0x20000010

0800300c <Keyboard_GetHIDDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Keyboard_GetHIDDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Keyboard_Hid_Descriptor);
 800300c:	4901      	ldr	r1, [pc, #4]	; (8003014 <Keyboard_GetHIDDescriptor+0x8>)
 800300e:	f004 bbb3 	b.w	8007778 <Standard_GetDescriptorData>
 8003012:	bf00      	nop
 8003014:	20000018 	.word	0x20000018

08003018 <USB_CCID_Status_In>:
volatile uint8_t numLockClicked=0;
volatile uint8_t capsLockClicked=0;
volatile uint8_t scrollLockClicked=0;

void USB_CCID_Status_In(void)
{
 8003018:	b4f0      	push	{r4, r5, r6, r7}
 if (Request == SET_REPORT)                        // SET_REPORT completion
 800301a:	4c35      	ldr	r4, [pc, #212]	; (80030f0 <USB_CCID_Status_In+0xd8>)
 800301c:	7823      	ldrb	r3, [r4, #0]
 800301e:	2b09      	cmp	r3, #9
 8003020:	d001      	beq.n	8003026 <USB_CCID_Status_In+0xe>
	}
	RequestType=0;
  }

  return;
}
 8003022:	bcf0      	pop	{r4, r5, r6, r7}
 8003024:	4770      	bx	lr
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
 8003026:	7865      	ldrb	r5, [r4, #1]

void USB_CCID_Status_In(void)
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
 8003028:	2300      	movs	r3, #0
	
	if (RequestType==HID_OUTPUT){
 800302a:	2d02      	cmp	r5, #2

void USB_CCID_Status_In(void)
{
 if (Request == SET_REPORT)                        // SET_REPORT completion
  {
    Request = 0;
 800302c:	7023      	strb	r3, [r4, #0]
	
	if (RequestType==HID_OUTPUT){
 800302e:	d01a      	beq.n	8003066 <USB_CCID_Status_In+0x4e>
		lastScrollLockChange=currentTime;
	}
	
	lastLEDState=LEDState;
	}
	else if (RequestType==HID_FEATURE){
 8003030:	2d03      	cmp	r5, #3
 8003032:	d003      	beq.n	800303c <USB_CCID_Status_In+0x24>
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 8003034:	2300      	movs	r3, #0
 8003036:	7063      	strb	r3, [r4, #1]
  }

  return;
}
 8003038:	bcf0      	pop	{r4, r5, r6, r7}
 800303a:	4770      	bx	lr
	lastLEDState=LEDState;
	}
	else if (RequestType==HID_FEATURE){
	//SwitchSmartcardLED(ENABLE);
	
	if (device_status==STATUS_READY){	
 800303c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8003100 <USB_CCID_Status_In+0xe8>
 8003040:	f89c 3000 	ldrb.w	r3, [ip]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d1f5      	bne.n	8003034 <USB_CCID_Status_In+0x1c>
	device_status=STATUS_RECEIVED_REPORT;	
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
 8003048:	4f2a      	ldr	r7, [pc, #168]	; (80030f4 <USB_CCID_Status_In+0xdc>)
 800304a:	4e2b      	ldr	r6, [pc, #172]	; (80030f8 <USB_CCID_Status_In+0xe0>)
 800304c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800304e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003050:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003052:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003054:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003056:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003058:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
	}
	else if (RequestType==HID_FEATURE){
	//SwitchSmartcardLED(ENABLE);
	
	if (device_status==STATUS_READY){	
	device_status=STATUS_RECEIVED_REPORT;	
 800305c:	f88c 5000 	strb.w	r5, [ip]
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
 8003060:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8003064:	e7e6      	b.n	8003034 <USB_CCID_Status_In+0x1c>
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
	
	uint8_t LEDState=HID_SetReport_Value[0];
 8003066:	4b23      	ldr	r3, [pc, #140]	; (80030f4 <USB_CCID_Status_In+0xdc>)

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
 8003068:	78a6      	ldrb	r6, [r4, #2]
  {
    Request = 0;
	
	if (RequestType==HID_OUTPUT){
	
	uint8_t LEDState=HID_SetReport_Value[0];
 800306a:	781d      	ldrb	r5, [r3, #0]

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
 800306c:	406e      	eors	r6, r5
 800306e:	07f1      	lsls	r1, r6, #31
 8003070:	d510      	bpl.n	8003094 <USB_CCID_Status_In+0x7c>
		if ((currentTime-lastNumLockChange)<DOUBLE_CLICK_TIME){
 8003072:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8003076:	4921      	ldr	r1, [pc, #132]	; (80030fc <USB_CCID_Status_In+0xe4>)
 8003078:	e9d1 0100 	ldrd	r0, r1, [r1]
 800307c:	1a82      	subs	r2, r0, r2
 800307e:	eb61 0303 	sbc.w	r3, r1, r3
 8003082:	2b00      	cmp	r3, #0
 8003084:	bf08      	it	eq
 8003086:	f5b2 7ffa 	cmpeq.w	r2, #500	; 0x1f4
		numLockClicked=1;
		}	
		lastNumLockChange=currentTime;
 800308a:	e9c4 0102 	strd	r0, r1, [r4, #8]
	
	uint8_t LEDState=HID_SetReport_Value[0];

	if ((lastLEDState&NUM_LOCK_LED)!=(LEDState&NUM_LOCK_LED)){//num lock changed	
		if ((currentTime-lastNumLockChange)<DOUBLE_CLICK_TIME){
		numLockClicked=1;
 800308e:	bf3c      	itt	cc
 8003090:	2301      	movcc	r3, #1
 8003092:	7423      	strbcc	r3, [r4, #16]
		}	
		lastNumLockChange=currentTime;
	}
	
		if ((lastLEDState&CAPS_LOCK_LED)!=(LEDState&CAPS_LOCK_LED)){//caps lock changed	
 8003094:	07b2      	lsls	r2, r6, #30
 8003096:	d512      	bpl.n	80030be <USB_CCID_Status_In+0xa6>
		if ((currentTime-lastCapsLockChange)<DOUBLE_CLICK_TIME){
 8003098:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
 800309c:	4b17      	ldr	r3, [pc, #92]	; (80030fc <USB_CCID_Status_In+0xe4>)
 800309e:	4f14      	ldr	r7, [pc, #80]	; (80030f0 <USB_CCID_Status_In+0xd8>)
 80030a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a4:	1a10      	subs	r0, r2, r0
 80030a6:	eb63 0101 	sbc.w	r1, r3, r1
 80030aa:	2900      	cmp	r1, #0
 80030ac:	bf08      	it	eq
 80030ae:	f5b0 7ffa 	cmpeq.w	r0, #500	; 0x1f4
		capsLockClicked=1;
		}	
		lastCapsLockChange=currentTime;
 80030b2:	e9c4 2306 	strd	r2, r3, [r4, #24]
		lastNumLockChange=currentTime;
	}
	
		if ((lastLEDState&CAPS_LOCK_LED)!=(LEDState&CAPS_LOCK_LED)){//caps lock changed	
		if ((currentTime-lastCapsLockChange)<DOUBLE_CLICK_TIME){
		capsLockClicked=1;
 80030b6:	bf3c      	itt	cc
 80030b8:	2101      	movcc	r1, #1
 80030ba:	f887 1020 	strbcc.w	r1, [r7, #32]
		}	
		lastCapsLockChange=currentTime;
	}
	
		if ((lastLEDState&SCROLL_LOCK_LED)!=(LEDState&SCROLL_LOCK_LED)){//numlock changed	
 80030be:	0773      	lsls	r3, r6, #29
 80030c0:	d512      	bpl.n	80030e8 <USB_CCID_Status_In+0xd0>
		if ((currentTime-lastScrollLockChange)<DOUBLE_CLICK_TIME){
 80030c2:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	; 0x28
 80030c6:	4b0d      	ldr	r3, [pc, #52]	; (80030fc <USB_CCID_Status_In+0xe4>)
 80030c8:	4e09      	ldr	r6, [pc, #36]	; (80030f0 <USB_CCID_Status_In+0xd8>)
 80030ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ce:	1a10      	subs	r0, r2, r0
 80030d0:	eb63 0101 	sbc.w	r1, r3, r1
 80030d4:	2900      	cmp	r1, #0
 80030d6:	bf08      	it	eq
 80030d8:	f5b0 7ffa 	cmpeq.w	r0, #500	; 0x1f4
		scrollLockClicked=1;
		}	
		lastScrollLockChange=currentTime;
 80030dc:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
		lastCapsLockChange=currentTime;
	}
	
		if ((lastLEDState&SCROLL_LOCK_LED)!=(LEDState&SCROLL_LOCK_LED)){//numlock changed	
		if ((currentTime-lastScrollLockChange)<DOUBLE_CLICK_TIME){
		scrollLockClicked=1;
 80030e0:	bf3c      	itt	cc
 80030e2:	2101      	movcc	r1, #1
 80030e4:	f886 1030 	strbcc.w	r1, [r6, #48]	; 0x30
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 80030e8:	2300      	movs	r3, #0
		scrollLockClicked=1;
		}	
		lastScrollLockChange=currentTime;
	}
	
	lastLEDState=LEDState;
 80030ea:	70a5      	strb	r5, [r4, #2]
	memcpy(HID_SetReport_Value_tmp,HID_SetReport_Value,KEYBOARD_FEATURE_COUNT);
	}
	//parse_report(HID_SetReport_Value,HID_GetReport_Value_tmp);
	//HID_GetReport_Value_tmp[0]=0xdd;
	}
	RequestType=0;
 80030ec:	7063      	strb	r3, [r4, #1]
 80030ee:	e7a3      	b.n	8003038 <USB_CCID_Status_In+0x20>
 80030f0:	20000978 	.word	0x20000978
 80030f4:	20002e7c 	.word	0x20002e7c
 80030f8:	20002f9c 	.word	0x20002f9c
 80030fc:	20000708 	.word	0x20000708
 8003100:	20000704 	.word	0x20000704

08003104 <USB_CCID_Storage_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_CCID_Storage_SetConfiguration(void)
{
 8003104:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 8003106:	4b0b      	ldr	r3, [pc, #44]	; (8003134 <USB_CCID_Storage_SetConfiguration+0x30>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	7a9b      	ldrb	r3, [r3, #10]
 800310c:	b18b      	cbz	r3, 8003132 <USB_CCID_Storage_SetConfiguration+0x2e>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 800310e:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <USB_CCID_Storage_SetConfiguration+0x34>)
 8003110:	2205      	movs	r2, #5

    ClearDTOG_TX(ENDP1);
 8003112:	2001      	movs	r0, #1
void USB_CCID_Storage_SetConfiguration(void)
{
  if (pInformation->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8003114:	601a      	str	r2, [r3, #0]

    ClearDTOG_TX(ENDP1);
 8003116:	f005 f8fd 	bl	8008314 <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 800311a:	2002      	movs	r0, #2
 800311c:	f005 f8ea 	bl	80082f4 <ClearDTOG_RX>
    ClearDTOG_TX(ENDP2);
 8003120:	2002      	movs	r0, #2
 8003122:	f005 f8f7 	bl	8008314 <ClearDTOG_TX>
	//ClearDTOG_TX(ENDP3);
	ClearDTOG_TX(ENDP4);
 8003126:	2004      	movs	r0, #4
 8003128:	f005 f8f4 	bl	8008314 <ClearDTOG_TX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 800312c:	4b03      	ldr	r3, [pc, #12]	; (800313c <USB_CCID_Storage_SetConfiguration+0x38>)
 800312e:	2200      	movs	r2, #0
 8003130:	701a      	strb	r2, [r3, #0]
 8003132:	bd08      	pop	{r3, pc}
 8003134:	20003010 	.word	0x20003010
 8003138:	20002bf4 	.word	0x20002bf4
 800313c:	2000345e 	.word	0x2000345e

08003140 <USB_CCID_Get_Max_Lun>:
* Return         : None.
*******************************************************************************/

uint8_t *USB_CCID_Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
 8003140:	b108      	cbz	r0, 8003146 <USB_CCID_Get_Max_Lun+0x6>
    pInformation->Ctrl_Info.Usb_wLength = 1; 			// should not used LUN_DATA_LENGTH;
    return 0;
  }
  else
  {
    return((uint8_t*)(&Max_Lun));
 8003142:	4803      	ldr	r0, [pc, #12]	; (8003150 <USB_CCID_Get_Max_Lun+0x10>)
  }
}
 8003144:	4770      	bx	lr

uint8_t *USB_CCID_Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 1; 			// should not used LUN_DATA_LENGTH;
 8003146:	4b03      	ldr	r3, [pc, #12]	; (8003154 <USB_CCID_Get_Max_Lun+0x14>)
 8003148:	2201      	movs	r2, #1
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	821a      	strh	r2, [r3, #16]
    return 0;
 800314e:	4770      	bx	lr
 8003150:	200009ac 	.word	0x200009ac
 8003154:	20003010 	.word	0x20003010

08003158 <Keyboard_SetProtocol>:
* Output         : None.
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8003158:	4a03      	ldr	r2, [pc, #12]	; (8003168 <Keyboard_SetProtocol+0x10>)
  ProtocolValue = wValue0;
 800315a:	4b04      	ldr	r3, [pc, #16]	; (800316c <Keyboard_SetProtocol+0x14>)
* Output         : None.
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 800315c:	6812      	ldr	r2, [r2, #0]
  ProtocolValue = wValue0;
  return USB_SUCCESS;
}
 800315e:	2000      	movs	r0, #0
* Return         : USB SUCCESS.
*******************************************************************************/
RESULT Keyboard_SetProtocol(void)
{
  uint8_t wValue0 = pInformation->USBwValue0;
  ProtocolValue = wValue0;
 8003160:	78d2      	ldrb	r2, [r2, #3]
 8003162:	601a      	str	r2, [r3, #0]
  return USB_SUCCESS;
}
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	20003010 	.word	0x20003010
 800316c:	20002ebc 	.word	0x20002ebc

08003170 <Mass_Storage_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8003170:	4b01      	ldr	r3, [pc, #4]	; (8003178 <Mass_Storage_SetDeviceAddress+0x8>)
 8003172:	2204      	movs	r2, #4
 8003174:	601a      	str	r2, [r3, #0]
 8003176:	4770      	bx	lr
 8003178:	20002bf4 	.word	0x20002bf4

0800317c <MASS_Status_In>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Status_In(void)
{
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop

08003180 <MASS_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Status_Out(void)
{
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop

08003184 <MASS_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 8003184:	b109      	cbz	r1, 800318a <MASS_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 8003186:	2002      	movs	r0, #2
  else if (Interface > 0)
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  }
  return USB_SUCCESS;
}
 8003188:	4770      	bx	lr
{
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
  }
  else if (Interface > 0)
 800318a:	2800      	cmp	r0, #0
*******************************************************************************/
RESULT MASS_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 800318c:	bf0c      	ite	eq
 800318e:	2000      	moveq	r0, #0
 8003190:	2002      	movne	r0, #2
 8003192:	4770      	bx	lr

08003194 <Get_Max_Lun>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
 8003194:	b108      	cbz	r0, 800319a <Get_Max_Lun+0x6>
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
    return 0;
  }
  else
  {
    return((uint8_t*)(&Max_Lun));
 8003196:	4803      	ldr	r0, [pc, #12]	; (80031a4 <Get_Max_Lun+0x10>)
  }
}
 8003198:	4770      	bx	lr
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 800319a:	4b03      	ldr	r3, [pc, #12]	; (80031a8 <Get_Max_Lun+0x14>)
 800319c:	2201      	movs	r2, #1
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	821a      	strh	r2, [r3, #16]
    return 0;
 80031a2:	4770      	bx	lr
 80031a4:	200009b0 	.word	0x200009b0
 80031a8:	20003010 	.word	0x20003010

080031ac <MASS_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_init()
{
 80031ac:	b538      	push	{r3, r4, r5, lr}
  /* Update the serial number string descriptor with the data from the unique	ID*/
  Get_SerialNum();
 80031ae:	f7fd f995 	bl	80004dc <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 80031b2:	4b08      	ldr	r3, [pc, #32]	; (80031d4 <MASS_init+0x28>)
 80031b4:	2400      	movs	r4, #0
 80031b6:	681b      	ldr	r3, [r3, #0]
  /* Connect the device */
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80031b8:	4d07      	ldr	r5, [pc, #28]	; (80031d8 <MASS_init+0x2c>)
void MASS_init()
{
  /* Update the serial number string descriptor with the data from the unique	ID*/
  Get_SerialNum();

  pInformation->Current_Configuration = 0;
 80031ba:	729c      	strb	r4, [r3, #10]
  /* Connect the device */
  PowerOn();
 80031bc:	f007 ffd2 	bl	800b164 <PowerOn>

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 80031c0:	4806      	ldr	r0, [pc, #24]	; (80031dc <MASS_init+0x30>)
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80031c2:	4907      	ldr	r1, [pc, #28]	; (80031e0 <MASS_init+0x34>)

  bDeviceState = UNCONNECTED;
 80031c4:	4a07      	ldr	r2, [pc, #28]	; (80031e4 <MASS_init+0x38>)
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 80031c6:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
  /* Connect the device */
  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80031ca:	602c      	str	r4, [r5, #0]
  wInterrupt_Mask = IMR_MSK;
 80031cc:	8003      	strh	r3, [r0, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80031ce:	600b      	str	r3, [r1, #0]

  bDeviceState = UNCONNECTED;
 80031d0:	6014      	str	r4, [r2, #0]
 80031d2:	bd38      	pop	{r3, r4, r5, pc}
 80031d4:	20003010 	.word	0x20003010
 80031d8:	40005c44 	.word	0x40005c44
 80031dc:	20003014 	.word	0x20003014
 80031e0:	40005c40 	.word	0x40005c40
 80031e4:	20002bf4 	.word	0x20002bf4

080031e8 <MASS_Reset>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
 80031e8:	b538      	push	{r3, r4, r5, lr}
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 80031ea:	4933      	ldr	r1, [pc, #204]	; (80032b8 <MASS_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 80031ec:	4b33      	ldr	r3, [pc, #204]	; (80032bc <MASS_Reset+0xd4>)
 80031ee:	4a34      	ldr	r2, [pc, #208]	; (80032c0 <MASS_Reset+0xd8>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	79d2      	ldrb	r2, [r2, #7]
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;
 80031f4:	6809      	ldr	r1, [r1, #0]
 80031f6:	2400      	movs	r4, #0
 80031f8:	728c      	strb	r4, [r1, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];

  SetBTABLE(BTABLE_ADDRESS);
 80031fa:	4620      	mov	r0, r4
{
  /* Set the device as not configured */
  Device_Info->Current_Configuration = 0;

  /* Current Feature initialization */
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 80031fc:	725a      	strb	r2, [r3, #9]

  SetBTABLE(BTABLE_ADDRESS);
 80031fe:	f004 ff29 	bl	8008054 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8003202:	4620      	mov	r0, r4
 8003204:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003208:	f004 ff42 	bl	8008090 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 800320c:	4d2d      	ldr	r5, [pc, #180]	; (80032c4 <MASS_Reset+0xdc>)

  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_NAK);
 800320e:	4620      	mov	r0, r4
 8003210:	2120      	movs	r1, #32
 8003212:	f004 ff55 	bl	80080c0 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8003216:	4620      	mov	r0, r4
 8003218:	2118      	movs	r1, #24
 800321a:	f005 f8b1 	bl	8008380 <SetEPRxAddr>
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 800321e:	682b      	ldr	r3, [r5, #0]
 8003220:	4620      	mov	r0, r4
 8003222:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8003226:	f005 f8f9 	bl	800841c <SetEPRxCount>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 800322a:	2158      	movs	r1, #88	; 0x58
 800322c:	4620      	mov	r0, r4
 800322e:	f005 f897 	bl	8008360 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8003232:	4620      	mov	r0, r4
 8003234:	f004 ffd6 	bl	80081e4 <Clear_Status_Out>
  SetEPRxValid(ENDP0);
 8003238:	4620      	mov	r0, r4
 800323a:	f004 ffa7 	bl	800818c <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 800323e:	4621      	mov	r1, r4
 8003240:	2001      	movs	r0, #1
 8003242:	f004 ff25 	bl	8008090 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8003246:	2001      	movs	r0, #1
 8003248:	2198      	movs	r1, #152	; 0x98
 800324a:	f005 f889 	bl	8008360 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 800324e:	2001      	movs	r0, #1
 8003250:	2120      	movs	r1, #32
 8003252:	f004 ff35 	bl	80080c0 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8003256:	4621      	mov	r1, r4
 8003258:	2001      	movs	r0, #1
 800325a:	f004 ff47 	bl	80080ec <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_BULK);
 800325e:	4621      	mov	r1, r4
 8003260:	2002      	movs	r0, #2
 8003262:	f004 ff15 	bl	8008090 <SetEPType>
  SetEPRxAddr(ENDP2, ENDP2_RXADDR);
 8003266:	2002      	movs	r0, #2
 8003268:	21d8      	movs	r1, #216	; 0xd8
 800326a:	f005 f889 	bl	8008380 <SetEPRxAddr>
  SetEPRxCount(ENDP2, Device_Property->MaxPacketSize);
 800326e:	682b      	ldr	r3, [r5, #0]
 8003270:	2002      	movs	r0, #2
 8003272:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8003276:	f005 f8d1 	bl	800841c <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 800327a:	2002      	movs	r0, #2
 800327c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003280:	f004 ff34 	bl	80080ec <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_DIS);
 8003284:	4621      	mov	r1, r4
 8003286:	2002      	movs	r0, #2
 8003288:	f004 ff1a 	bl	80080c0 <SetEPTxStatus>


  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 800328c:	682b      	ldr	r3, [r5, #0]
 800328e:	4620      	mov	r0, r4
 8003290:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8003294:	f005 f8c2 	bl	800841c <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8003298:	4620      	mov	r0, r4
 800329a:	f004 ff77 	bl	800818c <SetEPRxValid>
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State = BOT_IDLE;
 800329e:	4d0a      	ldr	r5, [pc, #40]	; (80032c8 <MASS_Reset+0xe0>)

  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);
 80032a0:	4620      	mov	r0, r4
 80032a2:	f004 fccf 	bl	8007c44 <SetDeviceAddress>

  bDeviceState = ATTACHED;
 80032a6:	4909      	ldr	r1, [pc, #36]	; (80032cc <MASS_Reset+0xe4>)

  CBW.dSignature = BOT_CBW_SIGNATURE;
 80032a8:	4b09      	ldr	r3, [pc, #36]	; (80032d0 <MASS_Reset+0xe8>)
 80032aa:	4a0a      	ldr	r2, [pc, #40]	; (80032d4 <MASS_Reset+0xec>)
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 80032ac:	2001      	movs	r0, #1

  CBW.dSignature = BOT_CBW_SIGNATURE;
  Bot_State = BOT_IDLE;
 80032ae:	702c      	strb	r4, [r5, #0]
  SetEPRxValid(ENDP0);

  /* Set the device to response on default address */
  SetDeviceAddress(0);

  bDeviceState = ATTACHED;
 80032b0:	6008      	str	r0, [r1, #0]

  CBW.dSignature = BOT_CBW_SIGNATURE;
 80032b2:	601a      	str	r2, [r3, #0]
 80032b4:	bd38      	pop	{r3, r4, r5, pc}
 80032b6:	bf00      	nop
 80032b8:	20003008 	.word	0x20003008
 80032bc:	20003010 	.word	0x20003010
 80032c0:	0800cf84 	.word	0x0800cf84
 80032c4:	20000118 	.word	0x20000118
 80032c8:	2000345e 	.word	0x2000345e
 80032cc:	20002bf4 	.word	0x20002bf4
 80032d0:	2000343c 	.word	0x2000343c
 80032d4:	43425355 	.word	0x43425355

080032d8 <Mass_Storage_ClearFeature>:
*******************************************************************************/
void Mass_Storage_ClearFeature(void)
{
  /* when the host send a CBW with invalid signature or invalid length the two
     Endpoints (IN & OUT) shall stall until receiving a Mass Storage Reset     */
  if (CBW.dSignature != BOT_CBW_SIGNATURE)
 80032d8:	4a04      	ldr	r2, [pc, #16]	; (80032ec <Mass_Storage_ClearFeature+0x14>)
 80032da:	4b05      	ldr	r3, [pc, #20]	; (80032f0 <Mass_Storage_ClearFeature+0x18>)
 80032dc:	6812      	ldr	r2, [r2, #0]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d002      	beq.n	80032e8 <Mass_Storage_ClearFeature+0x10>
    Bot_Abort(BOTH_DIR);
 80032e2:	2002      	movs	r0, #2
 80032e4:	f007 bf1e 	b.w	800b124 <Bot_Abort>
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	2000343c 	.word	0x2000343c
 80032f0:	43425355 	.word	0x43425355

080032f4 <MASS_GetDeviceDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Device_Descriptor );
 80032f4:	4b01      	ldr	r3, [pc, #4]	; (80032fc <MASS_GetDeviceDescriptor+0x8>)
 80032f6:	6859      	ldr	r1, [r3, #4]
 80032f8:	f004 ba3e 	b.w	8007778 <Standard_GetDescriptorData>
 80032fc:	20000118 	.word	0x20000118

08003300 <MASS_GetConfigDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, Config_Descriptor );
 8003300:	4b01      	ldr	r3, [pc, #4]	; (8003308 <MASS_GetConfigDescriptor+0x8>)
 8003302:	6899      	ldr	r1, [r3, #8]
 8003304:	f004 ba38 	b.w	8007778 <Standard_GetDescriptorData>
 8003308:	20000118 	.word	0x20000118

0800330c <MASS_GetStringDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint8_t *MASS_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 800330c:	4b06      	ldr	r3, [pc, #24]	; (8003328 <MASS_GetStringDescriptor+0x1c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	78db      	ldrb	r3, [r3, #3]

  if (wValue0 > 5)
 8003312:	2b05      	cmp	r3, #5
 8003314:	d805      	bhi.n	8003322 <MASS_GetStringDescriptor+0x16>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, String_Descriptor[wValue0]);
 8003316:	4a05      	ldr	r2, [pc, #20]	; (800332c <MASS_GetStringDescriptor+0x20>)
 8003318:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800331c:	68d9      	ldr	r1, [r3, #12]
 800331e:	f004 ba2b 	b.w	8007778 <Standard_GetDescriptorData>
  }
}
 8003322:	2000      	movs	r0, #0
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	20003010 	.word	0x20003010
 800332c:	20000118 	.word	0x20000118

08003330 <Mass_Storage_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetConfiguration(void)
{
 8003330:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 8003332:	4b08      	ldr	r3, [pc, #32]	; (8003354 <Mass_Storage_SetConfiguration+0x24>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	7a9b      	ldrb	r3, [r3, #10]
 8003338:	b15b      	cbz	r3, 8003352 <Mass_Storage_SetConfiguration+0x22>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 800333a:	4b07      	ldr	r3, [pc, #28]	; (8003358 <Mass_Storage_SetConfiguration+0x28>)
 800333c:	2205      	movs	r2, #5

    ClearDTOG_TX(ENDP1);
 800333e:	2001      	movs	r0, #1
void Mass_Storage_SetConfiguration(void)
{
  if (pInformation->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8003340:	601a      	str	r2, [r3, #0]

    ClearDTOG_TX(ENDP1);
 8003342:	f004 ffe7 	bl	8008314 <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 8003346:	2002      	movs	r0, #2
 8003348:	f004 ffd4 	bl	80082f4 <ClearDTOG_RX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 800334c:	4b03      	ldr	r3, [pc, #12]	; (800335c <Mass_Storage_SetConfiguration+0x2c>)
 800334e:	2200      	movs	r2, #0
 8003350:	701a      	strb	r2, [r3, #0]
 8003352:	bd08      	pop	{r3, pc}
 8003354:	20003010 	.word	0x20003010
 8003358:	20002bf4 	.word	0x20002bf4
 800335c:	2000345e 	.word	0x2000345e

08003360 <MASS_NoData_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_NoData_Setup(uint8_t RequestNo)
{
 8003360:	b510      	push	{r4, lr}
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8003362:	4b0f      	ldr	r3, [pc, #60]	; (80033a0 <MASS_NoData_Setup+0x40>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	781a      	ldrb	r2, [r3, #0]
 8003368:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800336c:	2a21      	cmp	r2, #33	; 0x21
 800336e:	d001      	beq.n	8003374 <MASS_NoData_Setup+0x14>
    CBW.dSignature = BOT_CBW_SIGNATURE;
    Bot_State = BOT_IDLE;

    return USB_SUCCESS;
  }
  return USB_UNSUPPORT;
 8003370:	2002      	movs	r0, #2
}
 8003372:	bd10      	pop	{r4, pc}
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_NoData_Setup(uint8_t RequestNo)
{
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == MASS_STORAGE_RESET) && (pInformation->USBwValue == 0)
 8003374:	28ff      	cmp	r0, #255	; 0xff
 8003376:	d1fb      	bne.n	8003370 <MASS_NoData_Setup+0x10>
 8003378:	885a      	ldrh	r2, [r3, #2]
 800337a:	2a00      	cmp	r2, #0
 800337c:	d1f8      	bne.n	8003370 <MASS_NoData_Setup+0x10>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x00))
 800337e:	685c      	ldr	r4, [r3, #4]
 8003380:	2c00      	cmp	r4, #0
 8003382:	d1f5      	bne.n	8003370 <MASS_NoData_Setup+0x10>
  {
    /* Initialize Endpoint 1 */
    ClearDTOG_TX(ENDP1);
 8003384:	2001      	movs	r0, #1
 8003386:	f004 ffc5 	bl	8008314 <ClearDTOG_TX>

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);
 800338a:	2002      	movs	r0, #2
 800338c:	f004 ffb2 	bl	80082f4 <ClearDTOG_RX>

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
    Bot_State = BOT_IDLE;
 8003390:	4b04      	ldr	r3, [pc, #16]	; (80033a4 <MASS_NoData_Setup+0x44>)

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 8003392:	4a05      	ldr	r2, [pc, #20]	; (80033a8 <MASS_NoData_Setup+0x48>)
 8003394:	4905      	ldr	r1, [pc, #20]	; (80033ac <MASS_NoData_Setup+0x4c>)
    Bot_State = BOT_IDLE;
 8003396:	701c      	strb	r4, [r3, #0]

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 8003398:	6011      	str	r1, [r2, #0]
    Bot_State = BOT_IDLE;
 800339a:	4620      	mov	r0, r4
 800339c:	bd10      	pop	{r4, pc}
 800339e:	bf00      	nop
 80033a0:	20003010 	.word	0x20003010
 80033a4:	2000345e 	.word	0x2000345e
 80033a8:	2000343c 	.word	0x2000343c
 80033ac:	43425355 	.word	0x43425355

080033b0 <MASS_Data_Setup>:
RESULT MASS_Data_Setup(uint8_t RequestNo)
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 80033b0:	4b0b      	ldr	r3, [pc, #44]	; (80033e0 <MASS_Data_Setup+0x30>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	781a      	ldrb	r2, [r3, #0]
 80033b6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80033ba:	2a21      	cmp	r2, #33	; 0x21
 80033bc:	d001      	beq.n	80033c2 <MASS_Data_Setup+0x12>
  {
    CopyRoutine = Get_Max_Lun;
  }
  else
  {
    return USB_UNSUPPORT;
 80033be:	2002      	movs	r0, #2
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);

  return USB_SUCCESS;

}
 80033c0:	4770      	bx	lr
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
      && (RequestNo == GET_MAX_LUN) && (pInformation->USBwValue == 0)
 80033c2:	28fe      	cmp	r0, #254	; 0xfe
 80033c4:	d1fb      	bne.n	80033be <MASS_Data_Setup+0xe>
 80033c6:	8858      	ldrh	r0, [r3, #2]
 80033c8:	2800      	cmp	r0, #0
 80033ca:	d1f8      	bne.n	80033be <MASS_Data_Setup+0xe>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x01))
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80033d2:	d1f4      	bne.n	80033be <MASS_Data_Setup+0xe>
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 80033d4:	4903      	ldr	r1, [pc, #12]	; (80033e4 <MASS_Data_Setup+0x34>)
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 80033d6:	2201      	movs	r2, #1
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 80033d8:	8258      	strh	r0, [r3, #18]
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 80033da:	6199      	str	r1, [r3, #24]
*******************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 80033dc:	821a      	strh	r2, [r3, #16]
 80033de:	4770      	bx	lr
 80033e0:	20003010 	.word	0x20003010
 80033e4:	08003195 	.word	0x08003195

080033e8 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 80033e8:	4b01      	ldr	r3, [pc, #4]	; (80033f0 <SysTick_SetReload+0x8>)
 80033ea:	6058      	str	r0, [r3, #4]
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	e000e010 	.word	0xe000e010

080033f4 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80033f4:	2801      	cmp	r0, #1
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80033f6:	4b08      	ldr	r3, [pc, #32]	; (8003418 <SysTick_CounterCmd+0x24>)
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80033f8:	d004      	beq.n	8003404 <SysTick_CounterCmd+0x10>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80033fa:	3002      	adds	r0, #2
 80033fc:	d007      	beq.n	800340e <SysTick_CounterCmd+0x1a>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80033fe:	2200      	movs	r2, #0
 8003400:	609a      	str	r2, [r3, #8]
 8003402:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	f042 0201 	orr.w	r2, r2, #1
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	4770      	bx	lr
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	f022 0201 	bic.w	r2, r2, #1
 8003414:	601a      	str	r2, [r3, #0]
 8003416:	4770      	bx	lr
 8003418:	e000e010 	.word	0xe000e010

0800341c <SysTick_ITConfig>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800341c:	4b05      	ldr	r3, [pc, #20]	; (8003434 <SysTick_ITConfig+0x18>)
 800341e:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003420:	b918      	cbnz	r0, 800342a <SysTick_ITConfig+0xe>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8003422:	f022 0202 	bic.w	r2, r2, #2
 8003426:	601a      	str	r2, [r3, #0]
 8003428:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800342a:	f042 0202 	orr.w	r2, r2, #2
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	e000e010 	.word	0xe000e010

08003438 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8003438:	4b01      	ldr	r3, [pc, #4]	; (8003440 <SysTick_GetCounter+0x8>)
 800343a:	6898      	ldr	r0, [r3, #8]
}
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	e000e010 	.word	0xe000e010

08003444 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8003444:	08c3      	lsrs	r3, r0, #3
 8003446:	2b02      	cmp	r3, #2
  {
    statusreg = SysTick->CTRL;
 8003448:	4b04      	ldr	r3, [pc, #16]	; (800345c <SysTick_GetFlagStatus+0x18>)
 800344a:	bf0c      	ite	eq
 800344c:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800344e:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 8003450:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8003454:	f000 0001 	and.w	r0, r0, #1
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	e000e010 	.word	0xe000e010

08003460 <NMI_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMI_Handler(void)
{
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop

08003464 <HardFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFault_Handler(void)
{
 8003464:	e7fe      	b.n	8003464 <HardFault_Handler>
 8003466:	bf00      	nop

08003468 <MemManage_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManage_Handler(void)
{
 8003468:	e7fe      	b.n	8003468 <MemManage_Handler>
 800346a:	bf00      	nop

0800346c <BusFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFault_Handler(void)
{
 800346c:	e7fe      	b.n	800346c <BusFault_Handler>
 800346e:	bf00      	nop

08003470 <UsageFault_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFault_Handler(void)
{
 8003470:	e7fe      	b.n	8003470 <UsageFault_Handler>
 8003472:	bf00      	nop

08003474 <SVC_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVC_Handler(void)
{
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop

08003478 <DebugMon_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMon_Handler(void)
{
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop

0800347c <PendSV_Handler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSV_Handler(void)
{
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop

08003480 <SysTick_Handler>:
* Return         : None
*******************************************************************************/
void SysTick_Handler(void)
{
  /* Decrement the TimingDelay variable */
  if (TimingDelay != 0x00)
 8003480:	4b0e      	ldr	r3, [pc, #56]	; (80034bc <SysTick_Handler+0x3c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_Handler(void)
{
 8003482:	b410      	push	{r4}
  /* Decrement the TimingDelay variable */
  if (TimingDelay != 0x00)
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	b112      	cbz	r2, 800348e <SysTick_Handler+0xe>
  {
    TimingDelay--;
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	3a01      	subs	r2, #1
 800348c:	601a      	str	r2, [r3, #0]
  }
  if (TimeCounter != 0x00)
 800348e:	490c      	ldr	r1, [pc, #48]	; (80034c0 <SysTick_Handler+0x40>)
 8003490:	680b      	ldr	r3, [r1, #0]
 8003492:	b963      	cbnz	r3, 80034ae <SysTick_Handler+0x2e>
  {
    TimeCounter--;
  } else {
    TimeCounter = 100;
    current_time++;
 8003494:	480b      	ldr	r0, [pc, #44]	; (80034c4 <SysTick_Handler+0x44>)
  }
  if (TimeCounter != 0x00)
  {
    TimeCounter--;
  } else {
    TimeCounter = 100;
 8003496:	2464      	movs	r4, #100	; 0x64
    current_time++;
 8003498:	e9d0 2300 	ldrd	r2, r3, [r0]
 800349c:	3201      	adds	r2, #1
 800349e:	f143 0300 	adc.w	r3, r3, #0
  }
  if (TimeCounter != 0x00)
  {
    TimeCounter--;
  } else {
    TimeCounter = 100;
 80034a2:	600c      	str	r4, [r1, #0]
    current_time++;
 80034a4:	e9c0 2300 	strd	r2, r3, [r0]
  } 
}
 80034a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034ac:	4770      	bx	lr
  {
    TimingDelay--;
  }
  if (TimeCounter != 0x00)
  {
    TimeCounter--;
 80034ae:	680b      	ldr	r3, [r1, #0]
  } else {
    TimeCounter = 100;
    current_time++;
  } 
}
 80034b0:	f85d 4b04 	ldr.w	r4, [sp], #4
  {
    TimingDelay--;
  }
  if (TimeCounter != 0x00)
  {
    TimeCounter--;
 80034b4:	3b01      	subs	r3, #1
 80034b6:	600b      	str	r3, [r1, #0]
  } else {
    TimeCounter = 100;
    current_time++;
  } 
}
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	200009b4 	.word	0x200009b4
 80034c0:	200001d0 	.word	0x200001d0
 80034c4:	20002c28 	.word	0x20002c28

080034c8 <USB_HP_CAN1_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN1_TX_IRQHandler(void)
{
  CTR_HP();
 80034c8:	f004 bd32 	b.w	8007f30 <CTR_HP>

080034cc <USB_LP_CAN1_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  USB_Istr();
 80034cc:	f007 befe 	b.w	800b2cc <USB_Istr>

080034d0 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{ 
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop

080034d4 <TIM2_IRQHandler>:
// TIM2 Interrupt Handler
//=============================================================================


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
 80034d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034d8:	8a13      	ldrh	r3, [r2, #16]
//=============================================================================
// TIM2 Interrupt Handler
//=============================================================================


void TIM2_IRQHandler(void) {
 80034da:	b570      	push	{r4, r5, r6, lr}
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
 80034dc:	07db      	lsls	r3, r3, #31
 80034de:	d528      	bpl.n	8003532 <TIM2_IRQHandler+0x5e>
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 80034e0:	8a13      	ldrh	r3, [r2, #16]
		currentTime++;
 80034e2:	4c19      	ldr	r4, [pc, #100]	; (8003548 <TIM2_IRQHandler+0x74>)


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 80034e4:	f023 0301 	bic.w	r3, r3, #1
 80034e8:	041b      	lsls	r3, r3, #16
 80034ea:	0c1b      	lsrs	r3, r3, #16
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
 80034ec:	4d17      	ldr	r5, [pc, #92]	; (800354c <TIM2_IRQHandler+0x78>)


void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
 80034ee:	8213      	strh	r3, [r2, #16]
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
 80034f0:	7829      	ldrb	r1, [r5, #0]

void TIM2_IRQHandler(void) {
	if (TIM2 ->SR & TIM_SR_UIF ) // if UIF flag is set
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;
 80034f2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80034f6:	3201      	adds	r2, #1
 80034f8:	f143 0300 	adc.w	r3, r3, #0
 80034fc:	e9c4 2300 	strd	r2, r3, [r4]

		if (blinkOATHLEDTimes > 0) {
 8003500:	b1b9      	cbz	r1, 8003532 <TIM2_IRQHandler+0x5e>
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003502:	4e13      	ldr	r6, [pc, #76]	; (8003550 <TIM2_IRQHandler+0x7c>)
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
 8003504:	f011 0f01 	tst.w	r1, #1
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003508:	e9d6 0100 	ldrd	r0, r1, [r6]
	{
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
 800350c:	d112      	bne.n	8003534 <TIM2_IRQHandler+0x60>
					lastOATHBlinkTime = currentTime;
					blinkOATHLEDTimes--;
				}

			} else {
				if (currentTime >= (lastOATHBlinkTime + LED_OFF_INTERVAL)) {
 800350e:	f510 70fa 	adds.w	r0, r0, #500	; 0x1f4
 8003512:	f141 0100 	adc.w	r1, r1, #0
 8003516:	428b      	cmp	r3, r1
 8003518:	bf08      	it	eq
 800351a:	4282      	cmpeq	r2, r0
 800351c:	d309      	bcc.n	8003532 <TIM2_IRQHandler+0x5e>
						SwitchOATHLED(ENABLE);
 800351e:	2001      	movs	r0, #1
 8003520:	f7fc ff64 	bl	80003ec <SwitchOATHLED>
					lastOATHBlinkTime = currentTime;
 8003524:	e9d4 2300 	ldrd	r2, r3, [r4]
					blinkOATHLEDTimes--;
 8003528:	7829      	ldrb	r1, [r5, #0]
				}

			} else {
				if (currentTime >= (lastOATHBlinkTime + LED_OFF_INTERVAL)) {
						SwitchOATHLED(ENABLE);
					lastOATHBlinkTime = currentTime;
 800352a:	e9c6 2300 	strd	r2, r3, [r6]
					blinkOATHLEDTimes--;
 800352e:	1e4b      	subs	r3, r1, #1
 8003530:	702b      	strb	r3, [r5, #0]
 8003532:	bd70      	pop	{r4, r5, r6, pc}
		TIM2 ->SR &= ~TIM_SR_UIF; // clear UIF flag
		currentTime++;

		if (blinkOATHLEDTimes > 0) {
			if (blinkOATHLEDTimes & 1) { //time to turn off the led
				if (currentTime >= (lastOATHBlinkTime + LED_ON_INTERVAL)) {
 8003534:	f510 60fa 	adds.w	r0, r0, #2000	; 0x7d0
 8003538:	f141 0100 	adc.w	r1, r1, #0
 800353c:	428b      	cmp	r3, r1
 800353e:	bf08      	it	eq
 8003540:	4282      	cmpeq	r2, r0
 8003542:	d3f6      	bcc.n	8003532 <TIM2_IRQHandler+0x5e>
					SwitchOATHLED(DISABLE);
 8003544:	2000      	movs	r0, #0
 8003546:	e7eb      	b.n	8003520 <TIM2_IRQHandler+0x4c>
 8003548:	20000708 	.word	0x20000708
 800354c:	20000710 	.word	0x20000710
 8003550:	20000718 	.word	0x20000718

08003554 <__get_PSP>:
 */
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp" : "=r" (result) );
 8003554:	f3ef 8009 	mrs	r0, PSP
  return(result);
}
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop

0800355c <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) );
 800355c:	f380 8809 	msr	PSP, r0
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop

08003564 <__get_MSP>:
 */
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 8003564:	f3ef 8008 	mrs	r0, MSP
  return(result);
}
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop

0800356c <__set_MSP>:
 * Assign the value mainStackPointer to the MSP
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) );
 800356c:	f380 8808 	msr	MSP, r0
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop

08003574 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8003574:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop

0800357c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 800357c:	f380 8811 	msr	BASEPRI, r0
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop

08003584 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003584:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop

0800358c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 800358c:	f380 8810 	msr	PRIMASK, r0
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop

08003594 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 8003594:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop

0800359c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 800359c:	f380 8813 	msr	FAULTMASK, r0
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop

080035a4 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;

  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80035a4:	ba00      	rev	r0, r0
  return(result);
}
 80035a6:	4770      	bx	lr

080035a8 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;

  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80035a8:	ba40      	rev16	r0, r0
  return(result);
}
 80035aa:	4770      	bx	lr

080035ac <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;

  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80035ac:	bac0      	revsh	r0, r0
  return(result);
}
 80035ae:	4770      	bx	lr

080035b0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop

080035b8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;

   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80035b8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80035bc:	b2c0      	uxtb	r0, r0
 80035be:	4770      	bx	lr

080035c0 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;

   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80035c0:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80035c4:	b280      	uxth	r0, r0
 80035c6:	4770      	bx	lr

080035c8 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80035c8:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop

080035d0 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;

   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80035d0:	e8c1 0f43 	strexb	r3, r0, [r1]
 80035d4:	4618      	mov	r0, r3
   return(result);
}
 80035d6:	4770      	bx	lr

080035d8 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;

   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80035d8:	e8c1 0f53 	strexh	r3, r0, [r1]
 80035dc:	4618      	mov	r0, r3
   return(result);
}
 80035de:	4770      	bx	lr

080035e0 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;

   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 80035e0:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop

080035e8 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80035e8:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop

080035f0 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 80035f0:	f380 8814 	msr	CONTROL, r0
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop

080035f8 <SystemInit>:
  */
void SystemInit (void)
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80035f8:	4b3a      	ldr	r3, [pc, #232]	; (80036e4 <SystemInit+0xec>)
  * @arg None.
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
void SystemInit (void)
{
 80035fa:	b410      	push	{r4}
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80035fc:	6818      	ldr	r0, [r3, #0]
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 80035fe:	493a      	ldr	r1, [pc, #232]	; (80036e8 <SystemInit+0xf0>)
  */
void SystemInit (void)
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003600:	f040 0001 	orr.w	r0, r0, #1
 8003604:	6018      	str	r0, [r3, #0]
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 8003606:	6858      	ldr	r0, [r3, #4]
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003608:	2200      	movs	r2, #0
{
  /*!< RCC system reset(for debug purpose) */
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
 800360a:	4001      	ands	r1, r0
 800360c:	6059      	str	r1, [r3, #4]
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800360e:	6819      	ldr	r1, [r3, #0]
  * @arg None.
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
void SystemInit (void)
{
 8003610:	b083      	sub	sp, #12
  /*!< Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003612:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8003616:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800361a:	6019      	str	r1, [r3, #0]
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800361c:	6819      	ldr	r1, [r3, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800361e:	461c      	mov	r4, r3
  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;  
  /*!< Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003620:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8003624:	6019      	str	r1, [r3, #0]
  /*!< Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003626:	6859      	ldr	r1, [r3, #4]
 8003628:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 800362c:	6059      	str	r1, [r3, #4]
  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800362e:	609a      	str	r2, [r3, #8]
  * @note : This function should be used only after reset.
  * @retval value: None.
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003630:	9200      	str	r2, [sp, #0]
 8003632:	9201      	str	r2, [sp, #4]
  
  /*!< SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /*!< Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	e003      	b.n	8003646 <SystemInit+0x4e>
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;  
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 800363e:	9b00      	ldr	r3, [sp, #0]
 8003640:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003644:	d009      	beq.n	800365a <SystemInit+0x62>
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /*!< Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003646:	6823      	ldr	r3, [r4, #0]
 8003648:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800364c:	9301      	str	r3, [sp, #4]
    StartUpCounter++;  
 800364e:	9b00      	ldr	r3, [sp, #0]
 8003650:	3301      	adds	r3, #1
 8003652:	9300      	str	r3, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
 8003654:	9b01      	ldr	r3, [sp, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d0f1      	beq.n	800363e <SystemInit+0x46>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800365a:	4b22      	ldr	r3, [pc, #136]	; (80036e4 <SystemInit+0xec>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8003662:	bf18      	it	ne
 8003664:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003666:	9301      	str	r3, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8003668:	9b01      	ldr	r3, [sp, #4]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d000      	beq.n	8003670 <SystemInit+0x78>
 800366e:	e7fe      	b.n	800366e <SystemInit+0x76>
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8003670:	4a1e      	ldr	r2, [pc, #120]	; (80036ec <SystemInit+0xf4>)
    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003672:	4b1c      	ldr	r3, [pc, #112]	; (80036e4 <SystemInit+0xec>)
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8003674:	6810      	ldr	r0, [r2, #0]

    /*!< Enable PLL */
    RCC->CR |= RCC_CR_PLLON;

    /*!< Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003676:	4619      	mov	r1, r3
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /*!< Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8003678:	f040 0010 	orr.w	r0, r0, #16
 800367c:	6010      	str	r0, [r2, #0]

    /*!< Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 800367e:	6810      	ldr	r0, [r2, #0]
 8003680:	f020 0003 	bic.w	r0, r0, #3
 8003684:	6010      	str	r0, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8003686:	6810      	ldr	r0, [r2, #0]
 8003688:	f040 0002 	orr.w	r0, r0, #2
 800368c:	6010      	str	r0, [r2, #0]
 
    /*!< HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	605a      	str	r2, [r3, #4]
      
    /*!< PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	605a      	str	r2, [r3, #4]
    
    /*!< PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800369c:	605a      	str	r2, [r3, #4]
    
    /*!< PLLCLK = 8MHz * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80036a4:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL6);
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	f442 1288 	orr.w	r2, r2, #1114112	; 0x110000
 80036ac:	605a      	str	r2, [r3, #4]

    /*!< Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80036b4:	601a      	str	r2, [r3, #0]

    /*!< Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80036b6:	680a      	ldr	r2, [r1, #0]
 80036b8:	4b0a      	ldr	r3, [pc, #40]	; (80036e4 <SystemInit+0xec>)
 80036ba:	0192      	lsls	r2, r2, #6
 80036bc:	d5fb      	bpl.n	80036b6 <SystemInit+0xbe>
    {
    }

    /*!< Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80036be:	685a      	ldr	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    

    /*!< Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80036c0:	4619      	mov	r1, r3
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
    {
    }

    /*!< Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80036c2:	f022 0203 	bic.w	r2, r2, #3
 80036c6:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	f042 0202 	orr.w	r2, r2, #2
 80036ce:	605a      	str	r2, [r3, #4]

    /*!< Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80036d0:	684b      	ldr	r3, [r1, #4]
 80036d2:	f003 030c 	and.w	r3, r3, #12
 80036d6:	2b08      	cmp	r3, #8
 80036d8:	d1fa      	bne.n	80036d0 <SystemInit+0xd8>
    
  /*!< Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /*!< Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();

}
 80036da:	b003      	add	sp, #12
 80036dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	40021000 	.word	0x40021000
 80036e8:	f8ff0000 	.word	0xf8ff0000
 80036ec:	40022000 	.word	0x40022000

080036f0 <Default_Handler>:
 * @param  None     
 * @retval : None       
*/

void Default_Handler(void) 
{
 80036f0:	e7fe      	b.n	80036f0 <Default_Handler>
 80036f2:	bf00      	nop

080036f4 <__Init_Data>:
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 80036f4:	4911      	ldr	r1, [pc, #68]	; (800373c <__Init_Data+0x48>)
 80036f6:	4b12      	ldr	r3, [pc, #72]	; (8003740 <__Init_Data+0x4c>)
 * @param  None
 * @retval : None
*/

void __Init_Data(void)
{
 80036f8:	b410      	push	{r4}
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 80036fa:	4299      	cmp	r1, r3
 80036fc:	d20b      	bcs.n	8003716 <__Init_Data+0x22>
 80036fe:	43c8      	mvns	r0, r1
 8003700:	4418      	add	r0, r3
 8003702:	f020 0003 	bic.w	r0, r0, #3
 8003706:	4c0f      	ldr	r4, [pc, #60]	; (8003744 <__Init_Data+0x50>)
 8003708:	3004      	adds	r0, #4
 800370a:	2300      	movs	r3, #0
  {
    *(pulDest++) = *(pulSrc++);
 800370c:	58e2      	ldr	r2, [r4, r3]
 800370e:	50ca      	str	r2, [r1, r3]
 8003710:	3304      	adds	r3, #4
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8003712:	4283      	cmp	r3, r0
 8003714:	d1fa      	bne.n	800370c <__Init_Data+0x18>
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003716:	4b0c      	ldr	r3, [pc, #48]	; (8003748 <__Init_Data+0x54>)
 8003718:	4a0c      	ldr	r2, [pc, #48]	; (800374c <__Init_Data+0x58>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d20a      	bcs.n	8003734 <__Init_Data+0x40>
 800371e:	43d9      	mvns	r1, r3
 8003720:	4411      	add	r1, r2
 8003722:	f021 0103 	bic.w	r1, r1, #3
 8003726:	4419      	add	r1, r3
  {
    *(pulDest++) = 0;
 8003728:	2200      	movs	r2, #0
 800372a:	3b04      	subs	r3, #4
 800372c:	f843 2f04 	str.w	r2, [r3, #4]!
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003730:	428b      	cmp	r3, r1
 8003732:	d1fb      	bne.n	800372c <__Init_Data+0x38>
  {
    *(pulDest++) = 0;
  }
}
 8003734:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	20000000 	.word	0x20000000
 8003740:	200006fc 	.word	0x200006fc
 8003744:	0800d024 	.word	0x0800d024
 8003748:	20000700 	.word	0x20000700
 800374c:	20003618 	.word	0x20003618

08003750 <SystemInit_ExtMemCtl_Dummy>:
 * @param  None     
 * @retval : None       
*/

void SystemInit_ExtMemCtl_Dummy(void) 
{
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop

08003754 <Reset_Handler>:
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
{
 8003754:	4668      	mov	r0, sp
 8003756:	f020 0107 	bic.w	r1, r0, #7
 800375a:	468d      	mov	sp, r1
 800375c:	b519      	push	{r0, r3, r4, lr}
/* FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
  required, then adjust the Register Addresses */
  SystemInit_ExtMemCtl();
 800375e:	f7ff fff7 	bl	8003750 <SystemInit_ExtMemCtl_Dummy>

  /* restore original stack pointer */
  asm(" LDR r0, =_estack");
 8003762:	4819      	ldr	r0, [pc, #100]	; (80037c8 <Reset_Handler+0x74>)
  asm(" MSR msp, r0");
 8003764:	f380 8808 	msr	MSP, r0
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8003768:	4912      	ldr	r1, [pc, #72]	; (80037b4 <Reset_Handler+0x60>)
 800376a:	4b13      	ldr	r3, [pc, #76]	; (80037b8 <Reset_Handler+0x64>)
 800376c:	4299      	cmp	r1, r3
 800376e:	d20b      	bcs.n	8003788 <Reset_Handler+0x34>
 8003770:	43c8      	mvns	r0, r1
 8003772:	4418      	add	r0, r3
 8003774:	f020 0003 	bic.w	r0, r0, #3
 8003778:	4c10      	ldr	r4, [pc, #64]	; (80037bc <Reset_Handler+0x68>)
 800377a:	3004      	adds	r0, #4
 800377c:	2300      	movs	r3, #0
  {
    *(pulDest++) = *(pulSrc++);
 800377e:	58e2      	ldr	r2, [r4, r3]
 8003780:	50ca      	str	r2, [r1, r3]
 8003782:	3304      	adds	r3, #4
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8003784:	4283      	cmp	r3, r0
 8003786:	d1fa      	bne.n	800377e <Reset_Handler+0x2a>
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8003788:	4b0d      	ldr	r3, [pc, #52]	; (80037c0 <Reset_Handler+0x6c>)
 800378a:	4a0e      	ldr	r2, [pc, #56]	; (80037c4 <Reset_Handler+0x70>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d20a      	bcs.n	80037a6 <Reset_Handler+0x52>
 8003790:	43d9      	mvns	r1, r3
 8003792:	4411      	add	r1, r2
 8003794:	f021 0103 	bic.w	r1, r1, #3
 8003798:	4419      	add	r1, r3
  {
    *(pulDest++) = 0;
 800379a:	2200      	movs	r2, #0
 800379c:	3b04      	subs	r3, #4
 800379e:	f843 2f04 	str.w	r2, [r3, #4]!
  for(pulDest = &_sdata; pulDest < &_edata; )
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 80037a2:	428b      	cmp	r3, r1
 80037a4:	d1fb      	bne.n	800379e <Reset_Handler+0x4a>
  
  /* Initialize data and bss */
   __Init_Data(); 

  /* Call the application's entry point.*/
  main();
 80037a6:	f008 ff9b 	bl	800c6e0 <main>
}
 80037aa:	e8bd 4019 	ldmia.w	sp!, {r0, r3, r4, lr}
 80037ae:	4685      	mov	sp, r0
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	20000000 	.word	0x20000000
 80037b8:	200006fc 	.word	0x200006fc
 80037bc:	0800d024 	.word	0x0800d024
 80037c0:	20000700 	.word	0x20000700
 80037c4:	20003618 	.word	0x20003618
 80037c8:	20005000 	.word	0x20005000

080037cc <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80037cc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80037d0:	4b02      	ldr	r3, [pc, #8]	; (80037dc <NVIC_PriorityGroupConfig+0x10>)
 80037d2:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80037d6:	60d8      	str	r0, [r3, #12]
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	e000ed00 	.word	0xe000ed00

080037e0 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80037e0:	78c3      	ldrb	r3, [r0, #3]
  *   that contains the configuration information for the
  *   specified NVIC peripheral.
  * @retval : None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80037e2:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80037e4:	b95b      	cbnz	r3, 80037fe <NVIC_Init+0x1e>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80037e6:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80037e8:	2101      	movs	r1, #1
 80037ea:	f003 021f 	and.w	r2, r3, #31
 80037ee:	4091      	lsls	r1, r2
  }
}
 80037f0:	bc30      	pop	{r4, r5}
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80037f2:	095b      	lsrs	r3, r3, #5
 80037f4:	4a14      	ldr	r2, [pc, #80]	; (8003848 <NVIC_Init+0x68>)
 80037f6:	3320      	adds	r3, #32
 80037f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80037fc:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80037fe:	4b13      	ldr	r3, [pc, #76]	; (800384c <NVIC_Init+0x6c>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003800:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003802:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8003804:	220f      	movs	r2, #15
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003806:	43db      	mvns	r3, r3
 8003808:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 800380c:	f1c3 0104 	rsb	r1, r3, #4
    tmpsub = tmpsub >> tmppriority;
 8003810:	fa22 f303 	lsr.w	r3, r2, r3

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003814:	408c      	lsls	r4, r1
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003816:	7885      	ldrb	r5, [r0, #2]
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003818:	7801      	ldrb	r1, [r0, #0]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800381a:	ea03 0205 	and.w	r2, r3, r5
 800381e:	4322      	orrs	r2, r4
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003820:	f101 4360 	add.w	r3, r1, #3758096384	; 0xe0000000
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
 8003824:	0112      	lsls	r2, r2, #4
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003826:	b2d2      	uxtb	r2, r2
 8003828:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 800382c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003830:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003832:	2101      	movs	r1, #1
 8003834:	f003 021f 	and.w	r2, r3, #31
 8003838:	4091      	lsls	r1, r2
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800383a:	bc30      	pop	{r4, r5}

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800383c:	4a02      	ldr	r2, [pc, #8]	; (8003848 <NVIC_Init+0x68>)
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800383e:	095b      	lsrs	r3, r3, #5
 8003840:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	e000e100 	.word	0xe000e100
 800384c:	e000ed00 	.word	0xe000ed00

08003850 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8003850:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8003854:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8003858:	4b01      	ldr	r3, [pc, #4]	; (8003860 <NVIC_SetVectorTable+0x10>)
 800385a:	4308      	orrs	r0, r1
 800385c:	6098      	str	r0, [r3, #8]
 800385e:	4770      	bx	lr
 8003860:	e000ed00 	.word	0xe000ed00

08003864 <NVIC_SystemLPConfig>:
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8003864:	4b04      	ldr	r3, [pc, #16]	; (8003878 <NVIC_SystemLPConfig+0x14>)
 8003866:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8003868:	b919      	cbnz	r1, 8003872 <NVIC_SystemLPConfig+0xe>
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 800386a:	ea22 0000 	bic.w	r0, r2, r0
 800386e:	6118      	str	r0, [r3, #16]
 8003870:	4770      	bx	lr
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8003872:	4310      	orrs	r0, r2
 8003874:	6118      	str	r0, [r3, #16]
 8003876:	4770      	bx	lr
 8003878:	e000ed00 	.word	0xe000ed00

0800387c <SysTick_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800387c:	4b04      	ldr	r3, [pc, #16]	; (8003890 <SysTick_CLKSourceConfig+0x14>)
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 800387e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	bf0c      	ite	eq
 8003884:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8003888:	f022 0204 	bicne.w	r2, r2, #4
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	4770      	bx	lr
 8003890:	e000e010 	.word	0xe000e010

08003894 <ADC_DeInit>:
  *   reset values.
  * @param ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval : None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003894:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  switch (*(uint32_t*)&ADCx)
 8003896:	4b18      	ldr	r3, [pc, #96]	; (80038f8 <ADC_DeInit+0x64>)
 8003898:	4298      	cmp	r0, r3
 800389a:	d020      	beq.n	80038de <ADC_DeInit+0x4a>
 800389c:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80038a0:	4298      	cmp	r0, r3
 80038a2:	d010      	beq.n	80038c6 <ADC_DeInit+0x32>
 80038a4:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 80038a8:	4298      	cmp	r0, r3
 80038aa:	d000      	beq.n	80038ae <ADC_DeInit+0x1a>
 80038ac:	bd08      	pop	{r3, pc}
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 80038ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80038b2:	2101      	movs	r1, #1
 80038b4:	f002 f976 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 80038b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 80038bc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80038c0:	2100      	movs	r1, #0
 80038c2:	f002 b96f 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 80038c6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80038ca:	2101      	movs	r1, #1
 80038cc:	f002 f96a 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 80038d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80038d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80038d8:	2100      	movs	r1, #0
 80038da:	f002 b963 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 80038de:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80038e2:	2101      	movs	r1, #1
 80038e4:	f002 f95e 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
      break; 
    default:
      break;
  }
}
 80038e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 80038ec:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80038f0:	2100      	movs	r1, #0
 80038f2:	f002 b957 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
 80038f6:	bf00      	nop
 80038f8:	40012800 	.word	0x40012800

080038fc <ADC_Init>:
  assert_param(IS_ADC_EXT_TRIG(ADC_InitStruct->ADC_ExternalTrigConv));   
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80038fc:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 80038fe:	680a      	ldr	r2, [r1, #0]
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8003900:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  *   contains the configuration information for the specified
  *   ADC peripheral.
  * @retval : None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8003904:	b430      	push	{r4, r5}
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8003906:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 800390a:	790c      	ldrb	r4, [r1, #4]
 800390c:	4313      	orrs	r3, r2
 800390e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003912:	6043      	str	r3, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003914:	6885      	ldr	r5, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003916:	688c      	ldr	r4, [r1, #8]
 8003918:	68ca      	ldr	r2, [r1, #12]
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800391a:	4b09      	ldr	r3, [pc, #36]	; (8003940 <ADC_Init+0x44>)
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 800391c:	4322      	orrs	r2, r4
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800391e:	402b      	ands	r3, r5
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8003920:	794d      	ldrb	r5, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003922:	4313      	orrs	r3, r2
 8003924:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003928:	6083      	str	r3, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 800392a:	7c0b      	ldrb	r3, [r1, #16]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800392c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 800392e:	3b01      	subs	r3, #1
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8003930:	b2db      	uxtb	r3, r3
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003932:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8003936:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800393a:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 800393c:	bc30      	pop	{r4, r5}
 800393e:	4770      	bx	lr
 8003940:	fff1f7fd 	.word	0xfff1f7fd

08003944 <ADC_StructInit>:
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003944:	2300      	movs	r3, #0
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003946:	2201      	movs	r2, #1
 8003948:	7402      	strb	r2, [r0, #16]
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 800394a:	6003      	str	r3, [r0, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 800394c:	7103      	strb	r3, [r0, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 800394e:	7143      	strb	r3, [r0, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003950:	6083      	str	r3, [r0, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003952:	60c3      	str	r3, [r0, #12]
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop

08003958 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003958:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800395a:	b919      	cbnz	r1, 8003964 <ADC_Cmd+0xc>
    ADCx->CR2 |= CR2_ADON_Set;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 800395c:	f023 0301 	bic.w	r3, r3, #1
 8003960:	6083      	str	r3, [r0, #8]
 8003962:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003964:	f043 0301 	orr.w	r3, r3, #1
 8003968:	6083      	str	r3, [r0, #8]
 800396a:	4770      	bx	lr

0800396c <ADC_DMACmd>:
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 800396c:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800396e:	b919      	cbnz	r1, 8003978 <ADC_DMACmd+0xc>
    ADCx->CR2 |= CR2_DMA_Set;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003970:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003974:	6083      	str	r3, [r0, #8]
 8003976:	4770      	bx	lr
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003978:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800397c:	6083      	str	r3, [r0, #8]
 800397e:	4770      	bx	lr

08003980 <ADC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8003980:	b2c9      	uxtb	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003982:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
 8003984:	b91a      	cbnz	r2, 800398e <ADC_ITConfig+0xe>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8003986:	ea23 0101 	bic.w	r1, r3, r1
 800398a:	6041      	str	r1, [r0, #4]
 800398c:	4770      	bx	lr
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 800398e:	4319      	orrs	r1, r3
 8003990:	6041      	str	r1, [r0, #4]
 8003992:	4770      	bx	lr

08003994 <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003994:	6883      	ldr	r3, [r0, #8]
 8003996:	f043 0308 	orr.w	r3, r3, #8
 800399a:	6083      	str	r3, [r0, #8]
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop

080039a0 <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 80039a0:	6880      	ldr	r0, [r0, #8]
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 80039a2:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80039a6:	4770      	bx	lr

080039a8 <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 80039a8:	6883      	ldr	r3, [r0, #8]
 80039aa:	f043 0304 	orr.w	r3, r3, #4
 80039ae:	6083      	str	r3, [r0, #8]
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop

080039b4 <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 80039b4:	6880      	ldr	r0, [r0, #8]
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
}
 80039b6:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80039ba:	4770      	bx	lr

080039bc <ADC_SoftwareStartConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 80039bc:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80039be:	b919      	cbnz	r1, 80039c8 <ADC_SoftwareStartConvCmd+0xc>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 80039c0:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 80039c4:	6083      	str	r3, [r0, #8]
 80039c6:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 80039c8:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 80039cc:	6083      	str	r3, [r0, #8]
 80039ce:	4770      	bx	lr

080039d0 <ADC_GetSoftwareStartConvStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
 80039d0:	6880      	ldr	r0, [r0, #8]
    /* SWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
}
 80039d2:	f3c0 5080 	ubfx	r0, r0, #22, #1
 80039d6:	4770      	bx	lr

080039d8 <ADC_DiscModeChannelCountConfig>:
  uint32_t tmpreg2 = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 80039d8:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 80039da:	3901      	subs	r1, #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 80039dc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 80039e0:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 80039e4:	6043      	str	r3, [r0, #4]
 80039e6:	4770      	bx	lr

080039e8 <ADC_DiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80039e8:	6843      	ldr	r3, [r0, #4]
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80039ea:	b919      	cbnz	r1, 80039f4 <ADC_DiscModeCmd+0xc>
    ADCx->CR1 |= CR1_DISCEN_Set;
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 80039ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039f0:	6043      	str	r3, [r0, #4]
 80039f2:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80039f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039f8:	6043      	str	r3, [r0, #4]
 80039fa:	4770      	bx	lr

080039fc <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80039fc:	2909      	cmp	r1, #9
  * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval : None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80039fe:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003a00:	d91f      	bls.n	8003a42 <ADC_RegularChannelConfig+0x46>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003a02:	f1a1 040a 	sub.w	r4, r1, #10
 8003a06:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003a0a:	2607      	movs	r6, #7
 8003a0c:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8003a0e:	fa03 f404 	lsl.w	r4, r3, r4
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003a12:	68c5      	ldr	r5, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003a14:	2a06      	cmp	r2, #6
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003a16:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003a1a:	ea43 0304 	orr.w	r3, r3, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003a1e:	60c3      	str	r3, [r0, #12]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003a20:	d91d      	bls.n	8003a5e <ADC_RegularChannelConfig+0x62>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003a22:	2a0c      	cmp	r2, #12
 8003a24:	d929      	bls.n	8003a7a <ADC_RegularChannelConfig+0x7e>
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8003a26:	bc70      	pop	{r4, r5, r6}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003a28:	3a0d      	subs	r2, #13
 8003a2a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003a2e:	231f      	movs	r3, #31
 8003a30:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8003a32:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003a36:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003a38:	ea21 0303 	bic.w	r3, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003a3c:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003a3e:	62c2      	str	r2, [r0, #44]	; 0x2c
  }
}
 8003a40:	4770      	bx	lr
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003a42:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 8003a46:	2607      	movs	r6, #7
 8003a48:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8003a4a:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003a4e:	6905      	ldr	r5, [r0, #16]
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003a50:	2a06      	cmp	r2, #6
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003a52:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003a56:	ea43 0304 	orr.w	r3, r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003a5a:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003a5c:	d8e1      	bhi.n	8003a22 <ADC_RegularChannelConfig+0x26>
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8003a5e:	bc70      	pop	{r4, r5, r6}
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003a60:	3a01      	subs	r2, #1
 8003a62:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003a66:	231f      	movs	r3, #31
 8003a68:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8003a6a:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003a6e:	6b41      	ldr	r1, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003a70:	ea21 0303 	bic.w	r3, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003a74:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003a76:	6342      	str	r2, [r0, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8003a78:	4770      	bx	lr
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003a7a:	3a07      	subs	r2, #7
 8003a7c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003a80:	231f      	movs	r3, #31
 8003a82:	4093      	lsls	r3, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8003a84:	bc70      	pop	{r4, r5, r6}
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8003a86:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003a8a:	6b01      	ldr	r1, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003a8c:	ea21 0303 	bic.w	r3, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003a90:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003a92:	6302      	str	r2, [r0, #48]	; 0x30
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop

08003a98 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003a98:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003a9a:	b919      	cbnz	r1, 8003aa4 <ADC_ExternalTrigConvCmd+0xc>
    ADCx->CR2 |= CR2_EXTTRIG_Set;
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003a9c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003aa0:	6083      	str	r3, [r0, #8]
 8003aa2:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003aa4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003aa8:	6083      	str	r3, [r0, #8]
 8003aaa:	4770      	bx	lr

08003aac <ADC_GetConversionValue>:
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8003aac:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 8003aae:	b280      	uxth	r0, r0
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop

08003ab4 <ADC_GetDualModeConversionValue>:
  * @retval : The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
 8003ab4:	4b01      	ldr	r3, [pc, #4]	; (8003abc <ADC_GetDualModeConversionValue+0x8>)
 8003ab6:	6818      	ldr	r0, [r3, #0]
}
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	4001244c 	.word	0x4001244c

08003ac0 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003ac0:	6843      	ldr	r3, [r0, #4]
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003ac2:	b919      	cbnz	r1, 8003acc <ADC_AutoInjectedConvCmd+0xc>
    ADCx->CR1 |= CR1_JAUTO_Set;
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003ac4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ac8:	6043      	str	r3, [r0, #4]
 8003aca:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003acc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ad0:	6043      	str	r3, [r0, #4]
 8003ad2:	4770      	bx	lr

08003ad4 <ADC_InjectedDiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003ad4:	6843      	ldr	r3, [r0, #4]
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003ad6:	b919      	cbnz	r1, 8003ae0 <ADC_InjectedDiscModeCmd+0xc>
    ADCx->CR1 |= CR1_JDISCEN_Set;
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003ad8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003adc:	6043      	str	r3, [r0, #4]
 8003ade:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003ae0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003ae4:	6043      	str	r3, [r0, #4]
 8003ae6:	4770      	bx	lr

08003ae8 <ADC_ExternalTrigInjectedConvConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003ae8:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003aea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003aee:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003af0:	6081      	str	r1, [r0, #8]
 8003af2:	4770      	bx	lr

08003af4 <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003af4:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003af6:	b919      	cbnz	r1, 8003b00 <ADC_ExternalTrigInjectedConvCmd+0xc>
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003af8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003afc:	6083      	str	r3, [r0, #8]
 8003afe:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003b00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b04:	6083      	str	r3, [r0, #8]
 8003b06:	4770      	bx	lr

08003b08 <ADC_SoftwareStartInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003b08:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b0a:	b919      	cbnz	r1, 8003b14 <ADC_SoftwareStartInjectedConvCmd+0xc>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8003b0c:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8003b10:	6083      	str	r3, [r0, #8]
 8003b12:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003b14:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003b18:	6083      	str	r3, [r0, #8]
 8003b1a:	4770      	bx	lr

08003b1c <ADC_GetSoftwareStartInjectedConvCmdStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
 8003b1c:	6880      	ldr	r0, [r0, #8]
    /* JSWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8003b1e:	f3c0 5040 	ubfx	r0, r0, #21, #1
 8003b22:	4770      	bx	lr

08003b24 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003b24:	2909      	cmp	r1, #9
  * @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  * @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval : None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8003b26:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003b28:	d81b      	bhi.n	8003b62 <ADC_InjectedChannelConfig+0x3e>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003b2a:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 8003b2e:	2607      	movs	r6, #7
 8003b30:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8003b32:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003b36:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003b38:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003b3c:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003b3e:	6103      	str	r3, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003b40:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8003b42:	3202      	adds	r2, #2
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 8003b44:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8003b48:	1b12      	subs	r2, r2, r4
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003b50:	241f      	movs	r4, #31
 8003b52:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8003b54:	4091      	lsls	r1, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003b56:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003b5a:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003b5c:	6383      	str	r3, [r0, #56]	; 0x38
}
 8003b5e:	bc70      	pop	{r4, r5, r6}
 8003b60:	4770      	bx	lr
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8003b62:	f1a1 040a 	sub.w	r4, r1, #10
 8003b66:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003b6a:	2607      	movs	r6, #7
 8003b6c:	40a6      	lsls	r6, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8003b6e:	fa03 f404 	lsl.w	r4, r3, r4
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003b72:	68c5      	ldr	r5, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003b74:	ea25 0306 	bic.w	r3, r5, r6
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003b78:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003b7a:	60c3      	str	r3, [r0, #12]
 8003b7c:	e7e0      	b.n	8003b40 <ADC_InjectedChannelConfig+0x1c>
 8003b7e:	bf00      	nop

08003b80 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003b80:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 8003b82:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8003b84:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003b88:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003b8c:	6383      	str	r3, [r0, #56]	; 0x38
 8003b8e:	4770      	bx	lr

08003b90 <ADC_SetInjectedOffset>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  /* Set the selected injected channel data offset */
  *((__IO uint32_t *)((*(uint32_t*)&ADCx) + ADC_InjectedChannel)) = (uint32_t)Offset;
 8003b90:	5042      	str	r2, [r0, r1]
 8003b92:	4770      	bx	lr

08003b94 <ADC_GetInjectedConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*) (((*(uint32_t*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8003b94:	3128      	adds	r1, #40	; 0x28
 8003b96:	5840      	ldr	r0, [r0, r1]
}
 8003b98:	b280      	uxth	r0, r0
 8003b9a:	4770      	bx	lr

08003b9c <ADC_AnalogWatchdogCmd>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003b9c:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8003b9e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003ba2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8003ba6:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003ba8:	6041      	str	r1, [r0, #4]
 8003baa:	4770      	bx	lr

08003bac <ADC_AnalogWatchdogThresholdsConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8003bac:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8003bae:	6282      	str	r2, [r0, #40]	; 0x28
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop

08003bb4 <ADC_AnalogWatchdogSingleChannelConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003bb4:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8003bb6:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8003bba:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003bbc:	6041      	str	r1, [r0, #4]
 8003bbe:	4770      	bx	lr

08003bc0 <ADC_TempSensorVrefintCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003bc0:	4b05      	ldr	r3, [pc, #20]	; (8003bd8 <ADC_TempSensorVrefintCmd+0x18>)
 8003bc2:	689a      	ldr	r2, [r3, #8]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003bc4:	b918      	cbnz	r0, 8003bce <ADC_TempSensorVrefintCmd+0xe>
    ADC1->CR2 |= CR2_TSVREFE_Set;
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8003bc6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8003bca:	609a      	str	r2, [r3, #8]
 8003bcc:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003bce:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003bd2:	609a      	str	r2, [r3, #8]
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40012400 	.word	0x40012400

08003bdc <ADC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8003bdc:	6803      	ldr	r3, [r0, #0]
 8003bde:	4219      	tst	r1, r3
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8003be0:	bf0c      	ite	eq
 8003be2:	2000      	moveq	r0, #0
 8003be4:	2001      	movne	r0, #1
 8003be6:	4770      	bx	lr

08003be8 <ADC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8003be8:	43c9      	mvns	r1, r1
 8003bea:	6001      	str	r1, [r0, #0]
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop

08003bf0 <ADC_GetITStatus>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8003bf0:	6843      	ldr	r3, [r0, #4]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8003bf2:	6800      	ldr	r0, [r0, #0]
 8003bf4:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8003bf8:	d004      	beq.n	8003c04 <ADC_GetITStatus+0x14>
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8003bfa:	b2c9      	uxtb	r1, r1
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8003bfc:	4219      	tst	r1, r3
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8003bfe:	bf0c      	ite	eq
 8003c00:	2000      	moveq	r0, #0
 8003c02:	2001      	movne	r0, #1
    /* ADC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop

08003c08 <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8003c08:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8003c0c:	6001      	str	r1, [r0, #0]
 8003c0e:	4770      	bx	lr

08003c10 <BKP_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void BKP_DeInit(void)
{
 8003c10:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 8003c12:	2001      	movs	r0, #1
 8003c14:	f001 ffde 	bl	8005bd4 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
}
 8003c18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f001 bfd9 	b.w	8005bd4 <RCC_BackupResetCmd>
 8003c22:	bf00      	nop

08003c24 <BKP_TamperPinLevelConfig>:
  */
void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));
  *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel;
 8003c24:	4b01      	ldr	r3, [pc, #4]	; (8003c2c <BKP_TamperPinLevelConfig+0x8>)
 8003c26:	6018      	str	r0, [r3, #0]
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	420d8604 	.word	0x420d8604

08003c30 <BKP_TamperPinCmd>:
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
 8003c30:	4b01      	ldr	r3, [pc, #4]	; (8003c38 <BKP_TamperPinCmd+0x8>)
 8003c32:	6018      	str	r0, [r3, #0]
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	420d8600 	.word	0x420d8600

08003c3c <BKP_ITConfig>:
  */
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState;
 8003c3c:	4b01      	ldr	r3, [pc, #4]	; (8003c44 <BKP_ITConfig+0x8>)
 8003c3e:	6018      	str	r0, [r3, #0]
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	420d8688 	.word	0x420d8688

08003c48 <BKP_RTCOutputConfig>:
void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));
  tmpreg = BKP->RTCCR;
 8003c48:	4a04      	ldr	r2, [pc, #16]	; (8003c5c <BKP_RTCOutputConfig+0x14>)
 8003c4a:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
 8003c4c:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8003c50:	041b      	lsls	r3, r3, #16
 8003c52:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 8003c54:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8003c56:	8590      	strh	r0, [r2, #44]	; 0x2c
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	40006c00 	.word	0x40006c00

08003c60 <BKP_SetRTCCalibrationValue>:
void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue)
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));
  tmpreg = BKP->RTCCR;
 8003c60:	4a04      	ldr	r2, [pc, #16]	; (8003c74 <BKP_SetRTCCalibrationValue+0x14>)
 8003c62:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
 8003c64:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003c68:	041b      	lsls	r3, r3, #16
 8003c6a:	0c1b      	lsrs	r3, r3, #16
  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 8003c6c:	4318      	orrs	r0, r3
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8003c6e:	8590      	strh	r0, [r2, #44]	; 0x2c
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	40006c00 	.word	0x40006c00

08003c78 <BKP_WriteBackupRegister>:
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));
  *(__IO uint16_t *) (BKP_BASE + BKP_DR) = Data;
 8003c78:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003c7c:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8003c80:	8001      	strh	r1, [r0, #0]
 8003c82:	4770      	bx	lr

08003c84 <BKP_ReadBackupRegister>:
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));
  return (*(__IO uint16_t *) (BKP_BASE + BKP_DR));
 8003c84:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003c88:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8003c8c:	8800      	ldrh	r0, [r0, #0]
}
 8003c8e:	b280      	uxth	r0, r0
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop

08003c94 <BKP_GetFlagStatus>:
  * @param  None
  * @retval : The new state of the Tamper Pin Event flag (SET or RESET).
  */
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB);
 8003c94:	4b01      	ldr	r3, [pc, #4]	; (8003c9c <BKP_GetFlagStatus+0x8>)
 8003c96:	6818      	ldr	r0, [r3, #0]
}
 8003c98:	b2c0      	uxtb	r0, r0
 8003c9a:	4770      	bx	lr
 8003c9c:	420d86a0 	.word	0x420d86a0

08003ca0 <BKP_ClearFlag>:
  * @retval : None
  */
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
 8003ca0:	4b03      	ldr	r3, [pc, #12]	; (8003cb0 <BKP_ClearFlag+0x10>)
 8003ca2:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8003ca4:	b292      	uxth	r2, r2
 8003ca6:	f042 0201 	orr.w	r2, r2, #1
 8003caa:	869a      	strh	r2, [r3, #52]	; 0x34
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	40006c00 	.word	0x40006c00

08003cb4 <BKP_GetITStatus>:
  * @param  None
  * @retval : The new state of the Tamper Pin Interrupt (SET or RESET).
  */
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB);
 8003cb4:	4b01      	ldr	r3, [pc, #4]	; (8003cbc <BKP_GetITStatus+0x8>)
 8003cb6:	6818      	ldr	r0, [r3, #0]
}
 8003cb8:	b2c0      	uxtb	r0, r0
 8003cba:	4770      	bx	lr
 8003cbc:	420d86a4 	.word	0x420d86a4

08003cc0 <BKP_ClearITPendingBit>:
  * @retval : None
  */
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
 8003cc0:	4b03      	ldr	r3, [pc, #12]	; (8003cd0 <BKP_ClearITPendingBit+0x10>)
 8003cc2:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8003cc4:	b292      	uxth	r2, r2
 8003cc6:	f042 0202 	orr.w	r2, r2, #2
 8003cca:	869a      	strh	r2, [r3, #52]	; 0x34
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40006c00 	.word	0x40006c00

08003cd4 <CAN_DeInit>:
  *   reset values.
  * @param CANx: where x can be 1 select the CAN peripheral.
  * @retval : None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8003cd4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  switch (*(uint32_t*)&CANx)
 8003cd6:	4b08      	ldr	r3, [pc, #32]	; (8003cf8 <CAN_DeInit+0x24>)
 8003cd8:	4298      	cmp	r0, r3
 8003cda:	d000      	beq.n	8003cde <CAN_DeInit+0xa>
 8003cdc:	bd08      	pop	{r3, pc}
  {
    case CAN1_BASE:
      /* Enable CAN1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8003cde:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	f001 ff6a 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
      break;        
    default:
      break;
  }
}
 8003ce8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case CAN1_BASE:
      /* Enable CAN1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
      /* Release CAN1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 8003cec:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	f001 bf63 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
 8003cf6:	bf00      	nop
 8003cf8:	40006400 	.word	0x40006400

08003cfc <CAN_Init>:
  assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW));
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));
  /* exit from sleep mode */
  CANx->MCR &= ~MCR_SLEEP;
 8003cfc:	6803      	ldr	r3, [r0, #0]
  *   contains the configuration information for the CAN peripheral.
  * @retval : Constant indicates initialization succeed which will be 
  *   CANINITFAILED or CANINITOK.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 8003cfe:	b430      	push	{r4, r5}
  assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW));
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));
  /* exit from sleep mode */
  CANx->MCR &= ~MCR_SLEEP;
 8003d00:	f023 0302 	bic.w	r3, r3, #2
 8003d04:	6003      	str	r3, [r0, #0]
  /* Request initialisation */
  CANx->MCR |= MCR_INRQ ;
 8003d06:	6802      	ldr	r2, [r0, #0]
 8003d08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d0c:	f042 0201 	orr.w	r2, r2, #1
 8003d10:	6002      	str	r2, [r0, #0]
 8003d12:	e001      	b.n	8003d18 <CAN_Init+0x1c>
  /* Wait the acknowledge */
  while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) != MSR_INAK))
 8003d14:	3b01      	subs	r3, #1
 8003d16:	d002      	beq.n	8003d1e <CAN_Init+0x22>
 8003d18:	6842      	ldr	r2, [r0, #4]
 8003d1a:	07d4      	lsls	r4, r2, #31
 8003d1c:	d5fa      	bpl.n	8003d14 <CAN_Init+0x18>
  {
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
 8003d1e:	6843      	ldr	r3, [r0, #4]
 8003d20:	f013 0301 	ands.w	r3, r3, #1
 8003d24:	d057      	beq.n	8003dd6 <CAN_Init+0xda>
    InitStatus = CANINITFAILED;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 8003d26:	780b      	ldrb	r3, [r1, #0]
 8003d28:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_TTCM;
 8003d2a:	6803      	ldr	r3, [r0, #0]
 8003d2c:	bf0c      	ite	eq
 8003d2e:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~MCR_TTCM;
 8003d32:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 8003d36:	6003      	str	r3, [r0, #0]
    }
    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8003d38:	784b      	ldrb	r3, [r1, #1]
 8003d3a:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_ABOM;
 8003d3c:	6803      	ldr	r3, [r0, #0]
 8003d3e:	bf0c      	ite	eq
 8003d40:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~MCR_ABOM;
 8003d44:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8003d48:	6003      	str	r3, [r0, #0]
    }
    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8003d4a:	788b      	ldrb	r3, [r1, #2]
 8003d4c:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_AWUM;
 8003d4e:	6803      	ldr	r3, [r0, #0]
 8003d50:	bf0c      	ite	eq
 8003d52:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CANx->MCR &= ~MCR_AWUM;
 8003d56:	f023 0320 	bicne.w	r3, r3, #32
 8003d5a:	6003      	str	r3, [r0, #0]
    }
    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8003d5c:	78cb      	ldrb	r3, [r1, #3]
 8003d5e:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_NART;
 8003d60:	6803      	ldr	r3, [r0, #0]
 8003d62:	bf0c      	ite	eq
 8003d64:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CANx->MCR &= ~MCR_NART;
 8003d68:	f023 0310 	bicne.w	r3, r3, #16
 8003d6c:	6003      	str	r3, [r0, #0]
    }
    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8003d6e:	790b      	ldrb	r3, [r1, #4]
 8003d70:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_RFLM;
 8003d72:	6803      	ldr	r3, [r0, #0]
 8003d74:	bf0c      	ite	eq
 8003d76:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~MCR_RFLM;
 8003d7a:	f023 0308 	bicne.w	r3, r3, #8
 8003d7e:	6003      	str	r3, [r0, #0]
    }
    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8003d80:	794b      	ldrb	r3, [r1, #5]
 8003d82:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= MCR_TXFP;
 8003d84:	6803      	ldr	r3, [r0, #0]
 8003d86:	bf0c      	ite	eq
 8003d88:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CANx->MCR &= ~MCR_TXFP;
 8003d8c:	f023 0304 	bicne.w	r3, r3, #4
 8003d90:	6003      	str	r3, [r0, #0]
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003d92:	798b      	ldrb	r3, [r1, #6]
 8003d94:	79ca      	ldrb	r2, [r1, #7]
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003d96:	7a0d      	ldrb	r5, [r1, #8]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003d98:	079b      	lsls	r3, r3, #30
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003d9a:	7a4c      	ldrb	r4, [r1, #9]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003d9c:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8003da0:	894b      	ldrh	r3, [r1, #10]
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003da2:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003da6:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8003daa:	3b01      	subs	r3, #1
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
 8003dac:	4313      	orrs	r3, r2
    else
    {
      CANx->MCR &= ~MCR_TXFP;
    }
    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->CAN_SJW << 24) |
 8003dae:	61c3      	str	r3, [r0, #28]
               ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) |
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
    /* Request leave initialisation */
    CANx->MCR &= ~MCR_INRQ;
 8003db0:	6802      	ldr	r2, [r0, #0]
 8003db2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003db6:	f022 0201 	bic.w	r2, r2, #1
 8003dba:	6002      	str	r2, [r0, #0]
 8003dbc:	e001      	b.n	8003dc2 <CAN_Init+0xc6>
   /* Wait the acknowledge */
   wait_ack = 0x00;
   while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) == MSR_INAK))
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	d002      	beq.n	8003dc8 <CAN_Init+0xcc>
 8003dc2:	6842      	ldr	r2, [r0, #4]
 8003dc4:	07d2      	lsls	r2, r2, #31
 8003dc6:	d4fa      	bmi.n	8003dbe <CAN_Init+0xc2>
   {
     wait_ack++;
   }
    /* ...and check acknowledged */
    if ((CANx->MSR & MSR_INAK) == MSR_INAK)
 8003dc8:	6840      	ldr	r0, [r0, #4]
      InitStatus = CANINITOK ;
    }
  }
  /* At this step, return the status of initialization */
  return InitStatus;
}
 8003dca:	bc30      	pop	{r4, r5}
   while ((wait_ack != INAK_TimeOut)&&((CANx->MSR & MSR_INAK) == MSR_INAK))
   {
     wait_ack++;
   }
    /* ...and check acknowledged */
    if ((CANx->MSR & MSR_INAK) == MSR_INAK)
 8003dcc:	f000 0001 	and.w	r0, r0, #1
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
  {
    InitStatus = CANINITFAILED;
 8003dd0:	f080 0001 	eor.w	r0, r0, #1
      InitStatus = CANINITOK ;
    }
  }
  /* At this step, return the status of initialization */
  return InitStatus;
}
 8003dd4:	4770      	bx	lr
    wait_ack++;
  }
  /* ...and check acknowledged */
  if ((CANx->MSR & MSR_INAK) != MSR_INAK)
  {
    InitStatus = CANINITFAILED;
 8003dd6:	4618      	mov	r0, r3
      InitStatus = CANINITOK ;
    }
  }
  /* At this step, return the status of initialization */
  return InitStatus;
}
 8003dd8:	bc30      	pop	{r4, r5}
 8003dda:	4770      	bx	lr

08003ddc <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
 8003ddc:	7803      	ldrb	r3, [r0, #0]
  * @param CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef
  *   structure that contains the configuration information.
  * @retval : None.
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8003dde:	b470      	push	{r4, r5, r6}
  assert_param(IS_CAN_FILTER_NUMBER(CAN_FilterInitStruct->CAN_FilterNumber));
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
 8003de0:	2401      	movs	r4, #1
 8003de2:	409c      	lsls	r4, r3
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8003de4:	4b39      	ldr	r3, [pc, #228]	; (8003ecc <CAN_FilterInit+0xf0>)
  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8003de6:	43e2      	mvns	r2, r4
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
  filter_number_bit_pos = 
  (uint32_t)(((uint32_t)0x00000001) << ((uint32_t)CAN_FilterInitStruct->CAN_FilterNumber));
  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8003de8:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 8003dec:	f041 0101 	orr.w	r1, r1, #1
 8003df0:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8003df4:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8003df8:	4011      	ands	r1, r2
 8003dfa:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8003dfe:	7881      	ldrb	r1, [r0, #2]
 8003e00:	b9b9      	cbnz	r1, 8003e32 <CAN_FilterInit+0x56>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8003e02:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8003e06:	8946      	ldrh	r6, [r0, #10]
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8003e08:	4011      	ands	r1, r2
 8003e0a:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003e0e:	7801      	ldrb	r1, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 8003e10:	88c5      	ldrh	r5, [r0, #6]
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003e12:	3148      	adds	r1, #72	; 0x48
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8003e14:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003e18:	f843 5031 	str.w	r5, [r3, r1, lsl #3]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003e1c:	7806      	ldrb	r6, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003e1e:	8905      	ldrh	r5, [r0, #8]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
 8003e20:	8881      	ldrh	r1, [r0, #4]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003e22:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8003e26:	00f6      	lsls	r6, r6, #3
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003e28:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003e2c:	4433      	add	r3, r6
 8003e2e:	6059      	str	r1, [r3, #4]
 8003e30:	7881      	ldrb	r1, [r0, #2]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8003e32:	2901      	cmp	r1, #1
 8003e34:	d031      	beq.n	8003e9a <CAN_FilterInit+0xbe>
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }
  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8003e36:	7843      	ldrb	r3, [r0, #1]
 8003e38:	bb43      	cbnz	r3, 8003e8c <CAN_FilterInit+0xb0>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8003e3a:	4b24      	ldr	r3, [pc, #144]	; (8003ecc <CAN_FilterInit+0xf0>)
 8003e3c:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8003e40:	4011      	ands	r1, r2
 8003e42:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
  }
  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
 8003e46:	8983      	ldrh	r3, [r0, #12]
 8003e48:	b9bb      	cbnz	r3, 8003e7a <CAN_FilterInit+0x9e>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 8003e4a:	4b20      	ldr	r3, [pc, #128]	; (8003ecc <CAN_FilterInit+0xf0>)
 8003e4c:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 8003e50:	400a      	ands	r2, r1
 8003e52:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8003e56:	7b83      	ldrb	r3, [r0, #14]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d105      	bne.n	8003e68 <CAN_FilterInit+0x8c>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 8003e5c:	4b1b      	ldr	r3, [pc, #108]	; (8003ecc <CAN_FilterInit+0xf0>)
 8003e5e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003e62:	4314      	orrs	r4, r2
 8003e64:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
  }
  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8003e68:	4b18      	ldr	r3, [pc, #96]	; (8003ecc <CAN_FilterInit+0xf0>)
}
 8003e6a:	bc70      	pop	{r4, r5, r6}
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
  {
    CAN1->FA1R |= filter_number_bit_pos;
  }
  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8003e6c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003e70:	f022 0201 	bic.w	r2, r2, #1
 8003e74:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8003e78:	4770      	bx	lr
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
  }
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO1)
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d1eb      	bne.n	8003e56 <CAN_FilterInit+0x7a>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8003e7e:	4b13      	ldr	r3, [pc, #76]	; (8003ecc <CAN_FilterInit+0xf0>)
 8003e80:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003e84:	4322      	orrs	r2, r4
 8003e86:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003e8a:	e7e4      	b.n	8003e56 <CAN_FilterInit+0x7a>
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8003e8c:	4b0f      	ldr	r3, [pc, #60]	; (8003ecc <CAN_FilterInit+0xf0>)
 8003e8e:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8003e92:	4321      	orrs	r1, r4
 8003e94:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
 8003e98:	e7d5      	b.n	8003e46 <CAN_FilterInit+0x6a>
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8003e9a:	4b0c      	ldr	r3, [pc, #48]	; (8003ecc <CAN_FilterInit+0xf0>)
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8003e9c:	8886      	ldrh	r6, [r0, #4]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8003e9e:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
 8003ea2:	88c5      	ldrh	r5, [r0, #6]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh);
  }
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8003ea4:	4321      	orrs	r1, r4
 8003ea6:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003eaa:	7801      	ldrb	r1, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8003eac:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8003eb0:	3148      	adds	r1, #72	; 0x48
 8003eb2:	f843 5031 	str.w	r5, [r3, r1, lsl #3]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003eb6:	7806      	ldrb	r6, [r0, #0]
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003eb8:	8905      	ldrh	r5, [r0, #8]
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8003eba:	8941      	ldrh	r1, [r0, #10]
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003ebc:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8003ec0:	00f6      	lsls	r6, r6, #3
 8003ec2:	4433      	add	r3, r6
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8003ec4:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((uint32_t)((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        ((uint32_t)0x0000FFFF & CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8003ec8:	6059      	str	r1, [r3, #4]
 8003eca:	e7b4      	b.n	8003e36 <CAN_FilterInit+0x5a>
 8003ecc:	40006400 	.word	0x40006400

08003ed0 <CAN_StructInit>:
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8003ed0:	2300      	movs	r3, #0
  * @param CAN_InitStruct: pointer to a CAN_InitTypeDef structure which
  *   will be initialized.
  * @retval : None.
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
 8003ed2:	b410      	push	{r4}
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8003ed4:	2102      	movs	r1, #2
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8003ed6:	2403      	movs	r4, #3
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8003ed8:	2201      	movs	r2, #1
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8003eda:	7204      	strb	r4, [r0, #8]
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8003edc:	7241      	strb	r1, [r0, #9]
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8003ede:	8142      	strh	r2, [r0, #10]
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8003ee0:	7003      	strb	r3, [r0, #0]
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 8003ee2:	7043      	strb	r3, [r0, #1]
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 8003ee4:	7083      	strb	r3, [r0, #2]
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 8003ee6:	70c3      	strb	r3, [r0, #3]
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 8003ee8:	7103      	strb	r3, [r0, #4]
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 8003eea:	7143      	strb	r3, [r0, #5]
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 8003eec:	7183      	strb	r3, [r0, #6]
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 8003eee:	71c3      	strb	r3, [r0, #7]
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
}
 8003ef0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop

08003ef8 <CAN_ITConfig>:
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
  {
    /* Enable the selected CAN interrupt */
    CANx->IER |= CAN_IT;
 8003ef8:	6943      	ldr	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
 8003efa:	b91a      	cbnz	r2, 8003f04 <CAN_ITConfig+0xc>
    CANx->IER |= CAN_IT;
  }
  else
  {
    /* Disable the selected CAN interrupt */
    CANx->IER &= ~CAN_IT;
 8003efc:	ea23 0101 	bic.w	r1, r3, r1
 8003f00:	6141      	str	r1, [r0, #20]
 8003f02:	4770      	bx	lr
  assert_param(IS_CAN_ITConfig(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
  if (Newstate != DISABLE)
  {
    /* Enable the selected CAN interrupt */
    CANx->IER |= CAN_IT;
 8003f04:	4319      	orrs	r1, r3
 8003f06:	6141      	str	r1, [r0, #20]
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop

08003f0c <CAN_Transmit>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 8003f0c:	6883      	ldr	r3, [r0, #8]
  *   DLC and CAN datas.
  * @retval : The number of the mailbox that is used for transmission
  *   or CAN_NO_MB if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8003f0e:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 8003f10:	015c      	lsls	r4, r3, #5
  *   DLC and CAN datas.
  * @retval : The number of the mailbox that is used for transmission
  *   or CAN_NO_MB if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8003f12:	4602      	mov	r2, r0
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
 8003f14:	d405      	bmi.n	8003f22 <CAN_Transmit+0x16>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
 8003f16:	6883      	ldr	r3, [r0, #8]
 8003f18:	0118      	lsls	r0, r3, #4
 8003f1a:	d555      	bpl.n	8003fc8 <CAN_Transmit+0xbc>
 8003f1c:	2301      	movs	r3, #1
  {
    transmit_mailbox = 1;
 8003f1e:	4618      	mov	r0, r3
 8003f20:	e001      	b.n	8003f26 <CAN_Transmit+0x1a>
 8003f22:	2300      	movs	r3, #0
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));
  /* Select one empty transmit mailbox */
  if ((CANx->TSR&TSR_TME0) == TSR_TME0)
  {
    transmit_mailbox = 0;
 8003f24:	4618      	mov	r0, r3
 8003f26:	011c      	lsls	r4, r3, #4
 8003f28:	1913      	adds	r3, r2, r4
    transmit_mailbox = CAN_NO_MB;
  }
  if (transmit_mailbox != CAN_NO_MB)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8003f2a:	f8d3 5180 	ldr.w	r5, [r3, #384]	; 0x180
 8003f2e:	f005 0501 	and.w	r5, r5, #1
 8003f32:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
    if (TxMessage->IDE == CAN_ID_STD)
 8003f36:	7a0d      	ldrb	r5, [r1, #8]
 8003f38:	2d00      	cmp	r5, #0
 8003f3a:	d03b      	beq.n	8003fb4 <CAN_Transmit+0xa8>
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
 8003f3c:	684f      	ldr	r7, [r1, #4]
 8003f3e:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 8003f42:	ea45 05c7 	orr.w	r5, r5, r7, lsl #3
 8003f46:	7a4f      	ldrb	r7, [r1, #9]
 8003f48:	4335      	orrs	r5, r6
 8003f4a:	433d      	orrs	r5, r7
 8003f4c:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8003f50:	7a8d      	ldrb	r5, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f52:	4422      	add	r2, r4
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8003f54:	f005 040f 	and.w	r4, r5, #15
 8003f58:	728c      	strb	r4, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8003f5a:	f8d3 5184 	ldr.w	r5, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f5e:	f502 74c4 	add.w	r4, r2, #392	; 0x188
                                               TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8003f62:	f025 050f 	bic.w	r5, r5, #15
 8003f66:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8003f6a:	7a8e      	ldrb	r6, [r1, #10]
 8003f6c:	f8d3 5184 	ldr.w	r5, [r3, #388]	; 0x184
 8003f70:	4335      	orrs	r5, r6
 8003f72:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8003f76:	7b4d      	ldrb	r5, [r1, #13]
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f78:	7b8e      	ldrb	r6, [r1, #14]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
 8003f7a:	7acf      	ldrb	r7, [r1, #11]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8003f7c:	042d      	lsls	r5, r5, #16
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f7e:	ea45 6506 	orr.w	r5, r5, r6, lsl #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8003f82:	7b0e      	ldrb	r6, [r1, #12]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8003f84:	433d      	orrs	r5, r7
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8003f86:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8003f8a:	f8c2 5188 	str.w	r5, [r2, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8003f8e:	7c4a      	ldrb	r2, [r1, #17]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8003f90:	7c8e      	ldrb	r6, [r1, #18]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
 8003f92:	7bcd      	ldrb	r5, [r1, #15]
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8003f94:	0412      	lsls	r2, r2, #16
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8003f96:	7c09      	ldrb	r1, [r1, #16]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8003f98:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8003f9c:	432a      	orrs	r2, r5
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8003f9e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8003fa2:	6062      	str	r2, [r4, #4]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8003fa4:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
  }
  return transmit_mailbox;
}
 8003fa8:	bcf0      	pop	{r4, r5, r6, r7}
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8003faa:	f042 0201 	orr.w	r2, r2, #1
 8003fae:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
  return transmit_mailbox;
}
 8003fb2:	4770      	bx	lr
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
    if (TxMessage->IDE == CAN_ID_STD)
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | TxMessage->RTR);
 8003fb4:	680d      	ldr	r5, [r1, #0]
 8003fb6:	7a4f      	ldrb	r7, [r1, #9]
 8003fb8:	f8d3 6180 	ldr.w	r6, [r3, #384]	; 0x180
 8003fbc:	ea47 5545 	orr.w	r5, r7, r5, lsl #21
 8003fc0:	4335      	orrs	r5, r6
 8003fc2:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
 8003fc6:	e7c3      	b.n	8003f50 <CAN_Transmit+0x44>
  }
  else if ((CANx->TSR&TSR_TME1) == TSR_TME1)
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&TSR_TME2) == TSR_TME2)
 8003fc8:	6893      	ldr	r3, [r2, #8]
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	d502      	bpl.n	8003fd4 <CAN_Transmit+0xc8>
 8003fce:	2302      	movs	r3, #2
  {
    transmit_mailbox = 2;
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	e7a8      	b.n	8003f26 <CAN_Transmit+0x1a>
  }
  else
  {
    transmit_mailbox = CAN_NO_MB;
 8003fd4:	2004      	movs	r0, #4
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
  }
  return transmit_mailbox;
}
 8003fd6:	bcf0      	pop	{r4, r5, r6, r7}
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop

08003fdc <CAN_TransmitStatus>:
  /* RQCP, TXOK and TME bits */
  uint8_t state = 0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
 8003fdc:	2901      	cmp	r1, #1
 8003fde:	d025      	beq.n	800402c <CAN_TransmitStatus+0x50>
 8003fe0:	d315      	bcc.n	800400e <CAN_TransmitStatus+0x32>
 8003fe2:	2902      	cmp	r1, #2
 8003fe4:	d003      	beq.n	8003fee <CAN_TransmitStatus+0x12>
 8003fe6:	4a19      	ldr	r2, [pc, #100]	; (800404c <CAN_TransmitStatus+0x70>)
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
      break;
    default:
      state = CANTXFAILED;
 8003fe8:	2300      	movs	r3, #0
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8003fea:	5cd0      	ldrb	r0, [r2, r3]
 8003fec:	4770      	bx	lr
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8003fee:	6881      	ldr	r1, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
 8003ff0:	6883      	ldr	r3, [r0, #8]
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8003ff2:	f401 3180 	and.w	r1, r1, #65536	; 0x10000
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
 8003ff6:	6882      	ldr	r2, [r0, #8]
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
      break;
    case (2): state |= (uint8_t)((CANx->TSR & TSR_RQCP2) >> 14);
 8003ff8:	0b89      	lsrs	r1, r1, #14
      state |= (uint8_t)((CANx->TSR & TSR_TXOK2) >> 16);
 8003ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ffe:	ea41 4313 	orr.w	r3, r1, r3, lsr #16
      state |= (uint8_t)((CANx->TSR & TSR_TME2) >> 28);
 8004002:	f3c2 7200 	ubfx	r2, r2, #28, #1
 8004006:	4313      	orrs	r3, r2
 8004008:	4a10      	ldr	r2, [pc, #64]	; (800404c <CAN_TransmitStatus+0x70>)
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 800400a:	5cd0      	ldrb	r0, [r2, r3]
 800400c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
 800400e:	6881      	ldr	r1, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
 8004010:	6883      	ldr	r3, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
 8004012:	6882      	ldr	r2, [r0, #8]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(transmit_mailbox));
  switch (transmit_mailbox)
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
 8004014:	f001 0101 	and.w	r1, r1, #1
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
 8004018:	f003 0302 	and.w	r3, r3, #2
 800401c:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
 8004020:	f3c2 6280 	ubfx	r2, r2, #26, #1
 8004024:	4313      	orrs	r3, r2
 8004026:	4a09      	ldr	r2, [pc, #36]	; (800404c <CAN_TransmitStatus+0x70>)
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8004028:	5cd0      	ldrb	r0, [r2, r3]
 800402a:	4770      	bx	lr
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 800402c:	6881      	ldr	r1, [r0, #8]
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
 800402e:	6883      	ldr	r3, [r0, #8]
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 8004030:	f401 7180 	and.w	r1, r1, #256	; 0x100
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
 8004034:	6882      	ldr	r2, [r0, #8]
  {
    case (0): state |= (uint8_t)((CANx->TSR & TSR_RQCP0) << 2);
      state |= (uint8_t)((CANx->TSR & TSR_TXOK0) >> 0);
      state |= (uint8_t)((CANx->TSR & TSR_TME0) >> 26);
      break;
    case (1): state |= (uint8_t)((CANx->TSR & TSR_RQCP1) >> 6);
 8004036:	0989      	lsrs	r1, r1, #6
      state |= (uint8_t)((CANx->TSR & TSR_TXOK1) >> 8);
 8004038:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800403c:	ea41 2313 	orr.w	r3, r1, r3, lsr #8
      state |= (uint8_t)((CANx->TSR & TSR_TME1) >> 27);
 8004040:	f3c2 62c0 	ubfx	r2, r2, #27, #1
 8004044:	4313      	orrs	r3, r2
 8004046:	4a01      	ldr	r2, [pc, #4]	; (800404c <CAN_TransmitStatus+0x70>)
    default:
      state = CANTXFAILED;
      break;
  }
  return state;
}
 8004048:	5cd0      	ldrb	r0, [r2, r3]
 800404a:	4770      	bx	lr
 800404c:	0800cfcc 	.word	0x0800cfcc

08004050 <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 8004050:	2901      	cmp	r1, #1
 8004052:	d00d      	beq.n	8004070 <CAN_CancelTransmit+0x20>
 8004054:	d307      	bcc.n	8004066 <CAN_CancelTransmit+0x16>
 8004056:	2902      	cmp	r1, #2
 8004058:	d104      	bne.n	8004064 <CAN_CancelTransmit+0x14>
  {
    case (0): CANx->TSR |= TSR_ABRQ0;
      break;
    case (1): CANx->TSR |= TSR_ABRQ1;
      break;
    case (2): CANx->TSR |= TSR_ABRQ2;
 800405a:	6883      	ldr	r3, [r0, #8]
 800405c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004060:	6083      	str	r3, [r0, #8]
 8004062:	4770      	bx	lr
 8004064:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
  {
    case (0): CANx->TSR |= TSR_ABRQ0;
 8004066:	6883      	ldr	r3, [r0, #8]
 8004068:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800406c:	6083      	str	r3, [r0, #8]
      break;
 800406e:	4770      	bx	lr
    case (1): CANx->TSR |= TSR_ABRQ1;
 8004070:	6883      	ldr	r3, [r0, #8]
 8004072:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004076:	6083      	str	r3, [r0, #8]
      break;
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop

0800407c <CAN_FIFORelease>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 800407c:	2320      	movs	r3, #32
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 800407e:	b109      	cbz	r1, 8004084 <CAN_FIFORelease+0x8>
    CANx->RF0R = RF0R_RFOM0;
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R = RF1R_RFOM1;
 8004080:	6103      	str	r3, [r0, #16]
 8004082:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8004084:	60c3      	str	r3, [r0, #12]
 8004086:	4770      	bx	lr

08004088 <CAN_MessagePending>:
{
  uint8_t message_pending=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8004088:	b131      	cbz	r1, 8004098 <CAN_MessagePending+0x10>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
  }
  else if (FIFONumber == CAN_FIFO1)
 800408a:	2901      	cmp	r1, #1
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 800408c:	bf06      	itte	eq
 800408e:	6900      	ldreq	r0, [r0, #16]
 8004090:	f000 0003 	andeq.w	r0, r0, #3
  }
  else
  {
    message_pending = 0;
 8004094:	2000      	movne	r0, #0
  }
  return message_pending;
}
 8004096:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8004098:	68c0      	ldr	r0, [r0, #12]
 800409a:	f000 0003 	and.w	r0, r0, #3
 800409e:	4770      	bx	lr

080040a0 <CAN_Receive>:
  * @param RxMessage: pointer to a structure receive message which 
  *   contains CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval : None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 80040a0:	b470      	push	{r4, r5, r6}
 80040a2:	010c      	lsls	r4, r1, #4
 80040a4:	1903      	adds	r3, r0, r4
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80040a6:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 80040aa:	f005 0504 	and.w	r5, r5, #4
 80040ae:	b2ed      	uxtb	r5, r5
 80040b0:	7215      	strb	r5, [r2, #8]
  if (RxMessage->IDE == CAN_ID_STD)
 80040b2:	bbad      	cbnz	r5, 8004120 <CAN_Receive+0x80>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 80040b4:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 80040b8:	0d6d      	lsrs	r5, r5, #21
 80040ba:	6015      	str	r5, [r2, #0]
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80040bc:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 80040c0:	4404      	add	r4, r0
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80040c2:	f005 0502 	and.w	r5, r5, #2
 80040c6:	7255      	strb	r5, [r2, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 80040c8:	f8d3 61b4 	ldr.w	r6, [r3, #436]	; 0x1b4
 80040cc:	f006 060f 	and.w	r6, r6, #15
 80040d0:	7296      	strb	r6, [r2, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 80040d2:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 80040d6:	0a1b      	lsrs	r3, r3, #8
 80040d8:	74d3      	strb	r3, [r2, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 80040da:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80040de:	72d3      	strb	r3, [r2, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 80040e0:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80040e4:	0a1b      	lsrs	r3, r3, #8
 80040e6:	7313      	strb	r3, [r2, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 80040e8:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80040ec:	0c1b      	lsrs	r3, r3, #16
 80040ee:	7353      	strb	r3, [r2, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80040f0:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
 80040f4:	0e1b      	lsrs	r3, r3, #24
 80040f6:	7393      	strb	r3, [r2, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 80040f8:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 80040fc:	73d3      	strb	r3, [r2, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 80040fe:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 8004102:	0a1b      	lsrs	r3, r3, #8
 8004104:	7413      	strb	r3, [r2, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8004106:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 800410a:	0c1b      	lsrs	r3, r3, #16
 800410c:	7453      	strb	r3, [r2, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 800410e:	f8d4 31bc 	ldr.w	r3, [r4, #444]	; 0x1bc
 8004112:	0e1b      	lsrs	r3, r3, #24
 8004114:	7493      	strb	r3, [r2, #18]
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 8004116:	2320      	movs	r3, #32
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8004118:	b139      	cbz	r1, 800412a <CAN_Receive+0x8a>
    CANx->RF0R = RF0R_RFOM0;
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R = RF1R_RFOM1;
 800411a:	6103      	str	r3, [r0, #16]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
  /* Release the FIFO */
  CAN_FIFORelease(CANx, FIFONumber);
}
 800411c:	bc70      	pop	{r4, r5, r6}
 800411e:	4770      	bx	lr
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8004120:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 8004124:	08ed      	lsrs	r5, r5, #3
 8004126:	6055      	str	r5, [r2, #4]
 8004128:	e7c8      	b.n	80040bc <CAN_Receive+0x1c>
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
  {
    CANx->RF0R = RF0R_RFOM0;
 800412a:	60c3      	str	r3, [r0, #12]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
  /* Release the FIFO */
  CAN_FIFORelease(CANx, FIFONumber);
}
 800412c:	bc70      	pop	{r4, r5, r6}
 800412e:	4770      	bx	lr

08004130 <CAN_DBGFreeze>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8004130:	6803      	ldr	r3, [r0, #0]
void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState Newstate)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
 8004132:	b919      	cbnz	r1, 800413c <CAN_DBGFreeze+0xc>
    CANx->MCR |= MCR_DBF;
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 8004134:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004138:	6003      	str	r3, [r0, #0]
 800413a:	4770      	bx	lr
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(Newstate));
   if (Newstate != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 800413c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004140:	6003      	str	r3, [r0, #0]
 8004142:	4770      	bx	lr

08004144 <CAN_Sleep>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~MCR_INRQ)) | MCR_SLEEP);
 8004144:	6803      	ldr	r3, [r0, #0]
 8004146:	f023 0303 	bic.w	r3, r3, #3
 800414a:	f043 0302 	orr.w	r3, r3, #2
 800414e:	6003      	str	r3, [r0, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 8004150:	6840      	ldr	r0, [r0, #4]
 8004152:	f000 0003 	and.w	r0, r0, #3
    /* Sleep mode not entered */
    sleepstatus =  CANSLEEPOK;
  }
  /* At this step, sleep mode status */
   return (uint8_t)sleepstatus;
}
 8004156:	1e83      	subs	r3, r0, #2
 8004158:	4258      	negs	r0, r3
 800415a:	4158      	adcs	r0, r3
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop

08004160 <CAN_WakeUp>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~MCR_SLEEP;
 8004160:	6803      	ldr	r3, [r0, #0]
 8004162:	f023 0302 	bic.w	r3, r3, #2
 8004166:	6003      	str	r3, [r0, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8004168:	6843      	ldr	r3, [r0, #4]
 800416a:	0799      	lsls	r1, r3, #30
 800416c:	d507      	bpl.n	800417e <CAN_WakeUp+0x1e>
 800416e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004172:	e001      	b.n	8004178 <CAN_WakeUp+0x18>
 8004174:	3b01      	subs	r3, #1
 8004176:	d002      	beq.n	800417e <CAN_WakeUp+0x1e>
 8004178:	6842      	ldr	r2, [r0, #4]
 800417a:	0792      	lsls	r2, r2, #30
 800417c:	d4fa      	bmi.n	8004174 <CAN_WakeUp+0x14>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 800417e:	6840      	ldr	r0, [r0, #4]
 8004180:	f080 0002 	eor.w	r0, r0, #2
   /* Sleep mode exited */
    wakeupstatus = CANWAKEUPOK;
  }
  /* At this step, sleep mode status */
  return (uint8_t)wakeupstatus;
}
 8004184:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop

0800418c <CAN_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FLAG(CAN_FLAG));
  /* Check the status of the specified CAN flag */
  if ((CANx->ESR & CAN_FLAG) != (uint32_t)RESET)
 800418c:	6983      	ldr	r3, [r0, #24]
 800418e:	4219      	tst	r1, r3
    /* CAN_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
}
 8004190:	bf0c      	ite	eq
 8004192:	2000      	moveq	r0, #0
 8004194:	2001      	movne	r0, #1
 8004196:	4770      	bx	lr

08004198 <CAN_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FLAG(CAN_FLAG));
  /* Clear the selected CAN flags */
  CANx->ESR &= ~CAN_FLAG;
 8004198:	6983      	ldr	r3, [r0, #24]
 800419a:	ea23 0101 	bic.w	r1, r3, r1
 800419e:	6181      	str	r1, [r0, #24]
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop

080041a4 <CAN_GetITStatus>:
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 80041a4:	2920      	cmp	r1, #32
 80041a6:	d037      	beq.n	8004218 <CAN_GetITStatus+0x74>
 80041a8:	d90e      	bls.n	80041c8 <CAN_GetITStatus+0x24>
 80041aa:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80041ae:	d01e      	beq.n	80041ee <CAN_GetITStatus+0x4a>
 80041b0:	d925      	bls.n	80041fe <CAN_GetITStatus+0x5a>
 80041b2:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80041b6:	d01e      	beq.n	80041f6 <CAN_GetITStatus+0x52>
 80041b8:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 80041bc:	d034      	beq.n	8004228 <CAN_GetITStatus+0x84>
 80041be:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80041c2:	d039      	beq.n	8004238 <CAN_GetITStatus+0x94>
      break;
    case CAN_IT_WKU:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_WKUI);
      break;
    default :
      pendingbitstatus = RESET;
 80041c4:	2000      	movs	r0, #0
      break;
  }
  /* Return the CAN_IT status */
  return  pendingbitstatus;
}
 80041c6:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 80041c8:	2906      	cmp	r1, #6
 80041ca:	d039      	beq.n	8004240 <CAN_GetITStatus+0x9c>
 80041cc:	d907      	bls.n	80041de <CAN_GetITStatus+0x3a>
 80041ce:	2907      	cmp	r1, #7
 80041d0:	d01e      	beq.n	8004210 <CAN_GetITStatus+0x6c>
 80041d2:	2908      	cmp	r1, #8
 80041d4:	d1f6      	bne.n	80041c4 <CAN_GetITStatus+0x20>
      break;
    case CAN_IT_FF0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FULL0);
      break;
    case CAN_IT_FOV0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FOVR0);
 80041d6:	68c0      	ldr	r0, [r0, #12]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041d8:	f3c0 1000 	ubfx	r0, r0, #4, #1
 80041dc:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 80041de:	2904      	cmp	r1, #4
 80041e0:	d026      	beq.n	8004230 <CAN_GetITStatus+0x8c>
 80041e2:	2905      	cmp	r1, #5
 80041e4:	d1ee      	bne.n	80041c4 <CAN_GetITStatus+0x20>
  {
    case CAN_IT_RQCP0:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP0);
 80041e6:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041e8:	f000 0001 	and.w	r0, r0, #1
 80041ec:	4770      	bx	lr
      break;
    case CAN_IT_EWG:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EWGF);
      break;
    case CAN_IT_EPV:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EPVF);
 80041ee:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041f0:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80041f4:	4770      	bx	lr
      break;
    case CAN_IT_SLK:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_SLAKI);
      break;
    case CAN_IT_WKU:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_WKUI);
 80041f6:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 80041f8:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80041fc:	4770      	bx	lr
{
  ITStatus pendingbitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 80041fe:	2940      	cmp	r1, #64	; 0x40
 8004200:	d00e      	beq.n	8004220 <CAN_GetITStatus+0x7c>
 8004202:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004206:	d1dd      	bne.n	80041c4 <CAN_GetITStatus+0x20>
      break;
    case CAN_IT_FOV1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FOVR1);
      break;
    case CAN_IT_EWG:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EWGF);
 8004208:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800420a:	f000 0001 	and.w	r0, r0, #1
 800420e:	4770      	bx	lr
      break;
    case CAN_IT_RQCP1:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP1);
      break;
    case CAN_IT_RQCP2:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP2);
 8004210:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004212:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8004216:	4770      	bx	lr
      break;
    case CAN_IT_FOV0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FOVR0);
      break;
    case CAN_IT_FF1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FULL1);
 8004218:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800421a:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800421e:	4770      	bx	lr
      break;
    case CAN_IT_FF1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FULL1);
      break;
    case CAN_IT_FOV1:
      pendingbitstatus = CheckITStatus(CANx->RF1R, RF1R_FOVR1);
 8004220:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004222:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8004226:	4770      	bx	lr
      break;
    case CAN_IT_BOF:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_BOFF);
      break;
    case CAN_IT_SLK:
      pendingbitstatus = CheckITStatus(CANx->MSR, MSR_SLAKI);
 8004228:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800422a:	f3c0 1000 	ubfx	r0, r0, #4, #1
 800422e:	4770      	bx	lr
      break;
    case CAN_IT_RQCP2:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP2);
      break;
    case CAN_IT_FF0:
      pendingbitstatus = CheckITStatus(CANx->RF0R, RF0R_FULL0);
 8004230:	68c0      	ldr	r0, [r0, #12]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004232:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8004236:	4770      	bx	lr
      break;
    case CAN_IT_EPV:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_EPVF);
      break;
    case CAN_IT_BOF:
      pendingbitstatus = CheckITStatus(CANx->ESR, ESR_BOFF);
 8004238:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 800423a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800423e:	4770      	bx	lr
  {
    case CAN_IT_RQCP0:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP0);
      break;
    case CAN_IT_RQCP1:
      pendingbitstatus = CheckITStatus(CANx->TSR, TSR_RQCP1);
 8004240:	6880      	ldr	r0, [r0, #8]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8004242:	f3c0 2000 	ubfx	r0, r0, #8, #1
 8004246:	4770      	bx	lr

08004248 <CAN_ClearITPendingBit>:
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 8004248:	2920      	cmp	r1, #32
 800424a:	d035      	beq.n	80042b8 <CAN_ClearITPendingBit+0x70>
 800424c:	d90d      	bls.n	800426a <CAN_ClearITPendingBit+0x22>
 800424e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004252:	d01b      	beq.n	800428c <CAN_ClearITPendingBit+0x44>
 8004254:	d922      	bls.n	800429c <CAN_ClearITPendingBit+0x54>
 8004256:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800425a:	d01c      	beq.n	8004296 <CAN_ClearITPendingBit+0x4e>
 800425c:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8004260:	d03c      	beq.n	80042dc <CAN_ClearITPendingBit+0x94>
 8004262:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004266:	d034      	beq.n	80042d2 <CAN_ClearITPendingBit+0x8a>
 8004268:	4770      	bx	lr
 800426a:	2906      	cmp	r1, #6
 800426c:	d02d      	beq.n	80042ca <CAN_ClearITPendingBit+0x82>
 800426e:	d906      	bls.n	800427e <CAN_ClearITPendingBit+0x36>
 8004270:	2907      	cmp	r1, #7
 8004272:	d01d      	beq.n	80042b0 <CAN_ClearITPendingBit+0x68>
 8004274:	2908      	cmp	r1, #8
 8004276:	d136      	bne.n	80042e6 <CAN_ClearITPendingBit+0x9e>
      break;
    case CAN_IT_FF0:
      CANx->RF0R = RF0R_FULL0; /* rc_w1*/
      break;
    case CAN_IT_FOV0:
      CANx->RF0R = RF0R_FOVR0; /* rc_w1*/
 8004278:	2310      	movs	r3, #16
 800427a:	60c3      	str	r3, [r0, #12]
      break;
 800427c:	4770      	bx	lr
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 800427e:	2904      	cmp	r1, #4
 8004280:	d020      	beq.n	80042c4 <CAN_ClearITPendingBit+0x7c>
 8004282:	2905      	cmp	r1, #5
 8004284:	d12d      	bne.n	80042e2 <CAN_ClearITPendingBit+0x9a>
  {
    case CAN_IT_RQCP0:
      CANx->TSR = TSR_RQCP0; /* rc_w1*/
 8004286:	2301      	movs	r3, #1
 8004288:	6083      	str	r3, [r0, #8]
      break;
 800428a:	4770      	bx	lr
      break;
    case CAN_IT_EWG:
      CANx->ESR &= ~ ESR_EWGF; /* rw */
      break;
    case CAN_IT_EPV:
      CANx->ESR &= ~ ESR_EPVF; /* rw */
 800428c:	6983      	ldr	r3, [r0, #24]
 800428e:	f023 0302 	bic.w	r3, r3, #2
 8004292:	6183      	str	r3, [r0, #24]
      break;
 8004294:	4770      	bx	lr
    case CAN_IT_BOF:
      CANx->ESR &= ~ ESR_BOFF; /* rw */
      break;
    case CAN_IT_WKU:
      CANx->MSR = MSR_WKUI;  /* rc_w1*/
 8004296:	2308      	movs	r3, #8
 8004298:	6043      	str	r3, [r0, #4]
      break;
 800429a:	4770      	bx	lr
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_ITStatus(CAN_IT));
  switch (CAN_IT)
 800429c:	2940      	cmp	r1, #64	; 0x40
 800429e:	d00e      	beq.n	80042be <CAN_ClearITPendingBit+0x76>
 80042a0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80042a4:	d11e      	bne.n	80042e4 <CAN_ClearITPendingBit+0x9c>
      break;
    case CAN_IT_FOV1:
      CANx->RF1R = RF1R_FOVR1; /* rc_w1*/
      break;
    case CAN_IT_EWG:
      CANx->ESR &= ~ ESR_EWGF; /* rw */
 80042a6:	6983      	ldr	r3, [r0, #24]
 80042a8:	f023 0301 	bic.w	r3, r3, #1
 80042ac:	6183      	str	r3, [r0, #24]
      break;
 80042ae:	4770      	bx	lr
      break;
    case CAN_IT_RQCP1:
      CANx->TSR = TSR_RQCP1; /* rc_w1*/
      break;
    case CAN_IT_RQCP2:
      CANx->TSR = TSR_RQCP2; /* rc_w1*/
 80042b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042b4:	6083      	str	r3, [r0, #8]
      break;
 80042b6:	4770      	bx	lr
      break;
    case CAN_IT_FOV0:
      CANx->RF0R = RF0R_FOVR0; /* rc_w1*/
      break;
    case CAN_IT_FF1:
      CANx->RF1R = RF1R_FULL1; /* rc_w1*/
 80042b8:	2308      	movs	r3, #8
 80042ba:	6103      	str	r3, [r0, #16]
      break;
 80042bc:	4770      	bx	lr
    case CAN_IT_FOV1:
      CANx->RF1R = RF1R_FOVR1; /* rc_w1*/
 80042be:	2310      	movs	r3, #16
 80042c0:	6103      	str	r3, [r0, #16]
      break;
 80042c2:	4770      	bx	lr
      break;
    case CAN_IT_RQCP2:
      CANx->TSR = TSR_RQCP2; /* rc_w1*/
      break;
    case CAN_IT_FF0:
      CANx->RF0R = RF0R_FULL0; /* rc_w1*/
 80042c4:	2308      	movs	r3, #8
 80042c6:	60c3      	str	r3, [r0, #12]
      break;
 80042c8:	4770      	bx	lr
  {
    case CAN_IT_RQCP0:
      CANx->TSR = TSR_RQCP0; /* rc_w1*/
      break;
    case CAN_IT_RQCP1:
      CANx->TSR = TSR_RQCP1; /* rc_w1*/
 80042ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042ce:	6083      	str	r3, [r0, #8]
      break;
 80042d0:	4770      	bx	lr
      break;
    case CAN_IT_EPV:
      CANx->ESR &= ~ ESR_EPVF; /* rw */
      break;
    case CAN_IT_BOF:
      CANx->ESR &= ~ ESR_BOFF; /* rw */
 80042d2:	6983      	ldr	r3, [r0, #24]
 80042d4:	f023 0304 	bic.w	r3, r3, #4
 80042d8:	6183      	str	r3, [r0, #24]
      break;
 80042da:	4770      	bx	lr
    case CAN_IT_WKU:
      CANx->MSR = MSR_WKUI;  /* rc_w1*/
      break;
    case CAN_IT_SLK:
      CANx->MSR = MSR_SLAKI;  /* rc_w1*/
 80042dc:	2310      	movs	r3, #16
 80042de:	6043      	str	r3, [r0, #4]
      break;
 80042e0:	e7c2      	b.n	8004268 <CAN_ClearITPendingBit+0x20>
 80042e2:	4770      	bx	lr
 80042e4:	4770      	bx	lr
 80042e6:	4770      	bx	lr

080042e8 <CRC_ResetDR>:
  * @retval : None
  */
void CRC_ResetDR(void)
{
  /* Reset CRC generator */
  CRC->CR = CR_RESET_Set;
 80042e8:	4b01      	ldr	r3, [pc, #4]	; (80042f0 <CRC_ResetDR+0x8>)
 80042ea:	2201      	movs	r2, #1
 80042ec:	609a      	str	r2, [r3, #8]
 80042ee:	4770      	bx	lr
 80042f0:	40023000 	.word	0x40023000

080042f4 <CRC_CalcCRC>:
  * @param Data: data word(32-bit) to compute its CRC
  * @retval : 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
  CRC->DR = Data;
 80042f4:	4b01      	ldr	r3, [pc, #4]	; (80042fc <CRC_CalcCRC+0x8>)
 80042f6:	6018      	str	r0, [r3, #0]
  
  return (CRC->DR);
 80042f8:	6818      	ldr	r0, [r3, #0]
}
 80042fa:	4770      	bx	lr
 80042fc:	40023000 	.word	0x40023000

08004300 <CRC_CalcBlockCRC>:
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8004300:	b139      	cbz	r1, 8004312 <CRC_CalcBlockCRC+0x12>
  {
    CRC->DR = pBuffer[index];
 8004302:	4a05      	ldr	r2, [pc, #20]	; (8004318 <CRC_CalcBlockCRC+0x18>)
 8004304:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004308:	f850 3b04 	ldr.w	r3, [r0], #4
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 800430c:	4288      	cmp	r0, r1
  {
    CRC->DR = pBuffer[index];
 800430e:	6013      	str	r3, [r2, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8004310:	d1fa      	bne.n	8004308 <CRC_CalcBlockCRC+0x8>
  {
    CRC->DR = pBuffer[index];
  }
  return (CRC->DR);
 8004312:	4b01      	ldr	r3, [pc, #4]	; (8004318 <CRC_CalcBlockCRC+0x18>)
 8004314:	6818      	ldr	r0, [r3, #0]
 8004316:	4770      	bx	lr
 8004318:	40023000 	.word	0x40023000

0800431c <CRC_GetCRC>:
  * @param  None
  * @retval : 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
  return (CRC->DR);
 800431c:	4b01      	ldr	r3, [pc, #4]	; (8004324 <CRC_GetCRC+0x8>)
 800431e:	6818      	ldr	r0, [r3, #0]
}
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	40023000 	.word	0x40023000

08004328 <CRC_SetIDRegister>:
  * @param IDValue: 8-bit value to be stored in the ID register 					
  * @retval : None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
  CRC->IDR = IDValue;
 8004328:	4b01      	ldr	r3, [pc, #4]	; (8004330 <CRC_SetIDRegister+0x8>)
 800432a:	7118      	strb	r0, [r3, #4]
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	40023000 	.word	0x40023000

08004334 <CRC_GetIDRegister>:
  * @param  None
  * @retval : 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
  return (CRC->IDR);
 8004334:	4b01      	ldr	r3, [pc, #4]	; (800433c <CRC_GetIDRegister+0x8>)
 8004336:	7918      	ldrb	r0, [r3, #4]
}
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40023000 	.word	0x40023000

08004340 <DAC_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void DAC_DeInit(void)
{
 8004340:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8004342:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8004346:	2101      	movs	r1, #1
 8004348:	f001 fc38 	bl	8005bbc <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
}
 800434c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8004350:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8004354:	2100      	movs	r1, #0
 8004356:	f001 bc31 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
 800435a:	bf00      	nop

0800435c <DAC_Init>:
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800435c:	684a      	ldr	r2, [r1, #4]
 800435e:	680b      	ldr	r3, [r1, #0]
  *   contains the configuration information for the specified
  *   DAC channel.
  * @retval : None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8004360:	b430      	push	{r4, r5}
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8004362:	688c      	ldr	r4, [r1, #8]
 8004364:	4313      	orrs	r3, r2
 8004366:	68c9      	ldr	r1, [r1, #12]
 8004368:	4323      	orrs	r3, r4
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 800436a:	f640 75fe 	movw	r5, #4094	; 0xffe
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800436e:	4319      	orrs	r1, r3
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 8004370:	4085      	lsls	r5, r0
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8004372:	fa01 f000 	lsl.w	r0, r1, r0
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8004376:	4b04      	ldr	r3, [pc, #16]	; (8004388 <DAC_Init+0x2c>)
 8004378:	681a      	ldr	r2, [r3, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
 800437a:	ea22 0105 	bic.w	r1, r2, r5
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 800437e:	4308      	orrs	r0, r1
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8004380:	6018      	str	r0, [r3, #0]
}
 8004382:	bc30      	pop	{r4, r5}
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40007400 	.word	0x40007400

0800438c <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 800438c:	2300      	movs	r3, #0
 800438e:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8004390:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 8004392:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8004394:	60c3      	str	r3, [r0, #12]
 8004396:	4770      	bx	lr

08004398 <DAC_Cmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel */
    DAC->CR |= CR_EN_Set << DAC_Channel;
 8004398:	2301      	movs	r3, #1
 800439a:	fa03 f000 	lsl.w	r0, r3, r0
 800439e:	4b05      	ldr	r3, [pc, #20]	; (80043b4 <DAC_Cmd+0x1c>)
 80043a0:	681a      	ldr	r2, [r3, #0]
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80043a2:	b919      	cbnz	r1, 80043ac <DAC_Cmd+0x14>
    DAC->CR |= CR_EN_Set << DAC_Channel;
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(CR_EN_Set << DAC_Channel);
 80043a4:	ea22 0000 	bic.w	r0, r2, r0
 80043a8:	6018      	str	r0, [r3, #0]
 80043aa:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel */
    DAC->CR |= CR_EN_Set << DAC_Channel;
 80043ac:	4310      	orrs	r0, r2
 80043ae:	6018      	str	r0, [r3, #0]
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	40007400 	.word	0x40007400

080043b8 <DAC_DMACmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
 80043b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043bc:	fa03 f000 	lsl.w	r0, r3, r0
 80043c0:	4b04      	ldr	r3, [pc, #16]	; (80043d4 <DAC_DMACmd+0x1c>)
 80043c2:	681a      	ldr	r2, [r3, #0]
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80043c4:	b919      	cbnz	r1, 80043ce <DAC_DMACmd+0x16>
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(CR_DMAEN_Set << DAC_Channel);
 80043c6:	ea22 0000 	bic.w	r0, r2, r0
 80043ca:	6018      	str	r0, [r3, #0]
 80043cc:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
 80043ce:	4310      	orrs	r0, r2
 80043d0:	6018      	str	r0, [r3, #0]
 80043d2:	4770      	bx	lr
 80043d4:	40007400 	.word	0x40007400

080043d8 <DAC_SoftwareTriggerCmd>:
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
 80043d8:	2301      	movs	r3, #1
 80043da:	0900      	lsrs	r0, r0, #4
 80043dc:	fa03 f000 	lsl.w	r0, r3, r0
 80043e0:	4b04      	ldr	r3, [pc, #16]	; (80043f4 <DAC_SoftwareTriggerCmd+0x1c>)
 80043e2:	685a      	ldr	r2, [r3, #4]
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80043e4:	b919      	cbnz	r1, 80043ee <DAC_SoftwareTriggerCmd+0x16>
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~(SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4));
 80043e6:	ea22 0000 	bic.w	r0, r2, r0
 80043ea:	6058      	str	r0, [r3, #4]
 80043ec:	4770      	bx	lr
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
 80043ee:	4310      	orrs	r0, r2
 80043f0:	6058      	str	r0, [r3, #4]
 80043f2:	4770      	bx	lr
 80043f4:	40007400 	.word	0x40007400

080043f8 <DAC_DualSoftwareTriggerCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
 80043f8:	4b05      	ldr	r3, [pc, #20]	; (8004410 <DAC_DualSoftwareTriggerCmd+0x18>)
 80043fa:	685a      	ldr	r2, [r3, #4]
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80043fc:	b918      	cbnz	r0, 8004406 <DAC_DualSoftwareTriggerCmd+0xe>
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_Reset;
 80043fe:	f022 0203 	bic.w	r2, r2, #3
 8004402:	605a      	str	r2, [r3, #4]
 8004404:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
 8004406:	f042 0203 	orr.w	r2, r2, #3
 800440a:	605a      	str	r2, [r3, #4]
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	40007400 	.word	0x40007400

08004414 <DAC_WaveGenerationCmd>:
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8004414:	4081      	lsls	r1, r0
 8004416:	4b05      	ldr	r3, [pc, #20]	; (800442c <DAC_WaveGenerationCmd+0x18>)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004418:	b922      	cbnz	r2, 8004424 <DAC_WaveGenerationCmd+0x10>
    DAC->CR |= DAC_Wave << DAC_Channel;
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	ea22 0101 	bic.w	r1, r2, r1
 8004420:	6019      	str	r1, [r3, #0]
 8004422:	4770      	bx	lr
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	4311      	orrs	r1, r2
 8004428:	6019      	str	r1, [r3, #0]
 800442a:	4770      	bx	lr
 800442c:	40007400 	.word	0x40007400

08004430 <DAC_SetChannel1Data>:
{
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  /* Set the DAC channel1 selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12R1_Offset + DAC_Align)) = (uint32_t)Data;
 8004430:	4b01      	ldr	r3, [pc, #4]	; (8004438 <DAC_SetChannel1Data+0x8>)
 8004432:	50c1      	str	r1, [r0, r3]
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	40007408 	.word	0x40007408

0800443c <DAC_SetChannel2Data>:
{
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  /* Set the DAC channel2 selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12R2_Offset + DAC_Align)) = (uint32_t)Data;
 800443c:	4b01      	ldr	r3, [pc, #4]	; (8004444 <DAC_SetChannel2Data+0x8>)
 800443e:	50c1      	str	r1, [r0, r3]
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	40007414 	.word	0x40007414

08004448 <DAC_SetDualChannelData>:
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 8004448:	2808      	cmp	r0, #8
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
  }
  /* Set the dual DAC selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12RD_Offset + DAC_Align)) = data;
 800444a:	4b04      	ldr	r3, [pc, #16]	; (800445c <DAC_SetDualChannelData+0x14>)
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 800444c:	bf0c      	ite	eq
 800444e:	ea42 2101 	orreq.w	r1, r2, r1, lsl #8
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 8004452:	ea42 4101 	orrne.w	r1, r2, r1, lsl #16
  }
  /* Set the dual DAC selected data holding register */
  *((__IO uint32_t *)(DAC_BASE + DHR12RD_Offset + DAC_Align)) = data;
 8004456:	50c1      	str	r1, [r0, r3]
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40007420 	.word	0x40007420

08004460 <DAC_GetDataOutputValue>:
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*)(DAC_BASE + DOR_Offset + ((uint32_t)DAC_Channel >> 2)));
 8004460:	4b02      	ldr	r3, [pc, #8]	; (800446c <DAC_GetDataOutputValue+0xc>)
 8004462:	0880      	lsrs	r0, r0, #2
 8004464:	58c0      	ldr	r0, [r0, r3]
}
 8004466:	b280      	uxth	r0, r0
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	4000742c 	.word	0x4000742c

08004470 <DBGMCU_GetREVID>:
  * @param  None
  * @retval : Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
   return(DBGMCU->IDCODE >> 16);
 8004470:	4b01      	ldr	r3, [pc, #4]	; (8004478 <DBGMCU_GetREVID+0x8>)
 8004472:	6818      	ldr	r0, [r3, #0]
}
 8004474:	0c00      	lsrs	r0, r0, #16
 8004476:	4770      	bx	lr
 8004478:	e0042000 	.word	0xe0042000

0800447c <DBGMCU_GetDEVID>:
  * @param  None
  * @retval : Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
   return(DBGMCU->IDCODE & IDCODE_DEVID_Mask);
 800447c:	4b02      	ldr	r3, [pc, #8]	; (8004488 <DBGMCU_GetDEVID+0xc>)
 800447e:	6818      	ldr	r0, [r3, #0]
}
 8004480:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	e0042000 	.word	0xe0042000

0800448c <DBGMCU_Config>:
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 800448c:	4b04      	ldr	r3, [pc, #16]	; (80044a0 <DBGMCU_Config+0x14>)
 800448e:	685a      	ldr	r2, [r3, #4]
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004490:	b919      	cbnz	r1, 800449a <DBGMCU_Config+0xe>
  {
    DBGMCU->CR |= DBGMCU_Periph;
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 8004492:	ea22 0000 	bic.w	r0, r2, r0
 8004496:	6058      	str	r0, [r3, #4]
 8004498:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 800449a:	4310      	orrs	r0, r2
 800449c:	6058      	str	r0, [r3, #4]
 800449e:	4770      	bx	lr
 80044a0:	e0042000 	.word	0xe0042000

080044a4 <DMA_DeInit>:
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 80044a4:	6801      	ldr	r1, [r0, #0]
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 80044a6:	4a3e      	ldr	r2, [pc, #248]	; (80045a0 <DMA_DeInit+0xfc>)
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 80044a8:	2300      	movs	r3, #0
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 80044aa:	f021 0101 	bic.w	r1, r1, #1
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 80044ae:	4290      	cmp	r0, r2
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 80044b0:	6001      	str	r1, [r0, #0]
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 80044b2:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 80044b4:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 80044b6:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 80044b8:	60c3      	str	r3, [r0, #12]
  switch (*(uint32_t*)&DMAy_Channelx)
 80044ba:	d04a      	beq.n	8004552 <DMA_DeInit+0xae>
 80044bc:	d90d      	bls.n	80044da <DMA_DeInit+0x36>
 80044be:	4b39      	ldr	r3, [pc, #228]	; (80045a4 <DMA_DeInit+0x100>)
 80044c0:	4298      	cmp	r0, r3
 80044c2:	d026      	beq.n	8004512 <DMA_DeInit+0x6e>
 80044c4:	d931      	bls.n	800452a <DMA_DeInit+0x86>
 80044c6:	4b38      	ldr	r3, [pc, #224]	; (80045a8 <DMA_DeInit+0x104>)
 80044c8:	4298      	cmp	r0, r3
 80044ca:	d028      	beq.n	800451e <DMA_DeInit+0x7a>
 80044cc:	3314      	adds	r3, #20
 80044ce:	4298      	cmp	r0, r3
 80044d0:	d05d      	beq.n	800458e <DMA_DeInit+0xea>
 80044d2:	3b28      	subs	r3, #40	; 0x28
 80044d4:	4298      	cmp	r0, r3
 80044d6:	d054      	beq.n	8004582 <DMA_DeInit+0xde>
 80044d8:	4770      	bx	lr
 80044da:	4b34      	ldr	r3, [pc, #208]	; (80045ac <DMA_DeInit+0x108>)
 80044dc:	4298      	cmp	r0, r3
 80044de:	d04a      	beq.n	8004576 <DMA_DeInit+0xd2>
 80044e0:	d90b      	bls.n	80044fa <DMA_DeInit+0x56>
 80044e2:	4b33      	ldr	r3, [pc, #204]	; (80045b0 <DMA_DeInit+0x10c>)
 80044e4:	4298      	cmp	r0, r3
 80044e6:	d02e      	beq.n	8004546 <DMA_DeInit+0xa2>
 80044e8:	3314      	adds	r3, #20
 80044ea:	4298      	cmp	r0, r3
 80044ec:	d157      	bne.n	800459e <DMA_DeInit+0xfa>
      /* Reset interrupt pending bits for DMA1 Channel4 */
      DMA1->IFCR |= DMA1_Channel4_IT_Mask;
      break;
    case DMA1_Channel5_BASE:
      /* Reset interrupt pending bits for DMA1 Channel5 */
      DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 80044ee:	4b31      	ldr	r3, [pc, #196]	; (80045b4 <DMA_DeInit+0x110>)
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 80044f6:	605a      	str	r2, [r3, #4]
      break;
 80044f8:	4770      	bx	lr
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 80044fa:	3b28      	subs	r3, #40	; 0x28
 80044fc:	4298      	cmp	r0, r3
 80044fe:	d034      	beq.n	800456a <DMA_DeInit+0xc6>
 8004500:	3314      	adds	r3, #20
 8004502:	4298      	cmp	r0, r3
 8004504:	d149      	bne.n	800459a <DMA_DeInit+0xf6>
      /* Reset interrupt pending bits for DMA1 Channel1 */
      DMA1->IFCR |= DMA1_Channel1_IT_Mask;
      break;
    case DMA1_Channel2_BASE:
      /* Reset interrupt pending bits for DMA1 Channel2 */
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8004506:	4b2b      	ldr	r3, [pc, #172]	; (80045b4 <DMA_DeInit+0x110>)
 8004508:	685a      	ldr	r2, [r3, #4]
 800450a:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 800450e:	605a      	str	r2, [r3, #4]
      break;
 8004510:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel1 */
      DMA2->IFCR |= DMA2_Channel1_IT_Mask;
      break;
    case DMA2_Channel2_BASE:
      /* Reset interrupt pending bits for DMA2 Channel2 */
      DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8004512:	4b29      	ldr	r3, [pc, #164]	; (80045b8 <DMA_DeInit+0x114>)
 8004514:	685a      	ldr	r2, [r3, #4]
 8004516:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 800451a:	605a      	str	r2, [r3, #4]
      break;
 800451c:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel3 */
      DMA2->IFCR |= DMA2_Channel3_IT_Mask;
      break;
    case DMA2_Channel4_BASE:
      /* Reset interrupt pending bits for DMA2 Channel4 */
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 800451e:	4b26      	ldr	r3, [pc, #152]	; (80045b8 <DMA_DeInit+0x114>)
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8004526:	605a      	str	r2, [r3, #4]
      break;
 8004528:	4770      	bx	lr
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
 800452a:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 800452e:	4298      	cmp	r0, r3
 8004530:	d015      	beq.n	800455e <DMA_DeInit+0xba>
 8004532:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8004536:	4298      	cmp	r0, r3
 8004538:	d130      	bne.n	800459c <DMA_DeInit+0xf8>
      /* Reset interrupt pending bits for DMA1 Channel7 */
      DMA1->IFCR |= DMA1_Channel7_IT_Mask;
      break;
    case DMA2_Channel1_BASE:
      /* Reset interrupt pending bits for DMA2 Channel1 */
      DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 800453a:	4b1f      	ldr	r3, [pc, #124]	; (80045b8 <DMA_DeInit+0x114>)
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	f042 020f 	orr.w	r2, r2, #15
 8004542:	605a      	str	r2, [r3, #4]
      break;
 8004544:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel3 */
      DMA1->IFCR |= DMA1_Channel3_IT_Mask;
      break;
    case DMA1_Channel4_BASE:
      /* Reset interrupt pending bits for DMA1 Channel4 */
      DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 8004546:	4b1b      	ldr	r3, [pc, #108]	; (80045b4 <DMA_DeInit+0x110>)
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 800454e:	605a      	str	r2, [r3, #4]
      break;
 8004550:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel5 */
      DMA1->IFCR |= DMA1_Channel5_IT_Mask;
      break;
    case DMA1_Channel6_BASE:
      /* Reset interrupt pending bits for DMA1 Channel6 */
      DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8004552:	4b18      	ldr	r3, [pc, #96]	; (80045b4 <DMA_DeInit+0x110>)
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800455a:	605a      	str	r2, [r3, #4]
      break;
 800455c:	4770      	bx	lr
    case DMA1_Channel7_BASE:
      /* Reset interrupt pending bits for DMA1 Channel7 */
      DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 800455e:	4b15      	ldr	r3, [pc, #84]	; (80045b4 <DMA_DeInit+0x110>)
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
 8004566:	605a      	str	r2, [r3, #4]
      break;
 8004568:	4770      	bx	lr
  DMAy_Channelx->CMAR = 0;
  switch (*(uint32_t*)&DMAy_Channelx)
  {
    case DMA1_Channel1_BASE:
      /* Reset interrupt pending bits for DMA1 Channel1 */
      DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 800456a:	4b12      	ldr	r3, [pc, #72]	; (80045b4 <DMA_DeInit+0x110>)
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	f042 020f 	orr.w	r2, r2, #15
 8004572:	605a      	str	r2, [r3, #4]
      break;
 8004574:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA1 Channel2 */
      DMA1->IFCR |= DMA1_Channel2_IT_Mask;
      break;
    case DMA1_Channel3_BASE:
      /* Reset interrupt pending bits for DMA1 Channel3 */
      DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8004576:	4b0f      	ldr	r3, [pc, #60]	; (80045b4 <DMA_DeInit+0x110>)
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 800457e:	605a      	str	r2, [r3, #4]
      break;
 8004580:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel2 */
      DMA2->IFCR |= DMA2_Channel2_IT_Mask;
      break;
    case DMA2_Channel3_BASE:
      /* Reset interrupt pending bits for DMA2 Channel3 */
      DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8004582:	4b0d      	ldr	r3, [pc, #52]	; (80045b8 <DMA_DeInit+0x114>)
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 800458a:	605a      	str	r2, [r3, #4]
      break;
 800458c:	4770      	bx	lr
      /* Reset interrupt pending bits for DMA2 Channel4 */
      DMA2->IFCR |= DMA2_Channel4_IT_Mask;
      break;
    case DMA2_Channel5_BASE:
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 800458e:	4b0a      	ldr	r3, [pc, #40]	; (80045b8 <DMA_DeInit+0x114>)
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 8004596:	605a      	str	r2, [r3, #4]
      break;
 8004598:	e79e      	b.n	80044d8 <DMA_DeInit+0x34>
 800459a:	4770      	bx	lr
 800459c:	4770      	bx	lr
 800459e:	4770      	bx	lr
 80045a0:	4002006c 	.word	0x4002006c
 80045a4:	4002041c 	.word	0x4002041c
 80045a8:	40020444 	.word	0x40020444
 80045ac:	40020030 	.word	0x40020030
 80045b0:	40020044 	.word	0x40020044
 80045b4:	40020000 	.word	0x40020000
 80045b8:	40020400 	.word	0x40020400

080045bc <DMA_Init>:
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80045bc:	688a      	ldr	r2, [r1, #8]
  *   contains the configuration information for the specified
  *   DMA Channel.
  * @retval : None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 80045be:	b4f0      	push	{r4, r5, r6, r7}
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80045c0:	6a0c      	ldr	r4, [r1, #32]
 80045c2:	690b      	ldr	r3, [r1, #16]
 80045c4:	4314      	orrs	r4, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80045c6:	694a      	ldr	r2, [r1, #20]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80045c8:	431c      	orrs	r4, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80045ca:	698b      	ldr	r3, [r1, #24]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80045cc:	69ce      	ldr	r6, [r1, #28]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80045ce:	4322      	orrs	r2, r4
  assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 80045d0:	6807      	ldr	r7, [r0, #0]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80045d2:	6a4d      	ldr	r5, [r1, #36]	; 0x24
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80045d4:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80045d6:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80045d8:	431e      	orrs	r6, r3
 80045da:	4335      	orrs	r5, r6
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 80045dc:	f427 43ff 	bic.w	r3, r7, #32640	; 0x7f80
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 80045e0:	68ce      	ldr	r6, [r1, #12]
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80045e2:	680f      	ldr	r7, [r1, #0]
/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80045e4:	684a      	ldr	r2, [r1, #4]
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80045e6:	432c      	orrs	r4, r5
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 80045e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80045ec:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 80045ee:	6003      	str	r3, [r0, #0]
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 80045f0:	6046      	str	r6, [r0, #4]
/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80045f2:	6087      	str	r7, [r0, #8]
/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80045f4:	60c2      	str	r2, [r0, #12]
}
 80045f6:	bcf0      	pop	{r4, r5, r6, r7}
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop

080045fc <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 80045fc:	2300      	movs	r3, #0
 80045fe:	6003      	str	r3, [r0, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 8004600:	6043      	str	r3, [r0, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8004602:	6083      	str	r3, [r0, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8004604:	60c3      	str	r3, [r0, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8004606:	6103      	str	r3, [r0, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8004608:	6143      	str	r3, [r0, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800460a:	6183      	str	r3, [r0, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800460c:	61c3      	str	r3, [r0, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800460e:	6203      	str	r3, [r0, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8004610:	6243      	str	r3, [r0, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8004612:	6283      	str	r3, [r0, #40]	; 0x28
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop

08004618 <DMA_Cmd>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 8004618:	6803      	ldr	r3, [r0, #0]
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800461a:	b919      	cbnz	r1, 8004624 <DMA_Cmd+0xc>
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 800461c:	f023 0301 	bic.w	r3, r3, #1
 8004620:	6003      	str	r3, [r0, #0]
 8004622:	4770      	bx	lr
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 8004624:	f043 0301 	orr.w	r3, r3, #1
 8004628:	6003      	str	r3, [r0, #0]
 800462a:	4770      	bx	lr

0800462c <DMA_ITConfig>:
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 800462c:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800462e:	b91a      	cbnz	r2, 8004638 <DMA_ITConfig+0xc>
    DMAy_Channelx->CCR |= DMA_IT;
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 8004630:	ea23 0101 	bic.w	r1, r3, r1
 8004634:	6001      	str	r1, [r0, #0]
 8004636:	4770      	bx	lr
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8004638:	4319      	orrs	r1, r3
 800463a:	6001      	str	r1, [r0, #0]
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop

08004640 <DMA_GetCurrDataCounter>:
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 8004640:	6840      	ldr	r0, [r0, #4]
}
 8004642:	b280      	uxth	r0, r0
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop

08004648 <DMA_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8004648:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 800464a:	bf4c      	ite	mi
 800464c:	4b03      	ldrmi	r3, [pc, #12]	; (800465c <DMA_GetFlagStatus+0x14>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 800464e:	4b04      	ldrpl	r3, [pc, #16]	; (8004660 <DMA_GetFlagStatus+0x18>)
 8004650:	681b      	ldr	r3, [r3, #0]
  }
  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8004652:	4203      	tst	r3, r0
    bitstatus = RESET;
  }
  
  /* Return the DMA_FLAG status */
  return  bitstatus;
}
 8004654:	bf0c      	ite	eq
 8004656:	2000      	moveq	r0, #0
 8004658:	2001      	movne	r0, #1
 800465a:	4770      	bx	lr
 800465c:	40020400 	.word	0x40020400
 8004660:	40020000 	.word	0x40020000

08004664 <DMA_ClearFlag>:
void DMA_ClearFlag(uint32_t DMA_FLAG)
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8004664:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMA flags */
    DMA2->IFCR = DMA_FLAG;
 8004666:	bf4c      	ite	mi
 8004668:	4b01      	ldrmi	r3, [pc, #4]	; (8004670 <DMA_ClearFlag+0xc>)
  }
  else
  {
    /* Clear the selected DMA flags */
    DMA1->IFCR = DMA_FLAG;
 800466a:	4b02      	ldrpl	r3, [pc, #8]	; (8004674 <DMA_ClearFlag+0x10>)
 800466c:	6058      	str	r0, [r3, #4]
 800466e:	4770      	bx	lr
 8004670:	40020400 	.word	0x40020400
 8004674:	40020000 	.word	0x40020000

08004678 <DMA_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMA_IT));
  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
 8004678:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 800467a:	bf4c      	ite	mi
 800467c:	4b03      	ldrmi	r3, [pc, #12]	; (800468c <DMA_GetITStatus+0x14>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 800467e:	4b04      	ldrpl	r3, [pc, #16]	; (8004690 <DMA_GetITStatus+0x18>)
 8004680:	681b      	ldr	r3, [r3, #0]
  }
  /* Check the status of the specified DMA interrupt */
  if ((tmpreg & DMA_IT) != (uint32_t)RESET)
 8004682:	4203      	tst	r3, r0
    /* DMA_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DMA_IT status */
  return  bitstatus;
}
 8004684:	bf0c      	ite	eq
 8004686:	2000      	moveq	r0, #0
 8004688:	2001      	movne	r0, #1
 800468a:	4770      	bx	lr
 800468c:	40020400 	.word	0x40020400
 8004690:	40020000 	.word	0x40020000

08004694 <DMA_ClearITPendingBit>:
void DMA_ClearITPendingBit(uint32_t DMA_IT)
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));
  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
 8004694:	00c3      	lsls	r3, r0, #3
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA2->IFCR = DMA_IT;
 8004696:	bf4c      	ite	mi
 8004698:	4b01      	ldrmi	r3, [pc, #4]	; (80046a0 <DMA_ClearITPendingBit+0xc>)
  }
  else
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA1->IFCR = DMA_IT;
 800469a:	4b02      	ldrpl	r3, [pc, #8]	; (80046a4 <DMA_ClearITPendingBit+0x10>)
 800469c:	6058      	str	r0, [r3, #4]
 800469e:	4770      	bx	lr
 80046a0:	40020400 	.word	0x40020400
 80046a4:	40020000 	.word	0x40020000

080046a8 <EXTI_DeInit>:
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 80046a8:	4b04      	ldr	r3, [pc, #16]	; (80046bc <EXTI_DeInit+0x14>)
  EXTI->EMR = 0x00000000;
  EXTI->RTSR = 0x00000000; 
  EXTI->FTSR = 0x00000000; 
  EXTI->PR = 0x0007FFFF;
 80046aa:	4905      	ldr	r1, [pc, #20]	; (80046c0 <EXTI_DeInit+0x18>)
  * @param  None
  * @retval : None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 80046b0:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 80046b2:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 80046b4:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x0007FFFF;
 80046b6:	6159      	str	r1, [r3, #20]
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	40010400 	.word	0x40010400
 80046c0:	0007ffff 	.word	0x0007ffff

080046c4 <EXTI_Init>:
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80046c4:	7983      	ldrb	r3, [r0, #6]
  *   that contains the configuration information for the EXTI
  *   peripheral.
  * @retval : None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80046c6:	b430      	push	{r4, r5}
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80046c8:	b32b      	cbz	r3, 8004716 <EXTI_Init+0x52>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80046ca:	4b1d      	ldr	r3, [pc, #116]	; (8004740 <EXTI_Init+0x7c>)
 80046cc:	6801      	ldr	r1, [r0, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	43cc      	mvns	r4, r1
 80046d2:	4022      	ands	r2, r4
 80046d4:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80046d6:	685d      	ldr	r5, [r3, #4]
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 80046d8:	7902      	ldrb	r2, [r0, #4]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80046da:	402c      	ands	r4, r5
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 80046dc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80046e0:	605c      	str	r4, [r3, #4]
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 80046e2:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 80046e6:	6815      	ldr	r5, [r2, #0]
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80046e8:	7944      	ldrb	r4, [r0, #5]
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
 80046ea:	4329      	orrs	r1, r5
 80046ec:	6011      	str	r1, [r2, #0]
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80046ee:	6802      	ldr	r2, [r0, #0]
 80046f0:	6898      	ldr	r0, [r3, #8]
 80046f2:	43d1      	mvns	r1, r2
 80046f4:	4008      	ands	r0, r1
 80046f6:	6098      	str	r0, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80046f8:	68d8      	ldr	r0, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80046fa:	2c10      	cmp	r4, #16
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)|= EXTI_InitStruct->EXTI_Line;
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80046fc:	ea01 0100 	and.w	r1, r1, r0
 8004700:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004702:	d014      	beq.n	800472e <EXTI_Init+0x6a>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Trigger)|= EXTI_InitStruct->EXTI_Line;
 8004704:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
 8004708:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 800470c:	6819      	ldr	r1, [r3, #0]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800470e:	bc30      	pop	{r4, r5}
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Trigger)|= EXTI_InitStruct->EXTI_Line;
 8004710:	430a      	orrs	r2, r1
 8004712:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8004714:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
 8004716:	7903      	ldrb	r3, [r0, #4]
 8004718:	6801      	ldr	r1, [r0, #0]
 800471a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800471e:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8004722:	681a      	ldr	r2, [r3, #0]
  }
}
 8004724:	bc30      	pop	{r4, r5}
    }
  }
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
 8004726:	ea22 0201 	bic.w	r2, r2, r1
 800472a:	601a      	str	r2, [r3, #0]
  }
}
 800472c:	4770      	bx	lr
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800472e:	6899      	ldr	r1, [r3, #8]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8004730:	bc30      	pop	{r4, r5}
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8004732:	4311      	orrs	r1, r2
 8004734:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8004736:	68d9      	ldr	r1, [r3, #12]
 8004738:	430a      	orrs	r2, r1
 800473a:	60da      	str	r2, [r3, #12]
  else
  {
    /* Disable the selected external lines */
    *(__IO uint32_t *)(EXTI_BASE + (uint32_t)EXTI_InitStruct->EXTI_Mode)&= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	40010400 	.word	0x40010400

08004744 <EXTI_StructInit>:
  *   which will be initialized.
  * @retval : None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 8004744:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8004746:	220c      	movs	r2, #12
 8004748:	7142      	strb	r2, [r0, #5]
  *   which will be initialized.
  * @retval : None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
 800474a:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800474c:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 800474e:	7183      	strb	r3, [r0, #6]
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop

08004754 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8004754:	4b02      	ldr	r3, [pc, #8]	; (8004760 <EXTI_GenerateSWInterrupt+0xc>)
 8004756:	691a      	ldr	r2, [r3, #16]
 8004758:	4310      	orrs	r0, r2
 800475a:	6118      	str	r0, [r3, #16]
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	40010400 	.word	0x40010400

08004764 <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8004764:	4b03      	ldr	r3, [pc, #12]	; (8004774 <EXTI_GetFlagStatus+0x10>)
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800476a:	bf0c      	ite	eq
 800476c:	2000      	moveq	r0, #0
 800476e:	2001      	movne	r0, #1
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	40010400 	.word	0x40010400

08004778 <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8004778:	4b01      	ldr	r3, [pc, #4]	; (8004780 <EXTI_ClearFlag+0x8>)
 800477a:	6158      	str	r0, [r3, #20]
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40010400 	.word	0x40010400

08004784 <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8004784:	4b05      	ldr	r3, [pc, #20]	; (800479c <EXTI_GetITStatus+0x18>)
 8004786:	681a      	ldr	r2, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	4003      	ands	r3, r0
 800478c:	d004      	beq.n	8004798 <EXTI_GetITStatus+0x14>
 800478e:	4210      	tst	r0, r2
  {
    bitstatus = SET;
 8004790:	bf0c      	ite	eq
 8004792:	2000      	moveq	r0, #0
 8004794:	2001      	movne	r0, #1
 8004796:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 8004798:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 800479a:	4770      	bx	lr
 800479c:	40010400 	.word	0x40010400

080047a0 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80047a0:	4b01      	ldr	r3, [pc, #4]	; (80047a8 <EXTI_ClearITPendingBit+0x8>)
 80047a2:	6158      	str	r0, [r3, #20]
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	40010400 	.word	0x40010400

080047ac <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 80047ac:	4b03      	ldr	r3, [pc, #12]	; (80047bc <FLASH_SetLatency+0x10>)
 80047ae:	681a      	ldr	r2, [r3, #0]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 80047b0:	f002 0238 	and.w	r2, r2, #56	; 0x38
  tmpreg |= FLASH_Latency;
 80047b4:	4310      	orrs	r0, r2
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 80047b6:	6018      	str	r0, [r3, #0]
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	40022000 	.word	0x40022000

080047c0 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80047c0:	4b04      	ldr	r3, [pc, #16]	; (80047d4 <FLASH_HalfCycleAccessCmd+0x14>)
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	f022 0208 	bic.w	r2, r2, #8
 80047c8:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	4310      	orrs	r0, r2
 80047ce:	6018      	str	r0, [r3, #0]
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	40022000 	.word	0x40022000

080047d8 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80047d8:	4b04      	ldr	r3, [pc, #16]	; (80047ec <FLASH_PrefetchBufferCmd+0x14>)
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	f022 0210 	bic.w	r2, r2, #16
 80047e0:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	4310      	orrs	r0, r2
 80047e6:	6018      	str	r0, [r3, #0]
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	40022000 	.word	0x40022000

080047f0 <FLASH_Unlock>:
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 80047f0:	4b02      	ldr	r3, [pc, #8]	; (80047fc <FLASH_Unlock+0xc>)
 80047f2:	4903      	ldr	r1, [pc, #12]	; (8004800 <FLASH_Unlock+0x10>)
  FLASH->KEYR = FLASH_KEY2;
 80047f4:	4a03      	ldr	r2, [pc, #12]	; (8004804 <FLASH_Unlock+0x14>)
  * @retval : None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 80047f6:	6059      	str	r1, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80047f8:	605a      	str	r2, [r3, #4]
 80047fa:	4770      	bx	lr
 80047fc:	40022000 	.word	0x40022000
 8004800:	45670123 	.word	0x45670123
 8004804:	cdef89ab 	.word	0xcdef89ab

08004808 <FLASH_Lock>:
  * @retval : None
  */
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8004808:	4b02      	ldr	r3, [pc, #8]	; (8004814 <FLASH_Lock+0xc>)
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004810:	611a      	str	r2, [r3, #16]
 8004812:	4770      	bx	lr
 8004814:	40022000 	.word	0x40022000

08004818 <FLASH_GetUserOptionByte>:
  *   and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 8004818:	4b01      	ldr	r3, [pc, #4]	; (8004820 <FLASH_GetUserOptionByte+0x8>)
 800481a:	69d8      	ldr	r0, [r3, #28]
}
 800481c:	0880      	lsrs	r0, r0, #2
 800481e:	4770      	bx	lr
 8004820:	40022000 	.word	0x40022000

08004824 <FLASH_GetWriteProtectionOptionByte>:
  * @retval : The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8004824:	4b01      	ldr	r3, [pc, #4]	; (800482c <FLASH_GetWriteProtectionOptionByte+0x8>)
 8004826:	6a18      	ldr	r0, [r3, #32]
}
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	40022000 	.word	0x40022000

08004830 <FLASH_GetReadOutProtectionStatus>:
  * @retval : FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8004830:	4b02      	ldr	r3, [pc, #8]	; (800483c <FLASH_GetReadOutProtectionStatus+0xc>)
 8004832:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8004834:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	40022000 	.word	0x40022000

08004840 <FLASH_GetPrefetchBufferStatus>:
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
 8004840:	4b02      	ldr	r3, [pc, #8]	; (800484c <FLASH_GetPrefetchBufferStatus+0xc>)
 8004842:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8004844:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40022000 	.word	0x40022000

08004850 <FLASH_ITConfig>:
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8004850:	4b04      	ldr	r3, [pc, #16]	; (8004864 <FLASH_ITConfig+0x14>)
 8004852:	691a      	ldr	r2, [r3, #16]
void FLASH_ITConfig(uint16_t FLASH_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
 8004854:	b919      	cbnz	r1, 800485e <FLASH_ITConfig+0xe>
    FLASH->CR |= FLASH_IT;
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 8004856:	ea22 0000 	bic.w	r0, r2, r0
 800485a:	6118      	str	r0, [r3, #16]
 800485c:	4770      	bx	lr
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800485e:	4310      	orrs	r0, r2
 8004860:	6118      	str	r0, [r3, #16]
 8004862:	4770      	bx	lr
 8004864:	40022000 	.word	0x40022000

08004868 <FLASH_GetFlagStatus>:
FlagStatus FLASH_GetFlagStatus(uint16_t FLASH_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8004868:	2801      	cmp	r0, #1
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 800486a:	4b06      	ldr	r3, [pc, #24]	; (8004884 <FLASH_GetFlagStatus+0x1c>)
FlagStatus FLASH_GetFlagStatus(uint16_t FLASH_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 800486c:	d005      	beq.n	800487a <FLASH_GetFlagStatus+0x12>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8004872:	bf0c      	ite	eq
 8004874:	2000      	moveq	r0, #0
 8004876:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8004878:	4770      	bx	lr
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 800487a:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 800487c:	f000 0001 	and.w	r0, r0, #1
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40022000 	.word	0x40022000

08004888 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8004888:	4b01      	ldr	r3, [pc, #4]	; (8004890 <FLASH_ClearFlag+0x8>)
 800488a:	60d8      	str	r0, [r3, #12]
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	40022000 	.word	0x40022000

08004894 <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004894:	4b08      	ldr	r3, [pc, #32]	; (80048b8 <FLASH_GetStatus+0x24>)
 8004896:	68da      	ldr	r2, [r3, #12]
 8004898:	07d1      	lsls	r1, r2, #31
 800489a:	d40b      	bmi.n	80048b4 <FLASH_GetStatus+0x20>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	0752      	lsls	r2, r2, #29
 80048a0:	d501      	bpl.n	80048a6 <FLASH_GetStatus+0x12>
    { 
      flashstatus = FLASH_ERROR_PG;
 80048a2:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80048a4:	4770      	bx	lr
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 80048ac:	bf0c      	ite	eq
 80048ae:	2004      	moveq	r0, #4
 80048b0:	2003      	movne	r0, #3
 80048b2:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80048b4:	2001      	movs	r0, #1
 80048b6:	4770      	bx	lr
 80048b8:	40022000 	.word	0x40022000

080048bc <FLASH_WaitForLastOperation>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80048bc:	b570      	push	{r4, r5, r6, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 80048c2:	f7ff ffe7 	bl	8004894 <FLASH_GetStatus>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80048c6:	2801      	cmp	r0, #1
 80048c8:	d117      	bne.n	80048fa <FLASH_WaitForLastOperation+0x3e>
 80048ca:	b19c      	cbz	r4, 80048f4 <FLASH_WaitForLastOperation+0x38>
  * @param  None
  * @retval : None
  */
static void delay(void)
{
  __IO uint32_t i = 0;
 80048cc:	2600      	movs	r6, #0
  for(i = 0xFF; i != 0; i--)
 80048ce:	25ff      	movs	r5, #255	; 0xff
  * @param  None
  * @retval : None
  */
static void delay(void)
{
  __IO uint32_t i = 0;
 80048d0:	9601      	str	r6, [sp, #4]
  for(i = 0xFF; i != 0; i--)
 80048d2:	9501      	str	r5, [sp, #4]
 80048d4:	9b01      	ldr	r3, [sp, #4]
 80048d6:	b12b      	cbz	r3, 80048e4 <FLASH_WaitForLastOperation+0x28>
 80048d8:	9b01      	ldr	r3, [sp, #4]
 80048da:	3b01      	subs	r3, #1
 80048dc:	9301      	str	r3, [sp, #4]
 80048de:	9b01      	ldr	r3, [sp, #4]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1f9      	bne.n	80048d8 <FLASH_WaitForLastOperation+0x1c>
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 80048e4:	f7ff ffd6 	bl	8004894 <FLASH_GetStatus>
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80048e8:	2801      	cmp	r0, #1
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 80048ea:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80048ee:	d104      	bne.n	80048fa <FLASH_WaitForLastOperation+0x3e>
 80048f0:	2c00      	cmp	r4, #0
 80048f2:	d1ed      	bne.n	80048d0 <FLASH_WaitForLastOperation+0x14>
    status = FLASH_GetStatus();
    Timeout--;
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80048f4:	2005      	movs	r0, #5
  }
  /* Return the operation status */
  return status;
}
 80048f6:	b002      	add	sp, #8
 80048f8:	bd70      	pop	{r4, r5, r6, pc}
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }
  if(Timeout == 0x00 )
 80048fa:	2c00      	cmp	r4, #0
 80048fc:	d0fa      	beq.n	80048f4 <FLASH_WaitForLastOperation+0x38>
  {
    status = FLASH_TIMEOUT;
  }
  /* Return the operation status */
  return status;
}
 80048fe:	b002      	add	sp, #8
 8004900:	bd70      	pop	{r4, r5, r6, pc}
 8004902:	bf00      	nop

08004904 <FLASH_ErasePage>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8004904:	b538      	push	{r3, r4, r5, lr}
 8004906:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004908:	f640 70ff 	movw	r0, #4095	; 0xfff
 800490c:	f7ff ffd6 	bl	80048bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004910:	2804      	cmp	r0, #4
 8004912:	d000      	beq.n	8004916 <FLASH_ErasePage+0x12>
      FLASH->CR &= CR_PER_Reset;
    }
  }
  /* Return the Erase Status */
  return status;
}
 8004914:	bd38      	pop	{r3, r4, r5, pc}
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004916:	4c0b      	ldr	r4, [pc, #44]	; (8004944 <FLASH_ErasePage+0x40>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004918:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800491c:	6923      	ldr	r3, [r4, #16]
 800491e:	f043 0302 	orr.w	r3, r3, #2
 8004922:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8004924:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8004926:	6923      	ldr	r3, [r4, #16]
 8004928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800492c:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800492e:	f7ff ffc5 	bl	80048bc <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004932:	2801      	cmp	r0, #1
 8004934:	d0ee      	beq.n	8004914 <FLASH_ErasePage+0x10>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8004936:	6922      	ldr	r2, [r4, #16]
 8004938:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 800493c:	4013      	ands	r3, r2
 800493e:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8004940:	bd38      	pop	{r3, r4, r5, pc}
 8004942:	bf00      	nop
 8004944:	40022000 	.word	0x40022000

08004948 <FLASH_EraseAllPages>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllPages(void)
{
 8004948:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800494a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800494e:	f7ff ffb5 	bl	80048bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004952:	2804      	cmp	r0, #4
 8004954:	d000      	beq.n	8004958 <FLASH_EraseAllPages+0x10>
      FLASH->CR &= CR_MER_Reset;
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8004956:	bd10      	pop	{r4, pc}
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8004958:	4c0a      	ldr	r4, [pc, #40]	; (8004984 <FLASH_EraseAllPages+0x3c>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800495a:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 800495e:	6923      	ldr	r3, [r4, #16]
 8004960:	f043 0304 	orr.w	r3, r3, #4
 8004964:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8004966:	6923      	ldr	r3, [r4, #16]
 8004968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800496c:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800496e:	f7ff ffa5 	bl	80048bc <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004972:	2801      	cmp	r0, #1
 8004974:	d0ef      	beq.n	8004956 <FLASH_EraseAllPages+0xe>
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8004976:	6922      	ldr	r2, [r4, #16]
 8004978:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 800497c:	4013      	ands	r3, r2
 800497e:	6123      	str	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8004980:	bd10      	pop	{r4, pc}
 8004982:	bf00      	nop
 8004984:	40022000 	.word	0x40022000

08004988 <FLASH_EraseOptionBytes>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8004988:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800498a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800498e:	f7ff ff95 	bl	80048bc <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8004992:	2804      	cmp	r0, #4
 8004994:	d000      	beq.n	8004998 <FLASH_EraseOptionBytes+0x10>
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8004996:	bd10      	pop	{r4, pc}
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004998:	4c16      	ldr	r4, [pc, #88]	; (80049f4 <FLASH_EraseOptionBytes+0x6c>)
 800499a:	4a17      	ldr	r2, [pc, #92]	; (80049f8 <FLASH_EraseOptionBytes+0x70>)
    FLASH->OPTKEYR = FLASH_KEY2;
 800499c:	4b17      	ldr	r3, [pc, #92]	; (80049fc <FLASH_EraseOptionBytes+0x74>)
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800499e:	60a2      	str	r2, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80049a0:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80049a2:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80049a4:	f640 70ff 	movw	r0, #4095	; 0xfff
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80049a8:	f043 0320 	orr.w	r3, r3, #32
 80049ac:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80049ae:	6923      	ldr	r3, [r4, #16]
 80049b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049b4:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80049b6:	f7ff ff81 	bl	80048bc <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80049ba:	2804      	cmp	r0, #4
 80049bc:	d007      	beq.n	80049ce <FLASH_EraseOptionBytes+0x46>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80049be:	2801      	cmp	r0, #1
 80049c0:	d0e9      	beq.n	8004996 <FLASH_EraseOptionBytes+0xe>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80049c2:	6922      	ldr	r2, [r4, #16]
 80049c4:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80049c8:	4013      	ands	r3, r2
 80049ca:	6123      	str	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80049cc:	bd10      	pop	{r4, pc}
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80049ce:	6922      	ldr	r2, [r4, #16]
 80049d0:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80049d4:	4013      	ands	r3, r2
 80049d6:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80049d8:	6921      	ldr	r1, [r4, #16]
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80049da:	4b09      	ldr	r3, [pc, #36]	; (8004a00 <FLASH_EraseOptionBytes+0x78>)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80049dc:	f041 0110 	orr.w	r1, r1, #16
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80049e0:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80049e2:	6121      	str	r1, [r4, #16]
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80049e4:	200f      	movs	r0, #15
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80049e6:	801a      	strh	r2, [r3, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80049e8:	f7ff ff68 	bl	80048bc <FLASH_WaitForLastOperation>
 
      if(status != FLASH_BUSY)
 80049ec:	2801      	cmp	r0, #1
 80049ee:	d1e8      	bne.n	80049c2 <FLASH_EraseOptionBytes+0x3a>
 80049f0:	e7d1      	b.n	8004996 <FLASH_EraseOptionBytes+0xe>
 80049f2:	bf00      	nop
 80049f4:	40022000 	.word	0x40022000
 80049f8:	45670123 	.word	0x45670123
 80049fc:	cdef89ab 	.word	0xcdef89ab
 8004a00:	1ffff800 	.word	0x1ffff800

08004a04 <FLASH_ProgramWord>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004a04:	b570      	push	{r4, r5, r6, lr}
 8004a06:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a08:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004a0a:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a0c:	f7ff ff56 	bl	80048bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004a10:	2804      	cmp	r0, #4
 8004a12:	d000      	beq.n	8004a16 <FLASH_ProgramWord+0x12>
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004a14:	bd70      	pop	{r4, r5, r6, pc}
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004a16:	4e0e      	ldr	r6, [pc, #56]	; (8004a50 <FLASH_ProgramWord+0x4c>)
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004a18:	b2ab      	uxth	r3, r5
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004a1a:	6932      	ldr	r2, [r6, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a1c:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004a1e:	f042 0201 	orr.w	r2, r2, #1
 8004a22:	6132      	str	r2, [r6, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004a24:	8023      	strh	r3, [r4, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a26:	f7ff ff49 	bl	80048bc <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8004a2a:	2804      	cmp	r0, #4
 8004a2c:	d007      	beq.n	8004a3e <FLASH_ProgramWord+0x3a>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8004a2e:	2801      	cmp	r0, #1
 8004a30:	d0f0      	beq.n	8004a14 <FLASH_ProgramWord+0x10>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8004a32:	6932      	ldr	r2, [r6, #16]
 8004a34:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004a38:	4013      	ands	r3, r2
 8004a3a:	6133      	str	r3, [r6, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004a3c:	bd70      	pop	{r4, r5, r6, pc}
 
    if(status == FLASH_COMPLETE)
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(__IO uint16_t*)(Address + 2) = Data >> 16;
 8004a3e:	0c2d      	lsrs	r5, r5, #16
 8004a40:	8065      	strh	r5, [r4, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a42:	200f      	movs	r0, #15
 8004a44:	f7ff ff3a 	bl	80048bc <FLASH_WaitForLastOperation>
        
      if(status != FLASH_BUSY)
 8004a48:	2801      	cmp	r0, #1
 8004a4a:	d1f2      	bne.n	8004a32 <FLASH_ProgramWord+0x2e>
 8004a4c:	e7e2      	b.n	8004a14 <FLASH_ProgramWord+0x10>
 8004a4e:	bf00      	nop
 8004a50:	40022000 	.word	0x40022000

08004a54 <FLASH_ProgramHalfWord>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004a54:	b570      	push	{r4, r5, r6, lr}
 8004a56:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a58:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004a5a:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a5c:	f7ff ff2e 	bl	80048bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004a60:	2804      	cmp	r0, #4
 8004a62:	d000      	beq.n	8004a66 <FLASH_ProgramHalfWord+0x12>
      FLASH->CR &= CR_PG_Reset;
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004a64:	bd70      	pop	{r4, r5, r6, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004a66:	4e08      	ldr	r6, [pc, #32]	; (8004a88 <FLASH_ProgramHalfWord+0x34>)
  
    *(__IO uint16_t*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a68:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004a6a:	6933      	ldr	r3, [r6, #16]
 8004a6c:	f043 0301 	orr.w	r3, r3, #1
 8004a70:	6133      	str	r3, [r6, #16]
  
    *(__IO uint16_t*)Address = Data;
 8004a72:	8025      	strh	r5, [r4, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a74:	f7ff ff22 	bl	80048bc <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004a78:	2801      	cmp	r0, #1
 8004a7a:	d0f3      	beq.n	8004a64 <FLASH_ProgramHalfWord+0x10>
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004a7c:	6932      	ldr	r2, [r6, #16]
 8004a7e:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004a82:	4013      	ands	r3, r2
 8004a84:	6133      	str	r3, [r6, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004a86:	bd70      	pop	{r4, r5, r6, pc}
 8004a88:	40022000 	.word	0x40022000

08004a8c <FLASH_ProgramOptionByteData>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8004a8c:	b570      	push	{r4, r5, r6, lr}
 8004a8e:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a90:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8004a92:	460e      	mov	r6, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a94:	f7ff ff12 	bl	80048bc <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8004a98:	2804      	cmp	r0, #4
 8004a9a:	d000      	beq.n	8004a9e <FLASH_ProgramOptionByteData+0x12>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;
}
 8004a9c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004a9e:	4c0a      	ldr	r4, [pc, #40]	; (8004ac8 <FLASH_ProgramOptionByteData+0x3c>)
 8004aa0:	4a0a      	ldr	r2, [pc, #40]	; (8004acc <FLASH_ProgramOptionByteData+0x40>)
    FLASH->OPTKEYR = FLASH_KEY2;
 8004aa2:	4b0b      	ldr	r3, [pc, #44]	; (8004ad0 <FLASH_ProgramOptionByteData+0x44>)
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004aa4:	60a2      	str	r2, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004aa6:	60a3      	str	r3, [r4, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004aa8:	6923      	ldr	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004aaa:	200f      	movs	r0, #15
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004aac:	f043 0310 	orr.w	r3, r3, #16
 8004ab0:	6123      	str	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
 8004ab2:	802e      	strh	r6, [r5, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ab4:	f7ff ff02 	bl	80048bc <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004ab8:	2801      	cmp	r0, #1
 8004aba:	d0ef      	beq.n	8004a9c <FLASH_ProgramOptionByteData+0x10>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004abc:	6922      	ldr	r2, [r4, #16]
 8004abe:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;
}
 8004ac6:	bd70      	pop	{r4, r5, r6, pc}
 8004ac8:	40022000 	.word	0x40022000
 8004acc:	45670123 	.word	0x45670123
 8004ad0:	cdef89ab 	.word	0xcdef89ab

08004ad4 <FLASH_EnableWriteProtection>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8004ad4:	b538      	push	{r3, r4, r5, lr}
 8004ad6:	4605      	mov	r5, r0
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ad8:	200f      	movs	r0, #15
 8004ada:	f7ff feef 	bl	80048bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004ade:	2804      	cmp	r0, #4
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ae0:	4604      	mov	r4, r0
  
  if(status == FLASH_COMPLETE)
 8004ae2:	d001      	beq.n	8004ae8 <FLASH_EnableWriteProtection+0x14>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004ae4:	4620      	mov	r0, r4
 8004ae6:	bd38      	pop	{r3, r4, r5, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004ae8:	4b1e      	ldr	r3, [pc, #120]	; (8004b64 <FLASH_EnableWriteProtection+0x90>)
 8004aea:	491f      	ldr	r1, [pc, #124]	; (8004b68 <FLASH_EnableWriteProtection+0x94>)
    FLASH->OPTKEYR = FLASH_KEY2;
 8004aec:	4a1f      	ldr	r2, [pc, #124]	; (8004b6c <FLASH_EnableWriteProtection+0x98>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004aee:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004af0:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8004af2:	6919      	ldr	r1, [r3, #16]
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8004af4:	43ed      	mvns	r5, r5
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8004af6:	b2ea      	uxtb	r2, r5
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004af8:	f041 0110 	orr.w	r1, r1, #16
    if(WRP0_Data != 0xFF)
 8004afc:	2aff      	cmp	r2, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004afe:	6119      	str	r1, [r3, #16]
    if(WRP0_Data != 0xFF)
 8004b00:	d011      	beq.n	8004b26 <FLASH_EnableWriteProtection+0x52>
    {
      OB->WRP0 = WRP0_Data;
 8004b02:	4b1b      	ldr	r3, [pc, #108]	; (8004b70 <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b04:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004b06:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b08:	f7ff fed8 	bl	80048bc <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004b0c:	2804      	cmp	r0, #4
 8004b0e:	d00a      	beq.n	8004b26 <FLASH_EnableWriteProtection+0x52>
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
          
    if(status != FLASH_BUSY)
 8004b10:	2801      	cmp	r0, #1
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b12:	4604      	mov	r4, r0
    }
          
    if(status != FLASH_BUSY)
 8004b14:	d0e6      	beq.n	8004ae4 <FLASH_EnableWriteProtection+0x10>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004b16:	4a13      	ldr	r2, [pc, #76]	; (8004b64 <FLASH_EnableWriteProtection+0x90>)
 8004b18:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004b1c:	6911      	ldr	r1, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004b1e:	4620      	mov	r0, r4
    }
          
    if(status != FLASH_BUSY)
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004b20:	400b      	ands	r3, r1
 8004b22:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8004b24:	bd38      	pop	{r3, r4, r5, pc}
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8004b26:	f3c5 2307 	ubfx	r3, r5, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004b2a:	2bff      	cmp	r3, #255	; 0xff
 8004b2c:	d006      	beq.n	8004b3c <FLASH_EnableWriteProtection+0x68>
    {
      OB->WRP1 = WRP1_Data;
 8004b2e:	4a10      	ldr	r2, [pc, #64]	; (8004b70 <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b30:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004b32:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b34:	f7ff fec2 	bl	80048bc <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004b38:	2804      	cmp	r0, #4
 8004b3a:	d1e9      	bne.n	8004b10 <FLASH_EnableWriteProtection+0x3c>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 8004b3c:	f3c5 4307 	ubfx	r3, r5, #16, #8
      OB->WRP1 = WRP1_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004b40:	2bff      	cmp	r3, #255	; 0xff
 8004b42:	d006      	beq.n	8004b52 <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 8004b44:	4a0a      	ldr	r2, [pc, #40]	; (8004b70 <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b46:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8004b48:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b4a:	f7ff feb7 	bl	80048bc <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004b4e:	2804      	cmp	r0, #4
 8004b50:	d1de      	bne.n	8004b10 <FLASH_EnableWriteProtection+0x3c>
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8004b52:	0e2d      	lsrs	r5, r5, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004b54:	2dff      	cmp	r5, #255	; 0xff
 8004b56:	d0de      	beq.n	8004b16 <FLASH_EnableWriteProtection+0x42>
    {
      OB->WRP3 = WRP3_Data;
 8004b58:	4b05      	ldr	r3, [pc, #20]	; (8004b70 <FLASH_EnableWriteProtection+0x9c>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b5a:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8004b5c:	81dd      	strh	r5, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b5e:	f7ff fead 	bl	80048bc <FLASH_WaitForLastOperation>
 8004b62:	e7d5      	b.n	8004b10 <FLASH_EnableWriteProtection+0x3c>
 8004b64:	40022000 	.word	0x40022000
 8004b68:	45670123 	.word	0x45670123
 8004b6c:	cdef89ab 	.word	0xcdef89ab
 8004b70:	1ffff800 	.word	0x1ffff800

08004b74 <FLASH_ReadOutProtection>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8004b74:	b538      	push	{r3, r4, r5, lr}
 8004b76:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004b78:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004b7c:	f7ff fe9e 	bl	80048bc <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 8004b80:	2804      	cmp	r0, #4
 8004b82:	d000      	beq.n	8004b86 <FLASH_ReadOutProtection+0x12>
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8004b84:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004b86:	4c1c      	ldr	r4, [pc, #112]	; (8004bf8 <FLASH_ReadOutProtection+0x84>)
 8004b88:	4a1c      	ldr	r2, [pc, #112]	; (8004bfc <FLASH_ReadOutProtection+0x88>)
    FLASH->OPTKEYR = FLASH_KEY2;
 8004b8a:	4b1d      	ldr	r3, [pc, #116]	; (8004c00 <FLASH_ReadOutProtection+0x8c>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004b8c:	60a2      	str	r2, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004b8e:	60a3      	str	r3, [r4, #8]
    FLASH->CR |= CR_OPTER_Set;
 8004b90:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004b92:	f640 70ff 	movw	r0, #4095	; 0xfff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTER_Set;
 8004b96:	f043 0320 	orr.w	r3, r3, #32
 8004b9a:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004b9c:	6923      	ldr	r3, [r4, #16]
 8004b9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ba2:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004ba4:	f7ff fe8a 	bl	80048bc <FLASH_WaitForLastOperation>
    if(status == FLASH_COMPLETE)
 8004ba8:	2804      	cmp	r0, #4
 8004baa:	d007      	beq.n	8004bbc <FLASH_ReadOutProtection+0x48>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8004bac:	2801      	cmp	r0, #1
 8004bae:	d0e9      	beq.n	8004b84 <FLASH_ReadOutProtection+0x10>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8004bb0:	6922      	ldr	r2, [r4, #16]
 8004bb2:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	6123      	str	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8004bba:	bd38      	pop	{r3, r4, r5, pc}
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004bbc:	6922      	ldr	r2, [r4, #16]
 8004bbe:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	6123      	str	r3, [r4, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8004bc6:	6923      	ldr	r3, [r4, #16]
 8004bc8:	f043 0310 	orr.w	r3, r3, #16
 8004bcc:	6123      	str	r3, [r4, #16]
      if(NewState != DISABLE)
      {
        OB->RDP = 0x00;
 8004bce:	4b0d      	ldr	r3, [pc, #52]	; (8004c04 <FLASH_ReadOutProtection+0x90>)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
      if(NewState != DISABLE)
 8004bd0:	b975      	cbnz	r5, 8004bf0 <FLASH_ReadOutProtection+0x7c>
      {
        OB->RDP = 0x00;
      }
      else
      {
        OB->RDP = RDP_Key;  
 8004bd2:	22a5      	movs	r2, #165	; 0xa5
 8004bd4:	801a      	strh	r2, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8004bd6:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004bda:	f7ff fe6f 	bl	80048bc <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8004bde:	2801      	cmp	r0, #1
 8004be0:	d0d0      	beq.n	8004b84 <FLASH_ReadOutProtection+0x10>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004be2:	4a05      	ldr	r2, [pc, #20]	; (8004bf8 <FLASH_ReadOutProtection+0x84>)
 8004be4:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004be8:	6911      	ldr	r1, [r2, #16]
 8004bea:	400b      	ands	r3, r1
 8004bec:	6113      	str	r3, [r2, #16]
 8004bee:	bd38      	pop	{r3, r4, r5, pc}
      FLASH->CR &= CR_OPTER_Reset;
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
      if(NewState != DISABLE)
      {
        OB->RDP = 0x00;
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	801a      	strh	r2, [r3, #0]
 8004bf4:	e7ef      	b.n	8004bd6 <FLASH_ReadOutProtection+0x62>
 8004bf6:	bf00      	nop
 8004bf8:	40022000 	.word	0x40022000
 8004bfc:	45670123 	.word	0x45670123
 8004c00:	cdef89ab 	.word	0xcdef89ab
 8004c04:	1ffff800 	.word	0x1ffff800

08004c08 <FLASH_UserOptionByteConfig>:
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004c0a:	4c11      	ldr	r4, [pc, #68]	; (8004c50 <FLASH_UserOptionByteConfig+0x48>)
 8004c0c:	4d11      	ldr	r5, [pc, #68]	; (8004c54 <FLASH_UserOptionByteConfig+0x4c>)
  FLASH->OPTKEYR = FLASH_KEY2;
 8004c0e:	4b12      	ldr	r3, [pc, #72]	; (8004c58 <FLASH_UserOptionByteConfig+0x50>)
  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004c10:	60a5      	str	r5, [r4, #8]
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004c12:	4606      	mov	r6, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8004c14:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c16:	200f      	movs	r0, #15
  * @retval : FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
  *   FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004c18:	460d      	mov	r5, r1
 8004c1a:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c1c:	f7ff fe4e 	bl	80048bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004c20:	2804      	cmp	r0, #4
 8004c22:	d000      	beq.n	8004c26 <FLASH_UserOptionByteConfig+0x1e>
      FLASH->CR &= CR_OPTPG_Reset;
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004c26:	6922      	ldr	r2, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004c28:	f047 07f8 	orr.w	r7, r7, #248	; 0xf8
 8004c2c:	4b0b      	ldr	r3, [pc, #44]	; (8004c5c <FLASH_UserOptionByteConfig+0x54>)
 8004c2e:	433d      	orrs	r5, r7
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004c30:	f042 0210 	orr.w	r2, r2, #16
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004c34:	432e      	orrs	r6, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004c36:	6122      	str	r2, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c38:	200f      	movs	r0, #15
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (uint16_t)0xF8; 
 8004c3a:	805e      	strh	r6, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c3c:	f7ff fe3e 	bl	80048bc <FLASH_WaitForLastOperation>
    if(status != FLASH_BUSY)
 8004c40:	2801      	cmp	r0, #1
 8004c42:	d0ef      	beq.n	8004c24 <FLASH_UserOptionByteConfig+0x1c>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004c44:	6922      	ldr	r2, [r4, #16]
 8004c46:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c50:	40022000 	.word	0x40022000
 8004c54:	45670123 	.word	0x45670123
 8004c58:	cdef89ab 	.word	0xcdef89ab
 8004c5c:	1ffff800 	.word	0x1ffff800

08004c60 <FSMC_NORSRAMDeInit>:
  * @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  * @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval : None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 8004c60:	b410      	push	{r4}
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 8004c62:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
{
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 8004c66:	b180      	cbz	r0, 8004c8a <FSMC_NORSRAMDeInit+0x2a>
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 8004c68:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004c6c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8004c70:	4a08      	ldr	r2, [pc, #32]	; (8004c94 <FSMC_NORSRAMDeInit+0x34>)
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 8004c72:	1c44      	adds	r4, r0, #1
 8004c74:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8004c78:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8004c7c:	f841 3024 	str.w	r3, [r1, r4, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8004c80:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8004c84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c88:	4770      	bx	lr
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 8004c8a:	f243 02db 	movw	r2, #12507	; 0x30db
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	e7ee      	b.n	8004c70 <FSMC_NORSRAMDeInit+0x10>
 8004c92:	bf00      	nop
 8004c94:	a0000104 	.word	0xa0000104

08004c98 <FSMC_NANDDeInit>:
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004c98:	2810      	cmp	r0, #16
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 8004c9a:	bf0c      	ite	eq
 8004c9c:	4b05      	ldreq	r3, [pc, #20]	; (8004cb4 <FSMC_NANDDeInit+0x1c>)
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8004c9e:	4b06      	ldrne	r3, [pc, #24]	; (8004cb8 <FSMC_NANDDeInit+0x20>)
    FSMC_Bank3->SR3 = 0x00000040;
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8004ca0:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8004ca4:	2018      	movs	r0, #24
    FSMC_Bank3->SR3 = 0x00000040;
 8004ca6:	2140      	movs	r1, #64	; 0x40
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8004ca8:	6018      	str	r0, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 8004caa:	6059      	str	r1, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8004cac:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 8004cae:	60da      	str	r2, [r3, #12]
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	a0000060 	.word	0xa0000060
 8004cb8:	a0000080 	.word	0xa0000080

08004cbc <FSMC_PCCARDDeInit>:
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8004cbc:	4b05      	ldr	r3, [pc, #20]	; (8004cd4 <FSMC_PCCARDDeInit+0x18>)
  FSMC_Bank4->SR4 = 0x00000000;	
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8004cbe:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8004cc2:	2018      	movs	r0, #24
  FSMC_Bank4->SR4 = 0x00000000;	
 8004cc4:	2100      	movs	r1, #0
  * @retval : None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8004cc6:	6018      	str	r0, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 8004cc8:	6059      	str	r1, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8004cca:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 8004ccc:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 8004cce:	611a      	str	r2, [r3, #16]
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	a00000a0 	.word	0xa00000a0

08004cd8 <FSMC_NORSRAMInit>:
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8004cd8:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8004cda:	6842      	ldr	r2, [r0, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8004cdc:	68c1      	ldr	r1, [r0, #12]
  *   structure that contains the configuration information for 
  *   the FSMC NOR/SRAM specified Banks.                       
  * @retval : None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8004cde:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8004ce0:	ea43 0602 	orr.w	r6, r3, r2
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8004ce4:	6902      	ldr	r2, [r0, #16]
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8004ce6:	430e      	orrs	r6, r1
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8004ce8:	6941      	ldr	r1, [r0, #20]
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8004cea:	4316      	orrs	r6, r2
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8004cec:	6982      	ldr	r2, [r0, #24]
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8004cee:	430e      	orrs	r6, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8004cf0:	69c1      	ldr	r1, [r0, #28]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8004cf2:	4316      	orrs	r6, r2
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8004cf4:	6a02      	ldr	r2, [r0, #32]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8004cf6:	4331      	orrs	r1, r6
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8004cf8:	6a44      	ldr	r4, [r0, #36]	; 0x24
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8004cfa:	ea41 0602 	orr.w	r6, r1, r2
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8004cfe:	6a81      	ldr	r1, [r0, #40]	; 0x28
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004d00:	6802      	ldr	r2, [r0, #0]
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8004d02:	4334      	orrs	r4, r6
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8004d04:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8004d06:	ea44 0601 	orr.w	r6, r4, r1
 8004d0a:	0094      	lsls	r4, r2, #2
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8004d0c:	4335      	orrs	r5, r6
 8004d0e:	f104 4420 	add.w	r4, r4, #2684354560	; 0xa0000000
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8004d12:	2b08      	cmp	r3, #8
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004d14:	6025      	str	r5, [r4, #0]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8004d16:	d021      	beq.n	8004d5c <FSMC_NORSRAMInit+0x84>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8004d18:	6b03      	ldr	r3, [r0, #48]	; 0x30
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8004d1a:	1c57      	adds	r7, r2, #1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8004d1c:	681d      	ldr	r5, [r3, #0]
 8004d1e:	699e      	ldr	r6, [r3, #24]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8004d20:	685c      	ldr	r4, [r3, #4]
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8004d22:	432e      	orrs	r6, r5
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8004d24:	689d      	ldr	r5, [r3, #8]
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8004d26:	ea46 1604 	orr.w	r6, r6, r4, lsl #4
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8004d2a:	68dc      	ldr	r4, [r3, #12]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8004d2c:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8004d30:	691e      	ldr	r6, [r3, #16]
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8004d32:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8004d36:	695b      	ldr	r3, [r3, #20]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8004d38:	ea44 5406 	orr.w	r4, r4, r6, lsl #20
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8004d3c:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8004d40:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8004d44:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8004d48:	f843 4027 	str.w	r4, [r3, r7, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8004d4c:	d00b      	beq.n	8004d66 <FSMC_NORSRAMInit+0x8e>
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
  }
}
 8004d4e:	bcf0      	pop	{r4, r5, r6, r7}
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 8004d50:	4b0f      	ldr	r3, [pc, #60]	; (8004d90 <FSMC_NORSRAMInit+0xb8>)
 8004d52:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004d56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
}
 8004d5a:	4770      	bx	lr
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 8004d5c:	6823      	ldr	r3, [r4, #0]
 8004d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d62:	6023      	str	r3, [r4, #0]
 8004d64:	e7d8      	b.n	8004d18 <FSMC_NORSRAMInit+0x40>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8004d66:	6b43      	ldr	r3, [r0, #52]	; 0x34
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004d68:	4d09      	ldr	r5, [pc, #36]	; (8004d90 <FSMC_NORSRAMInit+0xb8>)
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8004d6a:	6819      	ldr	r1, [r3, #0]
 8004d6c:	699c      	ldr	r4, [r3, #24]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8004d6e:	6858      	ldr	r0, [r3, #4]
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8004d70:	430c      	orrs	r4, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8004d72:	6899      	ldr	r1, [r3, #8]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 8004d74:	691e      	ldr	r6, [r3, #16]
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8004d76:	ea44 1000 	orr.w	r0, r4, r0, lsl #4
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8004d7a:	695b      	ldr	r3, [r3, #20]
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8004d7c:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 8004d80:	ea41 5106 	orr.w	r1, r1, r6, lsl #20
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8004d84:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8004d88:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
  }
}
 8004d8c:	bcf0      	pop	{r4, r5, r6, r7}
 8004d8e:	4770      	bx	lr
 8004d90:	a0000104 	.word	0xa0000104

08004d94 <FSMC_NANDInit>:
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004d94:	69c2      	ldr	r2, [r0, #28]
  *   structure that contains the configuration information for 
  *   the FSMC NAND specified Banks.                       
  * @retval : None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 8004d96:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
 8004d9a:	6881      	ldr	r1, [r0, #8]
 8004d9c:	6847      	ldr	r7, [r0, #4]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004d9e:	6a03      	ldr	r3, [r0, #32]
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004da0:	6896      	ldr	r6, [r2, #8]
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
 8004da2:	ea47 0901 	orr.w	r9, r7, r1
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8004da6:	68c7      	ldr	r7, [r0, #12]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004da8:	6851      	ldr	r1, [r2, #4]
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8004daa:	6904      	ldr	r4, [r0, #16]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004dac:	689d      	ldr	r5, [r3, #8]
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004dae:	ea4f 4a06 	mov.w	sl, r6, lsl #16
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8004db2:	f049 0908 	orr.w	r9, r9, #8
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004db6:	6816      	ldr	r6, [r2, #0]
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8004db8:	ea49 0907 	orr.w	r9, r9, r7
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004dbc:	ea4a 2a01 	orr.w	sl, sl, r1, lsl #8
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8004dc0:	68d1      	ldr	r1, [r2, #12]
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004dc2:	685a      	ldr	r2, [r3, #4]
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8004dc4:	6947      	ldr	r7, [r0, #20]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004dc6:	ea4f 4805 	mov.w	r8, r5, lsl #16
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8004dca:	ea49 0904 	orr.w	r9, r9, r4
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004dce:	681d      	ldr	r5, [r3, #0]
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 8004dd0:	6984      	ldr	r4, [r0, #24]
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8004dd2:	6800      	ldr	r0, [r0, #0]
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 8004dd4:	68db      	ldr	r3, [r3, #12]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004dd6:	ea48 2802 	orr.w	r8, r8, r2, lsl #8
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004dda:	ea48 0205 	orr.w	r2, r8, r5
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8004dde:	2810      	cmp	r0, #16
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004de0:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8004de4:	ea49 2947 	orr.w	r9, r9, r7, lsl #9
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8004de8:	bf0c      	ite	eq
 8004dea:	4b07      	ldreq	r3, [pc, #28]	; (8004e08 <FSMC_NANDInit+0x74>)
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8004dec:	4b07      	ldrne	r3, [pc, #28]	; (8004e0c <FSMC_NANDInit+0x78>)
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004dee:	ea4a 0a06 	orr.w	sl, sl, r6
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8004df2:	ea49 3444 	orr.w	r4, r9, r4, lsl #13
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004df6:	ea4a 6101 	orr.w	r1, sl, r1, lsl #24
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8004dfa:	601c      	str	r4, [r3, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 8004dfc:	6099      	str	r1, [r3, #8]
    FSMC_Bank3->PATT3 = tmppatt;
  }
}
 8004dfe:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
    FSMC_Bank3->PMEM3 = tmppmem;
    FSMC_Bank3->PATT3 = tmppatt;
 8004e02:	60da      	str	r2, [r3, #12]
  }
}
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	a0000060 	.word	0xa0000060
 8004e0c:	a0000080 	.word	0xa0000080

08004e10 <FSMC_PCCARDInit>:
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8004e10:	e890 000c 	ldmia.w	r0, {r2, r3}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 8004e14:	f042 0110 	orr.w	r1, r2, #16
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 8004e18:	6882      	ldr	r2, [r0, #8]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8004e1a:	ea41 2143 	orr.w	r1, r1, r3, lsl #9
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8004e1e:	4b15      	ldr	r3, [pc, #84]	; (8004e74 <FSMC_PCCARDInit+0x64>)
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8004e20:	ea41 3142 	orr.w	r1, r1, r2, lsl #13
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004e24:	68c2      	ldr	r2, [r0, #12]
  *   structure that contains the configuration information for 
  *   the FSMC PCCARD Bank.                       
  * @retval : None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8004e26:	b470      	push	{r4, r5, r6}
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8004e28:	6019      	str	r1, [r3, #0]
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e2a:	6894      	ldr	r4, [r2, #8]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004e2c:	6851      	ldr	r1, [r2, #4]
 8004e2e:	6815      	ldr	r5, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e30:	0424      	lsls	r4, r4, #16
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8004e32:	68d2      	ldr	r2, [r2, #12]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004e34:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004e38:	4329      	orrs	r1, r5
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e3a:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004e3e:	6902      	ldr	r2, [r0, #16]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8004e40:	6099      	str	r1, [r3, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e42:	6894      	ldr	r4, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004e44:	6851      	ldr	r1, [r2, #4]
 8004e46:	6816      	ldr	r6, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e48:	0424      	lsls	r4, r4, #16
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 8004e4a:	68d5      	ldr	r5, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004e4c:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004e50:	4331      	orrs	r1, r6
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8004e52:	6942      	ldr	r2, [r0, #20]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e54:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8004e58:	60d9      	str	r1, [r3, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e5a:	6890      	ldr	r0, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004e5c:	6851      	ldr	r1, [r2, #4]
 8004e5e:	6814      	ldr	r4, [r2, #0]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e60:	0400      	lsls	r0, r0, #16
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
 8004e62:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8004e64:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8004e68:	4321      	orrs	r1, r4
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8004e6a:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8004e6e:	6119      	str	r1, [r3, #16]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
}
 8004e70:	bc70      	pop	{r4, r5, r6}
 8004e72:	4770      	bx	lr
 8004e74:	a00000a0 	.word	0xa00000a0

08004e78 <FSMC_NORSRAMStructInit>:
  * @param FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 8004e78:	b4f0      	push	{r4, r5, r6, r7}
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004e7a:	6b41      	ldr	r1, [r0, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004e7c:	6b04      	ldr	r4, [r0, #48]	; 0x30
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8004e7e:	2300      	movs	r3, #0
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004e80:	220f      	movs	r2, #15
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8004e82:	25ff      	movs	r5, #255	; 0xff
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8004e84:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8004e88:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8004e8c:	f04f 0c02 	mov.w	ip, #2
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8004e90:	6207      	str	r7, [r0, #32]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8004e92:	6246      	str	r6, [r0, #36]	; 0x24
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8004e94:	f8c0 c004 	str.w	ip, [r0, #4]
  * @retval : None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8004e98:	6003      	str	r3, [r0, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 8004e9a:	6083      	str	r3, [r0, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8004e9c:	60c3      	str	r3, [r0, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8004e9e:	6103      	str	r3, [r0, #16]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8004ea0:	6143      	str	r3, [r0, #20]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8004ea2:	6183      	str	r3, [r0, #24]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8004ea4:	61c3      	str	r3, [r0, #28]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 8004ea6:	6283      	str	r3, [r0, #40]	; 0x28
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8004ea8:	62c3      	str	r3, [r0, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 8004eaa:	61a3      	str	r3, [r4, #24]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004eac:	6022      	str	r2, [r4, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8004eae:	6062      	str	r2, [r4, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8004eb0:	60e2      	str	r2, [r4, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 8004eb2:	6122      	str	r2, [r4, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 8004eb4:	6162      	str	r2, [r4, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8004eb6:	60a5      	str	r5, [r4, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8004eb8:	608d      	str	r5, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004eba:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8004ebc:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8004ebe:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 8004ec0:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 8004ec2:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 8004ec4:	618b      	str	r3, [r1, #24]
}
 8004ec6:	bcf0      	pop	{r4, r5, r6, r7}
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop

08004ecc <FSMC_NANDStructInit>:
  * @param FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
 8004ecc:	b430      	push	{r4, r5}
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004ece:	6a01      	ldr	r1, [r0, #32]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004ed0:	69c4      	ldr	r4, [r0, #28]
 8004ed2:	23fc      	movs	r3, #252	; 0xfc
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004ed4:	2200      	movs	r2, #0
  * @retval : None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 8004ed6:	2510      	movs	r5, #16
 8004ed8:	6005      	str	r5, [r0, #0]
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004eda:	6042      	str	r2, [r0, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8004edc:	6082      	str	r2, [r0, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 8004ede:	60c2      	str	r2, [r0, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8004ee0:	6102      	str	r2, [r0, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8004ee2:	6142      	str	r2, [r0, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8004ee4:	6182      	str	r2, [r0, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004ee6:	6023      	str	r3, [r4, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004ee8:	6063      	str	r3, [r4, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004eea:	60a3      	str	r3, [r4, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8004eec:	60e3      	str	r3, [r4, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004eee:	600b      	str	r3, [r1, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004ef0:	604b      	str	r3, [r1, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004ef2:	608b      	str	r3, [r1, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 8004ef4:	60cb      	str	r3, [r1, #12]
}
 8004ef6:	bc30      	pop	{r4, r5}
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop

08004efc <FSMC_PCCARDStructInit>:
  * @param FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
  *   structure which will be initialized.
  * @retval : None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8004efc:	b430      	push	{r4, r5}
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004efe:	6901      	ldr	r1, [r0, #16]
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004f00:	68c4      	ldr	r4, [r0, #12]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004f02:	6942      	ldr	r2, [r0, #20]
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004f04:	23fc      	movs	r3, #252	; 0xfc
  * @retval : None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8004f06:	2500      	movs	r5, #0
 8004f08:	6005      	str	r5, [r0, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8004f0a:	6045      	str	r5, [r0, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8004f0c:	6085      	str	r5, [r0, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004f0e:	6023      	str	r3, [r4, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004f10:	6063      	str	r3, [r4, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004f12:	60a3      	str	r3, [r4, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8004f14:	60e3      	str	r3, [r4, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004f16:	600b      	str	r3, [r1, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004f18:	604b      	str	r3, [r1, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004f1a:	608b      	str	r3, [r1, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 8004f1c:	60cb      	str	r3, [r1, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
}
 8004f1e:	bc30      	pop	{r4, r5}
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004f20:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004f22:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004f24:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8004f26:	60d3      	str	r3, [r2, #12]
}
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop

08004f2c <FSMC_NORSRAMCmd>:
  * @param NewState: new state of the FSMC_Bank.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8004f2c:	0080      	lsls	r0, r0, #2
 8004f2e:	f100 4020 	add.w	r0, r0, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004f32:	b921      	cbnz	r1, 8004f3e <FSMC_NORSRAMCmd+0x12>
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 8004f34:	6802      	ldr	r2, [r0, #0]
 8004f36:	4b04      	ldr	r3, [pc, #16]	; (8004f48 <FSMC_NORSRAMCmd+0x1c>)
 8004f38:	4013      	ands	r3, r2
 8004f3a:	6003      	str	r3, [r0, #0]
 8004f3c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 8004f3e:	6803      	ldr	r3, [r0, #0]
 8004f40:	f043 0301 	orr.w	r3, r3, #1
 8004f44:	6003      	str	r3, [r0, #0]
 8004f46:	4770      	bx	lr
 8004f48:	000ffffe 	.word	0x000ffffe

08004f4c <FSMC_NANDCmd>:
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004f4c:	b141      	cbz	r1, 8004f60 <FSMC_NANDCmd+0x14>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004f4e:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 8004f50:	bf0c      	ite	eq
 8004f52:	4b08      	ldreq	r3, [pc, #32]	; (8004f74 <FSMC_NANDCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 8004f54:	4b08      	ldrne	r3, [pc, #32]	; (8004f78 <FSMC_NANDCmd+0x2c>)
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	f042 0204 	orr.w	r2, r2, #4
 8004f5c:	601a      	str	r2, [r3, #0]
 8004f5e:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004f60:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 8004f62:	bf0c      	ite	eq
 8004f64:	4a03      	ldreq	r2, [pc, #12]	; (8004f74 <FSMC_NANDCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 8004f66:	4a04      	ldrne	r2, [pc, #16]	; (8004f78 <FSMC_NANDCmd+0x2c>)
 8004f68:	4b04      	ldr	r3, [pc, #16]	; (8004f7c <FSMC_NANDCmd+0x30>)
 8004f6a:	6811      	ldr	r1, [r2, #0]
 8004f6c:	400b      	ands	r3, r1
 8004f6e:	6013      	str	r3, [r2, #0]
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	a0000060 	.word	0xa0000060
 8004f78:	a0000080 	.word	0xa0000080
 8004f7c:	000ffffb 	.word	0x000ffffb

08004f80 <FSMC_PCCARDCmd>:
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004f80:	b928      	cbnz	r0, 8004f8e <FSMC_PCCARDCmd+0xe>
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 8004f82:	4a06      	ldr	r2, [pc, #24]	; (8004f9c <FSMC_PCCARDCmd+0x1c>)
 8004f84:	4b06      	ldr	r3, [pc, #24]	; (8004fa0 <FSMC_PCCARDCmd+0x20>)
 8004f86:	6811      	ldr	r1, [r2, #0]
 8004f88:	400b      	ands	r3, r1
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 8004f8e:	4b03      	ldr	r3, [pc, #12]	; (8004f9c <FSMC_PCCARDCmd+0x1c>)
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	f042 0204 	orr.w	r2, r2, #4
 8004f96:	601a      	str	r2, [r3, #0]
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	a00000a0 	.word	0xa00000a0
 8004fa0:	000ffffb 	.word	0x000ffffb

08004fa4 <FSMC_NANDECCCmd>:
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004fa4:	b141      	cbz	r1, 8004fb8 <FSMC_NANDECCCmd+0x14>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004fa6:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 8004fa8:	bf0c      	ite	eq
 8004faa:	4b08      	ldreq	r3, [pc, #32]	; (8004fcc <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 8004fac:	4b08      	ldrne	r3, [pc, #32]	; (8004fd0 <FSMC_NANDECCCmd+0x2c>)
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fb4:	601a      	str	r2, [r3, #0]
 8004fb6:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004fb8:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 8004fba:	bf0c      	ite	eq
 8004fbc:	4a03      	ldreq	r2, [pc, #12]	; (8004fcc <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 8004fbe:	4a04      	ldrne	r2, [pc, #16]	; (8004fd0 <FSMC_NANDECCCmd+0x2c>)
 8004fc0:	4b04      	ldr	r3, [pc, #16]	; (8004fd4 <FSMC_NANDECCCmd+0x30>)
 8004fc2:	6811      	ldr	r1, [r2, #0]
 8004fc4:	400b      	ands	r3, r1
 8004fc6:	6013      	str	r3, [r2, #0]
 8004fc8:	4770      	bx	lr
 8004fca:	bf00      	nop
 8004fcc:	a0000060 	.word	0xa0000060
 8004fd0:	a0000080 	.word	0xa0000080
 8004fd4:	000fffbf 	.word	0x000fffbf

08004fd8 <FSMC_GetECC>:
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004fd8:	2810      	cmp	r0, #16
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 8004fda:	bf0c      	ite	eq
 8004fdc:	4b01      	ldreq	r3, [pc, #4]	; (8004fe4 <FSMC_GetECC+0xc>)
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 8004fde:	4b02      	ldrne	r3, [pc, #8]	; (8004fe8 <FSMC_GetECC+0x10>)
 8004fe0:	6958      	ldr	r0, [r3, #20]
  }
  /* Return the error correction code value */
  return(eccval);
}
 8004fe2:	4770      	bx	lr
 8004fe4:	a0000060 	.word	0xa0000060
 8004fe8:	a0000080 	.word	0xa0000080

08004fec <FSMC_ITConfig>:
{
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004fec:	b152      	cbz	r2, 8005004 <FSMC_ITConfig+0x18>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004fee:	2810      	cmp	r0, #16
 8004ff0:	d01a      	beq.n	8005028 <FSMC_ITConfig+0x3c>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8004ff2:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 8004ff6:	bf0c      	ite	eq
 8004ff8:	4b0e      	ldreq	r3, [pc, #56]	; (8005034 <FSMC_ITConfig+0x48>)
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 8004ffa:	4b0f      	ldrne	r3, [pc, #60]	; (8005038 <FSMC_ITConfig+0x4c>)
 8004ffc:	685a      	ldr	r2, [r3, #4]
 8004ffe:	4311      	orrs	r1, r2
 8005000:	6059      	str	r1, [r3, #4]
 8005002:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8005004:	2810      	cmp	r0, #16
 8005006:	d009      	beq.n	800501c <FSMC_ITConfig+0x30>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8005008:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 800500c:	bf0c      	ite	eq
 800500e:	4b09      	ldreq	r3, [pc, #36]	; (8005034 <FSMC_ITConfig+0x48>)
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 8005010:	4b09      	ldrne	r3, [pc, #36]	; (8005038 <FSMC_ITConfig+0x4c>)
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	ea22 0101 	bic.w	r1, r2, r1
 8005018:	6059      	str	r1, [r3, #4]
 800501a:	4770      	bx	lr
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 800501c:	4b07      	ldr	r3, [pc, #28]	; (800503c <FSMC_ITConfig+0x50>)
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	ea22 0101 	bic.w	r1, r2, r1
 8005024:	6059      	str	r1, [r3, #4]
 8005026:	4770      	bx	lr
  if (NewState != DISABLE)
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 8005028:	4b04      	ldr	r3, [pc, #16]	; (800503c <FSMC_ITConfig+0x50>)
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	4311      	orrs	r1, r2
 800502e:	6059      	str	r1, [r3, #4]
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	a0000080 	.word	0xa0000080
 8005038:	a00000a0 	.word	0xa00000a0
 800503c:	a0000060 	.word	0xa0000060

08005040 <FSMC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8005040:	2810      	cmp	r0, #16
 8005042:	d00a      	beq.n	800505a <FSMC_GetFlagStatus+0x1a>
  {
    tmpsr = FSMC_Bank2->SR2;
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8005044:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8005048:	bf0c      	ite	eq
 800504a:	4b05      	ldreq	r3, [pc, #20]	; (8005060 <FSMC_GetFlagStatus+0x20>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 800504c:	4b05      	ldrne	r3, [pc, #20]	; (8005064 <FSMC_GetFlagStatus+0x24>)
 800504e:	685b      	ldr	r3, [r3, #4]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 8005050:	420b      	tst	r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005052:	bf0c      	ite	eq
 8005054:	2000      	moveq	r0, #0
 8005056:	2001      	movne	r0, #1
 8005058:	4770      	bx	lr
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    tmpsr = FSMC_Bank2->SR2;
 800505a:	4b03      	ldr	r3, [pc, #12]	; (8005068 <FSMC_GetFlagStatus+0x28>)
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	e7f7      	b.n	8005050 <FSMC_GetFlagStatus+0x10>
 8005060:	a0000080 	.word	0xa0000080
 8005064:	a00000a0 	.word	0xa00000a0
 8005068:	a0000060 	.word	0xa0000060

0800506c <FSMC_ClearFlag>:
{
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800506c:	2810      	cmp	r0, #16
 800506e:	d009      	beq.n	8005084 <FSMC_ClearFlag+0x18>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8005070:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 8005074:	bf0c      	ite	eq
 8005076:	4b06      	ldreq	r3, [pc, #24]	; (8005090 <FSMC_ClearFlag+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 8005078:	4b06      	ldrne	r3, [pc, #24]	; (8005094 <FSMC_ClearFlag+0x28>)
 800507a:	685a      	ldr	r2, [r3, #4]
 800507c:	ea22 0101 	bic.w	r1, r2, r1
 8005080:	6059      	str	r1, [r3, #4]
 8005082:	4770      	bx	lr
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 8005084:	4b04      	ldr	r3, [pc, #16]	; (8005098 <FSMC_ClearFlag+0x2c>)
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	ea22 0101 	bic.w	r1, r2, r1
 800508c:	6059      	str	r1, [r3, #4]
 800508e:	4770      	bx	lr
 8005090:	a0000080 	.word	0xa0000080
 8005094:	a00000a0 	.word	0xa00000a0
 8005098:	a0000060 	.word	0xa0000060

0800509c <FSMC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800509c:	2810      	cmp	r0, #16
 800509e:	d00e      	beq.n	80050be <FSMC_GetITStatus+0x22>
  {
    tmpsr = FSMC_Bank2->SR2;
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80050a0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 80050a4:	bf0c      	ite	eq
 80050a6:	4b07      	ldreq	r3, [pc, #28]	; (80050c4 <FSMC_GetITStatus+0x28>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 80050a8:	4b07      	ldrne	r3, [pc, #28]	; (80050c8 <FSMC_GetITStatus+0x2c>)
 80050aa:	685b      	ldr	r3, [r3, #4]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 80050ac:	ea13 0001 	ands.w	r0, r3, r1
 80050b0:	d004      	beq.n	80050bc <FSMC_GetITStatus+0x20>
 80050b2:	ea13 01d1 	ands.w	r1, r3, r1, lsr #3
  {
    bitstatus = SET;
 80050b6:	bf0c      	ite	eq
 80050b8:	2000      	moveq	r0, #0
 80050ba:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus; 
}
 80050bc:	4770      	bx	lr
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    tmpsr = FSMC_Bank2->SR2;
 80050be:	4b03      	ldr	r3, [pc, #12]	; (80050cc <FSMC_GetITStatus+0x30>)
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	e7f3      	b.n	80050ac <FSMC_GetITStatus+0x10>
 80050c4:	a0000080 	.word	0xa0000080
 80050c8:	a00000a0 	.word	0xa00000a0
 80050cc:	a0000060 	.word	0xa0000060

080050d0 <FSMC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80050d0:	2810      	cmp	r0, #16
 80050d2:	d009      	beq.n	80050e8 <FSMC_ClearITPendingBit+0x18>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80050d4:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 80050d8:	bf0c      	ite	eq
 80050da:	4b06      	ldreq	r3, [pc, #24]	; (80050f4 <FSMC_ClearITPendingBit+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 80050dc:	4b06      	ldrne	r3, [pc, #24]	; (80050f8 <FSMC_ClearITPendingBit+0x28>)
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 80050e4:	6059      	str	r1, [r3, #4]
 80050e6:	4770      	bx	lr
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 80050e8:	4b04      	ldr	r3, [pc, #16]	; (80050fc <FSMC_ClearITPendingBit+0x2c>)
 80050ea:	685a      	ldr	r2, [r3, #4]
 80050ec:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 80050f0:	6059      	str	r1, [r3, #4]
 80050f2:	4770      	bx	lr
 80050f4:	a0000080 	.word	0xa0000080
 80050f8:	a00000a0 	.word	0xa00000a0
 80050fc:	a0000060 	.word	0xa0000060

08005100 <GPIO_DeInit>:
  *   reset values.
  * @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval : None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8005100:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(uint32_t*)&GPIOx)
 8005102:	4b32      	ldr	r3, [pc, #200]	; (80051cc <GPIO_DeInit+0xcc>)
 8005104:	4298      	cmp	r0, r3
 8005106:	d056      	beq.n	80051b6 <GPIO_DeInit+0xb6>
 8005108:	d90b      	bls.n	8005122 <GPIO_DeInit+0x22>
 800510a:	4b31      	ldr	r3, [pc, #196]	; (80051d0 <GPIO_DeInit+0xd0>)
 800510c:	4298      	cmp	r0, r3
 800510e:	d034      	beq.n	800517a <GPIO_DeInit+0x7a>
 8005110:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005114:	4298      	cmp	r0, r3
 8005116:	d01a      	beq.n	800514e <GPIO_DeInit+0x4e>
 8005118:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800511c:	4298      	cmp	r0, r3
 800511e:	d036      	beq.n	800518e <GPIO_DeInit+0x8e>
 8005120:	bd08      	pop	{r3, pc}
 8005122:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005126:	4298      	cmp	r0, r3
 8005128:	d03b      	beq.n	80051a2 <GPIO_DeInit+0xa2>
 800512a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800512e:	4298      	cmp	r0, r3
 8005130:	d019      	beq.n	8005166 <GPIO_DeInit+0x66>
 8005132:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005136:	4298      	cmp	r0, r3
 8005138:	d1f2      	bne.n	8005120 <GPIO_DeInit+0x20>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800513a:	2004      	movs	r0, #4
 800513c:	2101      	movs	r1, #1
 800513e:	f000 fd31 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8005142:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  switch (*(uint32_t*)&GPIOx)
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8005146:	2004      	movs	r0, #4
 8005148:	2100      	movs	r1, #0
 800514a:	f000 bd2b 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;
    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 800514e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005152:	2101      	movs	r1, #1
 8005154:	f000 fd26 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8005158:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;
    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 800515c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005160:	2100      	movs	r1, #0
 8005162:	f000 bd1f 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
      break;
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8005166:	2010      	movs	r0, #16
 8005168:	2101      	movs	r1, #1
 800516a:	f000 fd1b 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 800516e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
      break;
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8005172:	2010      	movs	r0, #16
 8005174:	2100      	movs	r1, #0
 8005176:	f000 bd15 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 800517a:	2080      	movs	r0, #128	; 0x80
 800517c:	2101      	movs	r1, #1
 800517e:	f000 fd11 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8005182:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 
    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8005186:	2080      	movs	r0, #128	; 0x80
 8005188:	2100      	movs	r1, #0
 800518a:	f000 bd0b 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 800518e:	2040      	movs	r0, #64	; 0x40
 8005190:	2101      	movs	r1, #1
 8005192:	f000 fd07 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 8005196:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 800519a:	2040      	movs	r0, #64	; 0x40
 800519c:	2100      	movs	r1, #0
 800519e:	f000 bd01 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80051a2:	2008      	movs	r0, #8
 80051a4:	2101      	movs	r1, #1
 80051a6:	f000 fcfd 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80051aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;
    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80051ae:	2008      	movs	r0, #8
 80051b0:	2100      	movs	r1, #0
 80051b2:	f000 bcf7 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
      break;
    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80051b6:	2020      	movs	r0, #32
 80051b8:	2101      	movs	r1, #1
 80051ba:	f000 fcf3 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
      break;
    default:
      break;
  }
}
 80051be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
      break;
    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80051c2:	2020      	movs	r0, #32
 80051c4:	2100      	movs	r1, #0
 80051c6:	f000 bced 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
 80051ca:	bf00      	nop
 80051cc:	40011400 	.word	0x40011400
 80051d0:	40011c00 	.word	0x40011c00

080051d4 <GPIO_AFIODeInit>:
  *   values.
  * @param  None
  * @retval : None
  */
void GPIO_AFIODeInit(void)
{
 80051d4:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 80051d6:	2001      	movs	r0, #1
 80051d8:	4601      	mov	r1, r0
 80051da:	f000 fce3 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 80051de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 80051e2:	2001      	movs	r0, #1
 80051e4:	2100      	movs	r1, #0
 80051e6:	f000 bcdd 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
 80051ea:	bf00      	nop

080051ec <GPIO_Init>:
  *   contains the configuration information for the specified GPIO
  *   peripheral.
  * @retval : None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80051ec:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80051f0:	78cd      	ldrb	r5, [r1, #3]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80051f2:	06eb      	lsls	r3, r5, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80051f4:	bf48      	it	mi
 80051f6:	788b      	ldrbmi	r3, [r1, #2]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80051f8:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80051fa:	f005 070f 	and.w	r7, r5, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80051fe:	bf48      	it	mi
 8005200:	431f      	orrmi	r7, r3
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8005202:	f011 0fff 	tst.w	r1, #255	; 0xff
 8005206:	d023      	beq.n	8005250 <GPIO_Init+0x64>
  {
    tmpreg = GPIOx->CRL;
 8005208:	f8d0 c000 	ldr.w	ip, [r0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800520c:	2300      	movs	r3, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 800520e:	2601      	movs	r6, #1
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8005210:	f04f 080f 	mov.w	r8, #15
 8005214:	e002      	b.n	800521c <GPIO_Init+0x30>
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005216:	3301      	adds	r3, #1
 8005218:	2b08      	cmp	r3, #8
 800521a:	d017      	beq.n	800524c <GPIO_Init+0x60>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800521c:	fa06 f203 	lsl.w	r2, r6, r3
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005220:	ea02 0401 	and.w	r4, r2, r1
      if (currentpin == pos)
 8005224:	4294      	cmp	r4, r2
 8005226:	d1f6      	bne.n	8005216 <GPIO_Init+0x2a>
      {
        pos = pinpos << 2;
 8005228:	009a      	lsls	r2, r3, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800522a:	fa08 f902 	lsl.w	r9, r8, r2
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800522e:	fa07 f202 	lsl.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005232:	ea2c 0c09 	bic.w	ip, ip, r9
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005236:	2d28      	cmp	r5, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005238:	ea4c 0c02 	orr.w	ip, ip, r2
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800523c:	d035      	beq.n	80052aa <GPIO_Init+0xbe>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800523e:	2d48      	cmp	r5, #72	; 0x48
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005240:	f103 0301 	add.w	r3, r3, #1
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8005244:	bf08      	it	eq
 8005246:	6104      	streq	r4, [r0, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005248:	2b08      	cmp	r3, #8
 800524a:	d1e7      	bne.n	800521c <GPIO_Init+0x30>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800524c:	f8c0 c000 	str.w	ip, [r0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8005250:	29ff      	cmp	r1, #255	; 0xff
 8005252:	d925      	bls.n	80052a0 <GPIO_Init+0xb4>
  {
    tmpreg = GPIOx->CRH;
 8005254:	f8d0 c004 	ldr.w	ip, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005258:	2300      	movs	r3, #0
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 800525a:	2601      	movs	r6, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800525c:	f04f 080f 	mov.w	r8, #15
 8005260:	e002      	b.n	8005268 <GPIO_Init+0x7c>
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005262:	3301      	adds	r3, #1
 8005264:	2b08      	cmp	r3, #8
 8005266:	d019      	beq.n	800529c <GPIO_Init+0xb0>
 8005268:	f103 0208 	add.w	r2, r3, #8
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 800526c:	fa06 f202 	lsl.w	r2, r6, r2
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8005270:	ea02 0401 	and.w	r4, r2, r1
      if (currentpin == pos)
 8005274:	4294      	cmp	r4, r2
 8005276:	d1f4      	bne.n	8005262 <GPIO_Init+0x76>
      {
        pos = pinpos << 2;
 8005278:	009a      	lsls	r2, r3, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800527a:	fa08 f902 	lsl.w	r9, r8, r2
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800527e:	fa07 f202 	lsl.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8005282:	ea2c 0c09 	bic.w	ip, ip, r9
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005286:	2d28      	cmp	r5, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005288:	ea4c 0c02 	orr.w	ip, ip, r2
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800528c:	d00b      	beq.n	80052a6 <GPIO_Init+0xba>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800528e:	2d48      	cmp	r5, #72	; 0x48
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005290:	f103 0301 	add.w	r3, r3, #1
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8005294:	bf08      	it	eq
 8005296:	6104      	streq	r4, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005298:	2b08      	cmp	r3, #8
 800529a:	d1e5      	bne.n	8005268 <GPIO_Init+0x7c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 800529c:	f8c0 c004 	str.w	ip, [r0, #4]
  }
}
 80052a0:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80052a4:	4770      	bx	lr
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80052a6:	6144      	str	r4, [r0, #20]
 80052a8:	e7db      	b.n	8005262 <GPIO_Init+0x76>
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80052aa:	6144      	str	r4, [r0, #20]
 80052ac:	e7b3      	b.n	8005216 <GPIO_Init+0x2a>
 80052ae:	bf00      	nop

080052b0 <GPIO_StructInit>:
  * @retval : None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80052b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80052b4:	2202      	movs	r2, #2
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80052b6:	2304      	movs	r3, #4
  * @retval : None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80052b8:	8001      	strh	r1, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80052ba:	7082      	strb	r2, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80052bc:	70c3      	strb	r3, [r0, #3]
 80052be:	4770      	bx	lr

080052c0 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80052c0:	6883      	ldr	r3, [r0, #8]
 80052c2:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 80052c4:	bf0c      	ite	eq
 80052c6:	2000      	moveq	r0, #0
 80052c8:	2001      	movne	r0, #1
 80052ca:	4770      	bx	lr

080052cc <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 80052cc:	6880      	ldr	r0, [r0, #8]
}
 80052ce:	b280      	uxth	r0, r0
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop

080052d4 <GPIO_ReadOutputDataBit>:
  uint8_t bitstatus = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80052d4:	68c3      	ldr	r3, [r0, #12]
 80052d6:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 80052d8:	bf0c      	ite	eq
 80052da:	2000      	moveq	r0, #0
 80052dc:	2001      	movne	r0, #1
 80052de:	4770      	bx	lr

080052e0 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 80052e0:	68c0      	ldr	r0, [r0, #12]
}
 80052e2:	b280      	uxth	r0, r0
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop

080052e8 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80052e8:	6101      	str	r1, [r0, #16]
 80052ea:	4770      	bx	lr

080052ec <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80052ec:	6141      	str	r1, [r0, #20]
 80052ee:	4770      	bx	lr

080052f0 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 80052f0:	b90a      	cbnz	r2, 80052f6 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 80052f2:	6141      	str	r1, [r0, #20]
 80052f4:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRR = GPIO_Pin;
 80052f6:	6101      	str	r1, [r0, #16]
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop

080052fc <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 80052fc:	60c1      	str	r1, [r0, #12]
 80052fe:	4770      	bx	lr

08005300 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8005300:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8005304:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8005306:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8005308:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800530a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800530c:	6983      	ldr	r3, [r0, #24]
 800530e:	4770      	bx	lr

08005310 <GPIO_EventOutputConfig>:
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8005310:	4b06      	ldr	r3, [pc, #24]	; (800532c <GPIO_EventOutputConfig+0x1c>)
  * @param GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval : None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8005312:	b410      	push	{r4}
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8005314:	681c      	ldr	r4, [r3, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8005316:	f64f 7280 	movw	r2, #65408	; 0xff80
 800531a:	4022      	ands	r2, r4
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 800531c:	4311      	orrs	r1, r2
  tmpreg |= GPIO_PinSource;
 800531e:	ea41 1000 	orr.w	r0, r1, r0, lsl #4
  AFIO->EVCR = tmpreg;
 8005322:	6018      	str	r0, [r3, #0]
}
 8005324:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	40010000 	.word	0x40010000

08005330 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 8005330:	4b01      	ldr	r3, [pc, #4]	; (8005338 <GPIO_EventOutputCmd+0x8>)
 8005332:	6018      	str	r0, [r3, #0]
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	4220001c 	.word	0x4220001c

0800533c <GPIO_PinRemapConfig>:
  * @param NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 800533c:	b430      	push	{r4, r5}
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800533e:	4a16      	ldr	r2, [pc, #88]	; (8005398 <GPIO_PinRemapConfig+0x5c>)
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8005340:	f400 1440 	and.w	r4, r0, #3145728	; 0x300000
 8005344:	f5b4 1f40 	cmp.w	r4, #3145728	; 0x300000
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8005348:	b285      	uxth	r5, r0
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800534a:	6853      	ldr	r3, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800534c:	d01c      	beq.n	8005388 <GPIO_PinRemapConfig+0x4c>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 800534e:	02c2      	lsls	r2, r0, #11
 8005350:	d511      	bpl.n	8005376 <GPIO_PinRemapConfig+0x3a>
  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8005352:	f3c0 4203 	ubfx	r2, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8005356:	2403      	movs	r4, #3
 8005358:	fa04 f202 	lsl.w	r2, r4, r2
    tmpreg &= ~tmp1;
 800535c:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8005360:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  if (NewState != DISABLE)
 8005364:	b119      	cbz	r1, 800536e <GPIO_PinRemapConfig+0x32>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005366:	0d40      	lsrs	r0, r0, #21
 8005368:	0100      	lsls	r0, r0, #4
 800536a:	4085      	lsls	r5, r0
 800536c:	432b      	orrs	r3, r5
  }
  AFIO->MAPR = tmpreg;
 800536e:	4a0a      	ldr	r2, [pc, #40]	; (8005398 <GPIO_PinRemapConfig+0x5c>)
}
 8005370:	bc30      	pop	{r4, r5}
  }
  if (NewState != DISABLE)
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
  }
  AFIO->MAPR = tmpreg;
 8005372:	6053      	str	r3, [r2, #4]
}
 8005374:	4770      	bx	lr
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005376:	0d42      	lsrs	r2, r0, #21
 8005378:	0112      	lsls	r2, r2, #4
 800537a:	fa05 f202 	lsl.w	r2, r5, r2
 800537e:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8005382:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8005386:	e7ed      	b.n	8005364 <GPIO_PinRemapConfig+0x28>
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8005388:	6854      	ldr	r4, [r2, #4]
  tmpreg = AFIO->MAPR;
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 800538a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 800538e:	f024 6470 	bic.w	r4, r4, #251658240	; 0xf000000
 8005392:	6054      	str	r4, [r2, #4]
 8005394:	e7e6      	b.n	8005364 <GPIO_PinRemapConfig+0x28>
 8005396:	bf00      	nop
 8005398:	40010000 	.word	0x40010000

0800539c <GPIO_EXTILineConfig>:
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 800539c:	f001 0303 	and.w	r3, r1, #3
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	220f      	movs	r2, #15
 80053a4:	409a      	lsls	r2, r3
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 80053a6:	fa00 f303 	lsl.w	r3, r0, r3
 80053aa:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 80053ae:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80053b2:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80053b6:	6888      	ldr	r0, [r1, #8]
 80053b8:	ea20 0202 	bic.w	r2, r0, r2
 80053bc:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 80053be:	688a      	ldr	r2, [r1, #8]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	608b      	str	r3, [r1, #8]
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop

080053c8 <I2C_DeInit>:
  *   reset values.
  * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval : None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 80053c8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  switch (*(uint32_t*)&I2Cx)
 80053ca:	4b10      	ldr	r3, [pc, #64]	; (800540c <I2C_DeInit+0x44>)
 80053cc:	4298      	cmp	r0, r3
 80053ce:	d010      	beq.n	80053f2 <I2C_DeInit+0x2a>
 80053d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053d4:	4298      	cmp	r0, r3
 80053d6:	d10b      	bne.n	80053f0 <I2C_DeInit+0x28>
      /* Release I2C1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
      break;
    case I2C2_BASE:
      /* Enable I2C2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80053d8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80053dc:	2101      	movs	r1, #1
 80053de:	f000 fbed 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
      break;
    default:
      break;
  }
}
 80053e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case I2C2_BASE:
      /* Enable I2C2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
      /* Release I2C2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 80053e6:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80053ea:	2100      	movs	r1, #0
 80053ec:	f000 bbe6 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
 80053f0:	bd08      	pop	{r3, pc}
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  switch (*(uint32_t*)&I2Cx)
  {
    case I2C1_BASE:
      /* Enable I2C1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80053f2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80053f6:	2101      	movs	r1, #1
 80053f8:	f000 fbe0 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
      break;
    default:
      break;
  }
}
 80053fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case I2C1_BASE:
      /* Enable I2C1 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
      /* Release I2C1 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8005400:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005404:	2100      	movs	r1, #0
 8005406:	f000 bbd9 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
 800540a:	bf00      	nop
 800540c:	40005400 	.word	0x40005400

08005410 <I2C_Init>:
  *   contains the configuration information for the specified
  *   I2C peripheral.
  * @retval : None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8005410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005412:	b087      	sub	sp, #28
 8005414:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8005416:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8005418:	a801      	add	r0, sp, #4
  *   contains the configuration information for the specified
  *   I2C peripheral.
  * @retval : None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 800541a:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 800541c:	f000 fb4e 	bl	8005abc <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8005420:	9903      	ldr	r1, [sp, #12]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8005422:	482f      	ldr	r0, [pc, #188]	; (80054e0 <I2C_Init+0xd0>)
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8005424:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8005428:	fba0 3001 	umull	r3, r0, r0, r1
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 800542c:	0436      	lsls	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 800542e:	0c80      	lsrs	r0, r0, #18
  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8005430:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8005432:	b287      	uxth	r7, r0
  tmpreg |= freqrange;
 8005434:	433e      	orrs	r6, r7
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8005436:	80a6      	strh	r6, [r4, #4]
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005438:	8823      	ldrh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 800543a:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 800543c:	f023 0301 	bic.w	r3, r3, #1
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005440:	4e28      	ldr	r6, [pc, #160]	; (80054e4 <I2C_Init+0xd4>)
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005442:	041b      	lsls	r3, r3, #16
 8005444:	0c1b      	lsrs	r3, r3, #16
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8005446:	42b2      	cmp	r2, r6
  tmpreg |= freqrange;
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8005448:	8023      	strh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 800544a:	d823      	bhi.n	8005494 <I2C_Init+0x84>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 800544c:	0053      	lsls	r3, r2, #1
 800544e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005452:	b29b      	uxth	r3, r3
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8005454:	2b03      	cmp	r3, #3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8005456:	f107 0701 	add.w	r7, r7, #1
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
    {
      /* Set minimum allowed value */
      result = 0x04;  
 800545a:	bf98      	it	ls
 800545c:	2304      	movls	r3, #4
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 800545e:	8427      	strh	r7, [r4, #32]
    tmpreg |= result | CCR_FS_Set;
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
  }
  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8005460:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8005462:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005464:	88ee      	ldrh	r6, [r5, #6]
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
  }
  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8005466:	b29b      	uxth	r3, r3
 8005468:	f043 0301 	orr.w	r3, r3, #1
 800546c:	8023      	strh	r3, [r4, #0]
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 800546e:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005470:	8828      	ldrh	r0, [r5, #0]
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005472:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8005476:	f023 0302 	bic.w	r3, r3, #2
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 800547a:	88a9      	ldrh	r1, [r5, #4]
 800547c:	892a      	ldrh	r2, [r5, #8]
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 800547e:	041b      	lsls	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005480:	4330      	orrs	r0, r6
  I2Cx->CR1 |= CR1_PE_Set;
/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005482:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005484:	4303      	orrs	r3, r0
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8005486:	430a      	orrs	r2, r1
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8005488:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 800548a:	b292      	uxth	r2, r2
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 800548c:	8023      	strh	r3, [r4, #0]
/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 800548e:	8122      	strh	r2, [r4, #8]
}
 8005490:	b007      	add	sp, #28
 8005492:	bdf0      	pop	{r4, r5, r6, r7, pc}
    I2Cx->TRISE = freqrange + 1; 
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8005494:	886e      	ldrh	r6, [r5, #2]
 8005496:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 800549a:	429e      	cmp	r6, r3
 800549c:	d01a      	beq.n	80054d4 <I2C_Init+0xc4>
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 800549e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80054a2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80054a6:	fbb1 f3f2 	udiv	r3, r1, r2
 80054aa:	b29b      	uxth	r3, r3
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 80054ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    }
    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 80054b0:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80054b4:	b90a      	cbnz	r2, 80054ba <I2C_Init+0xaa>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 80054b6:	f043 0301 	orr.w	r3, r3, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 80054ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80054be:	fb02 f000 	mul.w	r0, r2, r0
 80054c2:	4a09      	ldr	r2, [pc, #36]	; (80054e8 <I2C_Init+0xd8>)
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= result | CCR_FS_Set;
 80054c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * 300) / 1000) + 1);  
 80054c8:	fb82 1000 	smull	r1, r0, r2, r0
 80054cc:	0980      	lsrs	r0, r0, #6
 80054ce:	3001      	adds	r0, #1
 80054d0:	8420      	strh	r0, [r4, #32]
 80054d2:	e7c5      	b.n	8005460 <I2C_Init+0x50>
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80054d4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80054d8:	fbb1 f3f2 	udiv	r3, r1, r2
 80054dc:	b29b      	uxth	r3, r3
 80054de:	e7e7      	b.n	80054b0 <I2C_Init+0xa0>
 80054e0:	431bde83 	.word	0x431bde83
 80054e4:	000186a0 	.word	0x000186a0
 80054e8:	10624dd3 	.word	0x10624dd3

080054ec <I2C_StructInit>:
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 80054ec:	2300      	movs	r3, #0
  * @param I2C_InitStruct: pointer to an I2C_InitTypeDef structure
  *   which will be initialized.
  * @retval : None
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
 80054ee:	b410      	push	{r4}
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80054f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 80054f4:	f64b 74ff 	movw	r4, #49151	; 0xbfff
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 80054f8:	f241 3288 	movw	r2, #5000	; 0x1388
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 80054fc:	8044      	strh	r4, [r0, #2]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80054fe:	8101      	strh	r1, [r0, #8]
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8005500:	60c2      	str	r2, [r0, #12]
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8005502:	8003      	strh	r3, [r0, #0]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8005504:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8005506:	80c3      	strh	r3, [r0, #6]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
}
 8005508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop

08005510 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8005510:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005512:	b929      	cbnz	r1, 8005520 <I2C_Cmd+0x10>
    I2Cx->CR1 |= CR1_PE_Set;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8005514:	f023 0301 	bic.w	r3, r3, #1
 8005518:	041b      	lsls	r3, r3, #16
 800551a:	0c1b      	lsrs	r3, r3, #16
 800551c:	8003      	strh	r3, [r0, #0]
 800551e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8005520:	b29b      	uxth	r3, r3
 8005522:	f043 0301 	orr.w	r3, r3, #1
 8005526:	8003      	strh	r3, [r0, #0]
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop

0800552c <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 800552c:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800552e:	b929      	cbnz	r1, 800553c <I2C_DMACmd+0x10>
    I2Cx->CR2 |= CR2_DMAEN_Set;
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8005530:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005534:	041b      	lsls	r3, r3, #16
 8005536:	0c1b      	lsrs	r3, r3, #16
 8005538:	8083      	strh	r3, [r0, #4]
 800553a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 800553c:	b29b      	uxth	r3, r3
 800553e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005542:	8083      	strh	r3, [r0, #4]
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop

08005548 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8005548:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800554a:	b929      	cbnz	r1, 8005558 <I2C_DMALastTransferCmd+0x10>
    I2Cx->CR2 |= CR2_LAST_Set;
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 800554c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005550:	041b      	lsls	r3, r3, #16
 8005552:	0c1b      	lsrs	r3, r3, #16
 8005554:	8083      	strh	r3, [r0, #4]
 8005556:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8005558:	b29b      	uxth	r3, r3
 800555a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800555e:	8083      	strh	r3, [r0, #4]
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop

08005564 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8005564:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005566:	b929      	cbnz	r1, 8005574 <I2C_GenerateSTART+0x10>
    I2Cx->CR1 |= CR1_START_Set;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 8005568:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800556c:	041b      	lsls	r3, r3, #16
 800556e:	0c1b      	lsrs	r3, r3, #16
 8005570:	8003      	strh	r3, [r0, #0]
 8005572:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8005574:	b29b      	uxth	r3, r3
 8005576:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800557a:	8003      	strh	r3, [r0, #0]
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop

08005580 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8005580:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005582:	b929      	cbnz	r1, 8005590 <I2C_GenerateSTOP+0x10>
    I2Cx->CR1 |= CR1_STOP_Set;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 8005584:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005588:	041b      	lsls	r3, r3, #16
 800558a:	0c1b      	lsrs	r3, r3, #16
 800558c:	8003      	strh	r3, [r0, #0]
 800558e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8005590:	b29b      	uxth	r3, r3
 8005592:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005596:	8003      	strh	r3, [r0, #0]
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop

0800559c <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 800559c:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800559e:	b929      	cbnz	r1, 80055ac <I2C_AcknowledgeConfig+0x10>
    I2Cx->CR1 |= CR1_ACK_Set;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 80055a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055a4:	041b      	lsls	r3, r3, #16
 80055a6:	0c1b      	lsrs	r3, r3, #16
 80055a8:	8003      	strh	r3, [r0, #0]
 80055aa:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055b2:	8003      	strh	r3, [r0, #0]
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop

080055b8 <I2C_OwnAddress2Config>:
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 80055b8:	8983      	ldrh	r3, [r0, #12]
  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)(Address & (uint16_t)0x00FE);
 80055ba:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
{
  uint16_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 80055be:	b29b      	uxth	r3, r3
  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
 80055c0:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)(Address & (uint16_t)0x00FE);
 80055c4:	430b      	orrs	r3, r1
  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 80055c6:	8183      	strh	r3, [r0, #12]
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop

080055cc <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 80055cc:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80055ce:	b929      	cbnz	r1, 80055dc <I2C_DualAddressCmd+0x10>
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 80055d0:	f023 0301 	bic.w	r3, r3, #1
 80055d4:	041b      	lsls	r3, r3, #16
 80055d6:	0c1b      	lsrs	r3, r3, #16
 80055d8:	8183      	strh	r3, [r0, #12]
 80055da:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 80055dc:	b29b      	uxth	r3, r3
 80055de:	f043 0301 	orr.w	r3, r3, #1
 80055e2:	8183      	strh	r3, [r0, #12]
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop

080055e8 <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 80055e8:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80055ea:	b929      	cbnz	r1, 80055f8 <I2C_GeneralCallCmd+0x10>
    I2Cx->CR1 |= CR1_ENGC_Set;
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= CR1_ENGC_Reset;
 80055ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055f0:	041b      	lsls	r3, r3, #16
 80055f2:	0c1b      	lsrs	r3, r3, #16
 80055f4:	8003      	strh	r3, [r0, #0]
 80055f6:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055fe:	8003      	strh	r3, [r0, #0]
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop

08005604 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8005604:	8883      	ldrh	r3, [r0, #4]
 8005606:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8005608:	b91a      	cbnz	r2, 8005612 <I2C_ITConfig+0xe>
    I2Cx->CR2 |= I2C_IT;
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 800560a:	ea23 0101 	bic.w	r1, r3, r1
 800560e:	8081      	strh	r1, [r0, #4]
 8005610:	4770      	bx	lr
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8005612:	4319      	orrs	r1, r3
 8005614:	8081      	strh	r1, [r0, #4]
 8005616:	4770      	bx	lr

08005618 <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8005618:	8201      	strh	r1, [r0, #16]
 800561a:	4770      	bx	lr

0800561c <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 800561c:	8a00      	ldrh	r0, [r0, #16]
}
 800561e:	b2c0      	uxtb	r0, r0
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop

08005624 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8005624:	b91a      	cbnz	r2, 800562e <I2C_Send7bitAddress+0xa>
    Address |= OAR1_ADD0_Set;
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8005626:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 800562a:	8201      	strh	r1, [r0, #16]
 800562c:	4770      	bx	lr
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 800562e:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
  }
  /* Send the address */
  I2Cx->DR = Address;
 8005632:	8201      	strh	r1, [r0, #16]
 8005634:	4770      	bx	lr
 8005636:	bf00      	nop

08005638 <I2C_ReadRegister>:
  * @arg I2C_Register_CCR:   CCR register.
  * @arg I2C_Register_TRISE: TRISE register.
  * @retval : The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8005638:	b082      	sub	sp, #8
 800563a:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));
  /* Return the selected register value */
  return (*(__IO uint16_t *)(*((__IO uint32_t *)&I2Cx) + I2C_Register));
 800563c:	9b01      	ldr	r3, [sp, #4]
 800563e:	5ac8      	ldrh	r0, [r1, r3]
}
 8005640:	b280      	uxth	r0, r0
 8005642:	b002      	add	sp, #8
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop

08005648 <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 8005648:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800564a:	b919      	cbnz	r1, 8005654 <I2C_SoftwareResetCmd+0xc>
    I2Cx->CR1 |= CR1_SWRST_Set;
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= CR1_SWRST_Reset;
 800564c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005650:	8003      	strh	r3, [r0, #0]
 8005652:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 8005654:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005658:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800565c:	b29b      	uxth	r3, r3
 800565e:	8003      	strh	r3, [r0, #0]
 8005660:	4770      	bx	lr
 8005662:	bf00      	nop

08005664 <I2C_SMBusAlertConfig>:
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8005664:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8005668:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 800566a:	d005      	beq.n	8005678 <I2C_SMBusAlertConfig+0x14>
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 800566c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005670:	041b      	lsls	r3, r3, #16
 8005672:	0c1b      	lsrs	r3, r3, #16
 8005674:	8003      	strh	r3, [r0, #0]
 8005676:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8005678:	b29b      	uxth	r3, r3
 800567a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800567e:	8003      	strh	r3, [r0, #0]
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop

08005684 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 8005684:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005686:	b929      	cbnz	r1, 8005694 <I2C_TransmitPEC+0x10>
    I2Cx->CR1 |= CR1_PEC_Set;
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= CR1_PEC_Reset;
 8005688:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800568c:	041b      	lsls	r3, r3, #16
 800568e:	0c1b      	lsrs	r3, r3, #16
 8005690:	8003      	strh	r3, [r0, #0]
 8005692:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 8005694:	b29b      	uxth	r3, r3
 8005696:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800569a:	8003      	strh	r3, [r0, #0]
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop

080056a0 <I2C_PECPositionConfig>:
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 80056a0:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80056a4:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 80056a6:	d005      	beq.n	80056b4 <I2C_PECPositionConfig+0x14>
    I2Cx->CR1 |= I2C_PECPosition_Next;
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80056a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80056ac:	041b      	lsls	r3, r3, #16
 80056ae:	0c1b      	lsrs	r3, r3, #16
 80056b0:	8003      	strh	r3, [r0, #0]
 80056b2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80056ba:	8003      	strh	r3, [r0, #0]
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop

080056c0 <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 80056c0:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056c2:	b929      	cbnz	r1, 80056d0 <I2C_CalculatePEC+0x10>
    I2Cx->CR1 |= CR1_ENPEC_Set;
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= CR1_ENPEC_Reset;
 80056c4:	f023 0320 	bic.w	r3, r3, #32
 80056c8:	041b      	lsls	r3, r3, #16
 80056ca:	0c1b      	lsrs	r3, r3, #16
 80056cc:	8003      	strh	r3, [r0, #0]
 80056ce:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	f043 0320 	orr.w	r3, r3, #32
 80056d6:	8003      	strh	r3, [r0, #0]
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop

080056dc <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 80056dc:	8b00      	ldrh	r0, [r0, #24]
}
 80056de:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80056e2:	4770      	bx	lr

080056e4 <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 80056e4:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056e6:	b929      	cbnz	r1, 80056f4 <I2C_ARPCmd+0x10>
    I2Cx->CR1 |= CR1_ENARP_Set;
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= CR1_ENARP_Reset;
 80056e8:	f023 0310 	bic.w	r3, r3, #16
 80056ec:	041b      	lsls	r3, r3, #16
 80056ee:	0c1b      	lsrs	r3, r3, #16
 80056f0:	8003      	strh	r3, [r0, #0]
 80056f2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	f043 0310 	orr.w	r3, r3, #16
 80056fa:	8003      	strh	r3, [r0, #0]
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop

08005700 <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8005700:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 8005702:	b129      	cbz	r1, 8005710 <I2C_StretchClockCmd+0x10>
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 8005704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005708:	041b      	lsls	r3, r3, #16
 800570a:	0c1b      	lsrs	r3, r3, #16
 800570c:	8003      	strh	r3, [r0, #0]
 800570e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8005710:	b29b      	uxth	r3, r3
 8005712:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005716:	8003      	strh	r3, [r0, #0]
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop

0800571c <I2C_FastModeDutyCycleConfig>:
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 800571c:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8005720:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 8005722:	d005      	beq.n	8005730 <I2C_FastModeDutyCycleConfig+0x14>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8005724:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005728:	041b      	lsls	r3, r3, #16
 800572a:	0c1b      	lsrs	r3, r3, #16
 800572c:	8383      	strh	r3, [r0, #28]
 800572e:	4770      	bx	lr
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 8005730:	b29b      	uxth	r3, r3
 8005732:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005736:	8383      	strh	r3, [r0, #28]
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop

0800573c <I2C_GetLastEvent>:
  uint32_t lastevent = 0;
  uint32_t flag1 = 0, flag2 = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800573c:	8a82      	ldrh	r2, [r0, #20]
  flag2 = I2Cx->SR2;
 800573e:	8b03      	ldrh	r3, [r0, #24]
  uint32_t lastevent = 0;
  uint32_t flag1 = 0, flag2 = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005740:	b290      	uxth	r0, r2
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8005742:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
  /* Return status */
  return lastevent;
}
 8005746:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800574a:	4770      	bx	lr

0800574c <I2C_CheckEvent>:
  ErrorStatus status = ERROR;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800574c:	8a82      	ldrh	r2, [r0, #20]
  flag2 = I2Cx->SR2;
 800574e:	8b03      	ldrh	r3, [r0, #24]
  ErrorStatus status = ERROR;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8005750:	b290      	uxth	r0, r2
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8005752:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8005756:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
}
 800575a:	1a43      	subs	r3, r0, r1
 800575c:	4258      	negs	r0, r3
 800575e:	4158      	adcs	r0, r3
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop

08005764 <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)ENDAD
  * @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval : The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8005764:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8005766:	2300      	movs	r3, #0
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  /* Get the I2Cx peripheral base address */
  i2cxbase = (*(uint32_t*)&(I2Cx));
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8005768:	0f0a      	lsrs	r2, r1, #28
  * @retval : The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800576a:	9300      	str	r3, [sp, #0]
 800576c:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  /* Get the I2Cx peripheral base address */
  i2cxbase = (*(uint32_t*)&(I2Cx));
 800576e:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8005770:	9200      	str	r2, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
  
  if(i2creg != 0)
 8005772:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 8005774:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 8005778:	b153      	cbz	r3, 8005790 <I2C_GetFlagStatus+0x2c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 800577a:	9b01      	ldr	r3, [sp, #4]
 800577c:	3314      	adds	r3, #20
 800577e:	9301      	str	r3, [sp, #4]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8005780:	9b01      	ldr	r3, [sp, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4219      	tst	r1, r3
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 8005786:	bf0c      	ite	eq
 8005788:	2000      	moveq	r0, #0
 800578a:	2001      	movne	r0, #1
 800578c:	b002      	add	sp, #8
 800578e:	4770      	bx	lr
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8005790:	9b01      	ldr	r3, [sp, #4]
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8005792:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8005794:	3318      	adds	r3, #24
 8005796:	9301      	str	r3, [sp, #4]
 8005798:	e7f2      	b.n	8005780 <I2C_GetFlagStatus+0x1c>
 800579a:	bf00      	nop

0800579c <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 800579c:	43c9      	mvns	r1, r1
 800579e:	b289      	uxth	r1, r1
 80057a0:	8281      	strh	r1, [r0, #20]
 80057a2:	4770      	bx	lr

080057a4 <I2C_GetITStatus>:
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 80057a4:	8883      	ldrh	r3, [r0, #4]
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80057a6:	8a80      	ldrh	r0, [r0, #20]
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 80057a8:	b29b      	uxth	r3, r3
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80057aa:	b280      	uxth	r0, r0
 80057ac:	4008      	ands	r0, r1
 80057ae:	d006      	beq.n	80057be <I2C_GetITStatus+0x1a>
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
 80057b0:	f001 61e0 	and.w	r1, r1, #117440512	; 0x7000000
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80057b4:	ea13 4111 	ands.w	r1, r3, r1, lsr #16
  {
    /* I2C_IT is set */
    bitstatus = SET;
 80057b8:	bf0c      	ite	eq
 80057ba:	2000      	moveq	r0, #0
 80057bc:	2001      	movne	r0, #1
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 80057be:	4770      	bx	lr

080057c0 <I2C_ClearITPendingBit>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80057c0:	43c9      	mvns	r1, r1
 80057c2:	b289      	uxth	r1, r1
 80057c4:	8281      	strh	r1, [r0, #20]
 80057c6:	4770      	bx	lr

080057c8 <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 80057c8:	4b01      	ldr	r3, [pc, #4]	; (80057d0 <IWDG_WriteAccessCmd+0x8>)
 80057ca:	6018      	str	r0, [r3, #0]
 80057cc:	4770      	bx	lr
 80057ce:	bf00      	nop
 80057d0:	40003000 	.word	0x40003000

080057d4 <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 80057d4:	4b01      	ldr	r3, [pc, #4]	; (80057dc <IWDG_SetPrescaler+0x8>)
 80057d6:	6058      	str	r0, [r3, #4]
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	40003000 	.word	0x40003000

080057e0 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 80057e0:	4b01      	ldr	r3, [pc, #4]	; (80057e8 <IWDG_SetReload+0x8>)
 80057e2:	6098      	str	r0, [r3, #8]
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40003000 	.word	0x40003000

080057ec <IWDG_ReloadCounter>:
  * @param  None
  * @retval : None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_Reload;
 80057ec:	4b02      	ldr	r3, [pc, #8]	; (80057f8 <IWDG_ReloadCounter+0xc>)
 80057ee:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	40003000 	.word	0x40003000

080057fc <IWDG_Enable>:
  * @param  None
  * @retval : None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_Enable;
 80057fc:	4b02      	ldr	r3, [pc, #8]	; (8005808 <IWDG_Enable+0xc>)
 80057fe:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005802:	601a      	str	r2, [r3, #0]
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	40003000 	.word	0x40003000

0800580c <IWDG_GetFlagStatus>:
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 800580c:	4b03      	ldr	r3, [pc, #12]	; (800581c <IWDG_GetFlagStatus+0x10>)
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005812:	bf0c      	ite	eq
 8005814:	2000      	moveq	r0, #0
 8005816:	2001      	movne	r0, #1
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	40003000 	.word	0x40003000

08005820 <PWR_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void PWR_DeInit(void)
{
 8005820:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8005822:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005826:	2101      	movs	r1, #1
 8005828:	f000 f9c8 	bl	8005bbc <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 800582c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8005830:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005834:	2100      	movs	r1, #0
 8005836:	f000 b9c1 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
 800583a:	bf00      	nop

0800583c <PWR_BackupAccessCmd>:
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 800583c:	4b01      	ldr	r3, [pc, #4]	; (8005844 <PWR_BackupAccessCmd+0x8>)
 800583e:	6018      	str	r0, [r3, #0]
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	420e0020 	.word	0x420e0020

08005848 <PWR_PVDCmd>:
  */
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 8005848:	4b01      	ldr	r3, [pc, #4]	; (8005850 <PWR_PVDCmd+0x8>)
 800584a:	6018      	str	r0, [r3, #0]
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	420e0010 	.word	0x420e0010

08005854 <PWR_PVDLevelConfig>:
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  tmpreg = PWR->CR;
 8005854:	4b03      	ldr	r3, [pc, #12]	; (8005864 <PWR_PVDLevelConfig+0x10>)
 8005856:	681a      	ldr	r2, [r3, #0]
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8005858:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 800585c:	4310      	orrs	r0, r2
  /* Store the new value */
  PWR->CR = tmpreg;
 800585e:	6018      	str	r0, [r3, #0]
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	40007000 	.word	0x40007000

08005868 <PWR_WakeUpPinCmd>:
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 8005868:	4b01      	ldr	r3, [pc, #4]	; (8005870 <PWR_WakeUpPinCmd+0x8>)
 800586a:	6018      	str	r0, [r3, #0]
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	420e00a0 	.word	0x420e00a0

08005874 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8005874:	4a0a      	ldr	r2, [pc, #40]	; (80058a0 <PWR_EnterSTOPMode+0x2c>)
  * @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  * @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval : None
  */
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
 8005876:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8005878:	6814      	ldr	r4, [r2, #0]
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 800587a:	4b0a      	ldr	r3, [pc, #40]	; (80058a4 <PWR_EnterSTOPMode+0x30>)
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 800587c:	f024 0403 	bic.w	r4, r4, #3
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8005880:	4320      	orrs	r0, r4
  /* Store the new value */
  PWR->CR = tmpreg;
 8005882:	6010      	str	r0, [r2, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005884:	681a      	ldr	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8005886:	2901      	cmp	r1, #1
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8005888:	f042 0204 	orr.w	r2, r2, #4
 800588c:	601a      	str	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800588e:	d003      	beq.n	8005898 <PWR_EnterSTOPMode+0x24>

static __INLINE void __enable_fault_irq(void)         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq(void)        { __ASM volatile ("cpsid f"); }

static __INLINE void __WFI(void)                      { __ASM volatile ("wfi");   }
static __INLINE void __WFE(void)                      { __ASM volatile ("wfe");   }
 8005890:	bf20      	wfe
  else
  {
    /* Request Wait For Event */
    __WFE();
  }
}
 8005892:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005896:	4770      	bx	lr
static __INLINE void __disable_irq(void)              { __ASM volatile ("cpsid i"); }

static __INLINE void __enable_fault_irq(void)         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq(void)        { __ASM volatile ("cpsid f"); }

static __INLINE void __WFI(void)                      { __ASM volatile ("wfi");   }
 8005898:	bf30      	wfi
 800589a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800589e:	4770      	bx	lr
 80058a0:	40007000 	.word	0x40007000
 80058a4:	e000ed10 	.word	0xe000ed10

080058a8 <PWR_EnterSTANDBYMode>:
  * @retval : None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80058a8:	4b07      	ldr	r3, [pc, #28]	; (80058c8 <PWR_EnterSTANDBYMode+0x20>)
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80058aa:	4a08      	ldr	r2, [pc, #32]	; (80058cc <PWR_EnterSTANDBYMode+0x24>)
  * @retval : None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80058ac:	6819      	ldr	r1, [r3, #0]
 80058ae:	f041 0104 	orr.w	r1, r1, #4
 80058b2:	6019      	str	r1, [r3, #0]
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 80058b4:	6819      	ldr	r1, [r3, #0]
 80058b6:	f041 0102 	orr.w	r1, r1, #2
 80058ba:	6019      	str	r1, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80058bc:	6813      	ldr	r3, [r2, #0]
 80058be:	f043 0304 	orr.w	r3, r3, #4
 80058c2:	6013      	str	r3, [r2, #0]
 80058c4:	bf30      	wfi
 80058c6:	4770      	bx	lr
 80058c8:	40007000 	.word	0x40007000
 80058cc:	e000ed10 	.word	0xe000ed10

080058d0 <PWR_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 80058d0:	4b03      	ldr	r3, [pc, #12]	; (80058e0 <PWR_GetFlagStatus+0x10>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 80058d6:	bf0c      	ite	eq
 80058d8:	2000      	moveq	r0, #0
 80058da:	2001      	movne	r0, #1
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	40007000 	.word	0x40007000

080058e4 <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 80058e4:	4b02      	ldr	r3, [pc, #8]	; (80058f0 <PWR_ClearFlag+0xc>)
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	ea42 0080 	orr.w	r0, r2, r0, lsl #2
 80058ec:	6018      	str	r0, [r3, #0]
 80058ee:	4770      	bx	lr
 80058f0:	40007000 	.word	0x40007000

080058f4 <RCC_DeInit>:
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80058f4:	4b0c      	ldr	r3, [pc, #48]	; (8005928 <RCC_DeInit+0x34>)
  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80058f6:	4a0d      	ldr	r2, [pc, #52]	; (800592c <RCC_DeInit+0x38>)
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80058f8:	6818      	ldr	r0, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80058fa:	2100      	movs	r1, #0
  * @retval : None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80058fc:	f040 0001 	orr.w	r0, r0, #1
 8005900:	6018      	str	r0, [r3, #0]
  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8005902:	6858      	ldr	r0, [r3, #4]
 8005904:	4002      	ands	r2, r0
 8005906:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800590e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005912:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800591a:	601a      	str	r2, [r3, #0]
  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800591c:	685a      	ldr	r2, [r3, #4]
 800591e:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8005922:	605a      	str	r2, [r3, #4]
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005924:	6099      	str	r1, [r3, #8]
 8005926:	4770      	bx	lr
 8005928:	40021000 	.word	0x40021000
 800592c:	f8ff0000 	.word	0xf8ff0000

08005930 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8005930:	4b0c      	ldr	r3, [pc, #48]	; (8005964 <RCC_HSEConfig+0x34>)
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8005932:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800593c:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005944:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8005946:	d008      	beq.n	800595a <RCC_HSEConfig+0x2a>
 8005948:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800594c:	d104      	bne.n	8005958 <RCC_HSEConfig+0x28>
      RCC->CR |= CR_HSEON_Set;
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8005954:	601a      	str	r2, [r3, #0]
 8005956:	4770      	bx	lr
 8005958:	4770      	bx	lr
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005960:	601a      	str	r2, [r3, #0]
      break;
 8005962:	4770      	bx	lr
 8005964:	40021000 	.word	0x40021000

08005968 <RCC_WaitForHSEStartUp>:
  * @retval : An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8005968:	b082      	sub	sp, #8
  __IO uint32_t StartUpCounter = 0;
 800596a:	2300      	movs	r3, #0
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800596c:	4a0a      	ldr	r2, [pc, #40]	; (8005998 <RCC_WaitForHSEStartUp+0x30>)
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t StartUpCounter = 0;
 800596e:	9301      	str	r3, [sp, #4]
 8005970:	e006      	b.n	8005980 <RCC_WaitForHSEStartUp+0x18>
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8005972:	9b01      	ldr	r3, [sp, #4]
 8005974:	3301      	adds	r3, #1
 8005976:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8005978:	9b01      	ldr	r3, [sp, #4]
 800597a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800597e:	d005      	beq.n	800598c <RCC_WaitForHSEStartUp+0x24>
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8005980:	6813      	ldr	r3, [r2, #0]
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005982:	039b      	lsls	r3, r3, #14
 8005984:	d5f5      	bpl.n	8005972 <RCC_WaitForHSEStartUp+0xa>
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8005986:	9b01      	ldr	r3, [sp, #4]
 8005988:	3301      	adds	r3, #1
 800598a:	9301      	str	r3, [sp, #4]
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800598c:	4b02      	ldr	r3, [pc, #8]	; (8005998 <RCC_WaitForHSEStartUp+0x30>)
 800598e:	6818      	ldr	r0, [r3, #0]
  }
  else
  {
    status = ERROR;
  }  
  return (status);
 8005990:	f3c0 4040 	ubfx	r0, r0, #17, #1
}
 8005994:	b002      	add	sp, #8
 8005996:	4770      	bx	lr
 8005998:	40021000 	.word	0x40021000

0800599c <RCC_AdjustHSICalibrationValue>:
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 800599c:	4b03      	ldr	r3, [pc, #12]	; (80059ac <RCC_AdjustHSICalibrationValue+0x10>)
 800599e:	681a      	ldr	r2, [r3, #0]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 80059a0:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80059a4:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
  /* Store the new value */
  RCC->CR = tmpreg;
 80059a8:	6018      	str	r0, [r3, #0]
 80059aa:	4770      	bx	lr
 80059ac:	40021000 	.word	0x40021000

080059b0 <RCC_HSICmd>:
  */
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80059b0:	4b01      	ldr	r3, [pc, #4]	; (80059b8 <RCC_HSICmd+0x8>)
 80059b2:	6018      	str	r0, [r3, #0]
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	42420000 	.word	0x42420000

080059bc <RCC_PLLConfig>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
  tmpreg = RCC->CFGR;
 80059bc:	4b03      	ldr	r3, [pc, #12]	; (80059cc <RCC_PLLConfig+0x10>)
 80059be:	685a      	ldr	r2, [r3, #4]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 80059c0:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80059c4:	4311      	orrs	r1, r2
 80059c6:	4308      	orrs	r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80059c8:	6058      	str	r0, [r3, #4]
 80059ca:	4770      	bx	lr
 80059cc:	40021000 	.word	0x40021000

080059d0 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80059d0:	4b01      	ldr	r3, [pc, #4]	; (80059d8 <RCC_PLLCmd+0x8>)
 80059d2:	6018      	str	r0, [r3, #0]
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	42420060 	.word	0x42420060

080059dc <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80059dc:	4b03      	ldr	r3, [pc, #12]	; (80059ec <RCC_SYSCLKConfig+0x10>)
 80059de:	685a      	ldr	r2, [r3, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80059e0:	f022 0203 	bic.w	r2, r2, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80059e4:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80059e6:	6058      	str	r0, [r3, #4]
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	40021000 	.word	0x40021000

080059f0 <RCC_GetSYSCLKSource>:
  * - 0x04: HSE used as system clock
  * - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 80059f0:	4b02      	ldr	r3, [pc, #8]	; (80059fc <RCC_GetSYSCLKSource+0xc>)
 80059f2:	6858      	ldr	r0, [r3, #4]
}
 80059f4:	f000 000c 	and.w	r0, r0, #12
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	40021000 	.word	0x40021000

08005a00 <RCC_HCLKConfig>:
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8005a00:	4b03      	ldr	r3, [pc, #12]	; (8005a10 <RCC_HCLKConfig+0x10>)
 8005a02:	685a      	ldr	r2, [r3, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8005a04:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8005a08:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005a0a:	6058      	str	r0, [r3, #4]
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	40021000 	.word	0x40021000

08005a14 <RCC_PCLK1Config>:
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005a14:	4b03      	ldr	r3, [pc, #12]	; (8005a24 <RCC_PCLK1Config+0x10>)
 8005a16:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8005a18:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8005a1c:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005a1e:	6058      	str	r0, [r3, #4]
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	40021000 	.word	0x40021000

08005a28 <RCC_PCLK2Config>:
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005a28:	4b03      	ldr	r3, [pc, #12]	; (8005a38 <RCC_PCLK2Config+0x10>)
 8005a2a:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8005a2c:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8005a30:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005a34:	6058      	str	r0, [r3, #4]
 8005a36:	4770      	bx	lr
 8005a38:	40021000 	.word	0x40021000

08005a3c <RCC_ITConfig>:
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8005a3c:	4b04      	ldr	r3, [pc, #16]	; (8005a50 <RCC_ITConfig+0x14>)
 8005a3e:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005a40:	b919      	cbnz	r1, 8005a4a <RCC_ITConfig+0xe>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8005a42:	ea22 0000 	bic.w	r0, r2, r0
 8005a46:	7018      	strb	r0, [r3, #0]
 8005a48:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8005a4a:	4310      	orrs	r0, r2
 8005a4c:	7018      	strb	r0, [r3, #0]
 8005a4e:	4770      	bx	lr
 8005a50:	40021009 	.word	0x40021009

08005a54 <RCC_USBCLKConfig>:
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8005a54:	4b01      	ldr	r3, [pc, #4]	; (8005a5c <RCC_USBCLKConfig+0x8>)
 8005a56:	6018      	str	r0, [r3, #0]
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	424200d8 	.word	0x424200d8

08005a60 <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8005a60:	4b03      	ldr	r3, [pc, #12]	; (8005a70 <RCC_ADCCLKConfig+0x10>)
 8005a62:	685a      	ldr	r2, [r3, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8005a64:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8005a68:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005a6a:	6058      	str	r0, [r3, #4]
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	40021000 	.word	0x40021000

08005a74 <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8005a74:	4b06      	ldr	r3, [pc, #24]	; (8005a90 <RCC_LSEConfig+0x1c>)
 8005a76:	2200      	movs	r2, #0
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8005a78:	2801      	cmp	r0, #1
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8005a7a:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8005a7c:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8005a7e:	d005      	beq.n	8005a8c <RCC_LSEConfig+0x18>
 8005a80:	2804      	cmp	r0, #4
 8005a82:	d102      	bne.n	8005a8a <RCC_LSEConfig+0x16>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8005a84:	2205      	movs	r2, #5
 8005a86:	701a      	strb	r2, [r3, #0]
 8005a88:	4770      	bx	lr
 8005a8a:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8005a8c:	7018      	strb	r0, [r3, #0]
      break;
 8005a8e:	4770      	bx	lr
 8005a90:	40021020 	.word	0x40021020

08005a94 <RCC_LSICmd>:
  */
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8005a94:	4b01      	ldr	r3, [pc, #4]	; (8005a9c <RCC_LSICmd+0x8>)
 8005a96:	6018      	str	r0, [r3, #0]
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	42420480 	.word	0x42420480

08005aa0 <RCC_RTCCLKConfig>:
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8005aa0:	4b02      	ldr	r3, [pc, #8]	; (8005aac <RCC_RTCCLKConfig+0xc>)
 8005aa2:	6a1a      	ldr	r2, [r3, #32]
 8005aa4:	4310      	orrs	r0, r2
 8005aa6:	6218      	str	r0, [r3, #32]
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	40021000 	.word	0x40021000

08005ab0 <RCC_RTCCLKCmd>:
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8005ab0:	4b01      	ldr	r3, [pc, #4]	; (8005ab8 <RCC_RTCCLKCmd+0x8>)
 8005ab2:	6018      	str	r0, [r3, #0]
 8005ab4:	4770      	bx	lr
 8005ab6:	bf00      	nop
 8005ab8:	4242043c 	.word	0x4242043c

08005abc <RCC_GetClocksFreq>:
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8005abc:	4a21      	ldr	r2, [pc, #132]	; (8005b44 <RCC_GetClocksFreq+0x88>)
  * @param RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which
  *   will hold the clocks frequencies.
  * @retval : None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8005abe:	b410      	push	{r4}
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8005ac0:	6853      	ldr	r3, [r2, #4]
 8005ac2:	f003 030c 	and.w	r3, r3, #12
  switch (tmp)
 8005ac6:	2b04      	cmp	r3, #4
 8005ac8:	d023      	beq.n	8005b12 <RCC_GetClocksFreq+0x56>
 8005aca:	2b08      	cmp	r3, #8
 8005acc:	d024      	beq.n	8005b18 <RCC_GetClocksFreq+0x5c>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8005ace:	491e      	ldr	r1, [pc, #120]	; (8005b48 <RCC_GetClocksFreq+0x8c>)
 8005ad0:	6001      	str	r1, [r0, #0]
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005ad2:	4a1c      	ldr	r2, [pc, #112]	; (8005b44 <RCC_GetClocksFreq+0x88>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8005ad4:	4b1d      	ldr	r3, [pc, #116]	; (8005b4c <RCC_GetClocksFreq+0x90>)
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005ad6:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 4;
 8005ad8:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 8005adc:	5d1c      	ldrb	r4, [r3, r4]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8005ade:	40e1      	lsrs	r1, r4
 8005ae0:	6041      	str	r1, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8005ae2:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8005ae4:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];
 8005ae8:	5d1c      	ldrb	r4, [r3, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005aea:	fa21 f404 	lsr.w	r4, r1, r4
 8005aee:	6084      	str	r4, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8005af0:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 8005af2:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];
 8005af6:	5d1c      	ldrb	r4, [r3, r4]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005af8:	40e1      	lsrs	r1, r4
 8005afa:	60c1      	str	r1, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8005afc:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
}
 8005afe:	f85d 4b04 	ldr.w	r4, [sp], #4
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
 8005b02:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8005b06:	4413      	add	r3, r2
 8005b08:	7c1b      	ldrb	r3, [r3, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8005b0a:	fbb1 f1f3 	udiv	r1, r1, r3
 8005b0e:	6101      	str	r1, [r0, #16]
}
 8005b10:	4770      	bx	lr
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8005b12:	490f      	ldr	r1, [pc, #60]	; (8005b50 <RCC_GetClocksFreq+0x94>)
 8005b14:	6001      	str	r1, [r0, #0]
      break;
 8005b16:	e7dc      	b.n	8005ad2 <RCC_GetClocksFreq+0x16>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8005b18:	6851      	ldr	r1, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8005b1a:	6853      	ldr	r3, [r2, #4]
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8005b1c:	f3c1 4183 	ubfx	r1, r1, #18, #4
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
 8005b20:	03dc      	lsls	r4, r3, #15
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8005b22:	f101 0102 	add.w	r1, r1, #2
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
 8005b26:	d508      	bpl.n	8005b3a <RCC_GetClocksFreq+0x7e>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8005b28:	6853      	ldr	r3, [r2, #4]
 8005b2a:	039b      	lsls	r3, r3, #14
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8005b2c:	bf4c      	ite	mi
 8005b2e:	4b09      	ldrmi	r3, [pc, #36]	; (8005b54 <RCC_GetClocksFreq+0x98>)
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8005b30:	4b07      	ldrpl	r3, [pc, #28]	; (8005b50 <RCC_GetClocksFreq+0x94>)
 8005b32:	fb03 f101 	mul.w	r1, r3, r1
 8005b36:	6001      	str	r1, [r0, #0]
 8005b38:	e7cb      	b.n	8005ad2 <RCC_GetClocksFreq+0x16>
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      if (pllsource == 0x00)
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8005b3a:	4b07      	ldr	r3, [pc, #28]	; (8005b58 <RCC_GetClocksFreq+0x9c>)
 8005b3c:	fb03 f101 	mul.w	r1, r3, r1
 8005b40:	6001      	str	r1, [r0, #0]
 8005b42:	e7c6      	b.n	8005ad2 <RCC_GetClocksFreq+0x16>
 8005b44:	40021000 	.word	0x40021000
 8005b48:	007a1200 	.word	0x007a1200
 8005b4c:	200001d4 	.word	0x200001d4
 8005b50:	00b71b00 	.word	0x00b71b00
 8005b54:	005b8d80 	.word	0x005b8d80
 8005b58:	003d0900 	.word	0x003d0900

08005b5c <RCC_AHBPeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8005b5c:	4b04      	ldr	r3, [pc, #16]	; (8005b70 <RCC_AHBPeriphClockCmd+0x14>)
 8005b5e:	695a      	ldr	r2, [r3, #20]
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005b60:	b919      	cbnz	r1, 8005b6a <RCC_AHBPeriphClockCmd+0xe>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8005b62:	ea22 0000 	bic.w	r0, r2, r0
 8005b66:	6158      	str	r0, [r3, #20]
 8005b68:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8005b6a:	4310      	orrs	r0, r2
 8005b6c:	6158      	str	r0, [r3, #20]
 8005b6e:	4770      	bx	lr
 8005b70:	40021000 	.word	0x40021000

08005b74 <RCC_APB2PeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005b74:	4b04      	ldr	r3, [pc, #16]	; (8005b88 <RCC_APB2PeriphClockCmd+0x14>)
 8005b76:	699a      	ldr	r2, [r3, #24]
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005b78:	b919      	cbnz	r1, 8005b82 <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005b7a:	ea22 0000 	bic.w	r0, r2, r0
 8005b7e:	6198      	str	r0, [r3, #24]
 8005b80:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005b82:	4310      	orrs	r0, r2
 8005b84:	6198      	str	r0, [r3, #24]
 8005b86:	4770      	bx	lr
 8005b88:	40021000 	.word	0x40021000

08005b8c <RCC_APB1PeriphClockCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005b8c:	4b04      	ldr	r3, [pc, #16]	; (8005ba0 <RCC_APB1PeriphClockCmd+0x14>)
 8005b8e:	69da      	ldr	r2, [r3, #28]
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005b90:	b919      	cbnz	r1, 8005b9a <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8005b92:	ea22 0000 	bic.w	r0, r2, r0
 8005b96:	61d8      	str	r0, [r3, #28]
 8005b98:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005b9a:	4310      	orrs	r0, r2
 8005b9c:	61d8      	str	r0, [r3, #28]
 8005b9e:	4770      	bx	lr
 8005ba0:	40021000 	.word	0x40021000

08005ba4 <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8005ba4:	4b04      	ldr	r3, [pc, #16]	; (8005bb8 <RCC_APB2PeriphResetCmd+0x14>)
 8005ba6:	68da      	ldr	r2, [r3, #12]
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005ba8:	b919      	cbnz	r1, 8005bb2 <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8005baa:	ea22 0000 	bic.w	r0, r2, r0
 8005bae:	60d8      	str	r0, [r3, #12]
 8005bb0:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8005bb2:	4310      	orrs	r0, r2
 8005bb4:	60d8      	str	r0, [r3, #12]
 8005bb6:	4770      	bx	lr
 8005bb8:	40021000 	.word	0x40021000

08005bbc <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8005bbc:	4b04      	ldr	r3, [pc, #16]	; (8005bd0 <RCC_APB1PeriphResetCmd+0x14>)
 8005bbe:	691a      	ldr	r2, [r3, #16]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005bc0:	b919      	cbnz	r1, 8005bca <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8005bc2:	ea22 0000 	bic.w	r0, r2, r0
 8005bc6:	6118      	str	r0, [r3, #16]
 8005bc8:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8005bca:	4310      	orrs	r0, r2
 8005bcc:	6118      	str	r0, [r3, #16]
 8005bce:	4770      	bx	lr
 8005bd0:	40021000 	.word	0x40021000

08005bd4 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8005bd4:	4b01      	ldr	r3, [pc, #4]	; (8005bdc <RCC_BackupResetCmd+0x8>)
 8005bd6:	6018      	str	r0, [r3, #0]
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	42420440 	.word	0x42420440

08005be0 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8005be0:	4b01      	ldr	r3, [pc, #4]	; (8005be8 <RCC_ClockSecuritySystemCmd+0x8>)
 8005be2:	6018      	str	r0, [r3, #0]
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	4242004c 	.word	0x4242004c

08005bec <RCC_MCOConfig>:
void RCC_MCOConfig(uint8_t RCC_MCO)
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));
  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8005bec:	4b01      	ldr	r3, [pc, #4]	; (8005bf4 <RCC_MCOConfig+0x8>)
 8005bee:	7018      	strb	r0, [r3, #0]
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	40021007 	.word	0x40021007

08005bf8 <RCC_GetFlagStatus>:
  uint32_t statusreg = 0;
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8005bf8:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d00b      	beq.n	8005c16 <RCC_GetFlagStatus+0x1e>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8005bfe:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8005c00:	4b09      	ldr	r3, [pc, #36]	; (8005c28 <RCC_GetFlagStatus+0x30>)
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005c02:	f000 001f 	and.w	r0, r0, #31
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
  {
    statusreg = RCC->BDCR;
 8005c06:	bf0c      	ite	eq
 8005c08:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8005c0a:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005c0c:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005c10:	f000 0001 	and.w	r0, r0, #1
 8005c14:	4770      	bx	lr
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8005c16:	4b04      	ldr	r3, [pc, #16]	; (8005c28 <RCC_GetFlagStatus+0x30>)
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005c18:	f000 001f 	and.w	r0, r0, #31
  assert_param(IS_RCC_FLAG(RCC_FLAG));
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8005c1c:	681b      	ldr	r3, [r3, #0]
  {
    statusreg = RCC->CSR;
  }
  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005c1e:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8005c22:	f000 0001 	and.w	r0, r0, #1
 8005c26:	4770      	bx	lr
 8005c28:	40021000 	.word	0x40021000

08005c2c <RCC_ClearFlag>:
  * @retval : None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8005c2c:	4b02      	ldr	r3, [pc, #8]	; (8005c38 <RCC_ClearFlag+0xc>)
 8005c2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c30:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005c34:	625a      	str	r2, [r3, #36]	; 0x24
 8005c36:	4770      	bx	lr
 8005c38:	40021000 	.word	0x40021000

08005c3c <RCC_GetITStatus>:
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));
  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8005c3c:	4b03      	ldr	r3, [pc, #12]	; (8005c4c <RCC_GetITStatus+0x10>)
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8005c42:	bf0c      	ite	eq
 8005c44:	2000      	moveq	r0, #0
 8005c46:	2001      	movne	r0, #1
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	40021000 	.word	0x40021000

08005c50 <RCC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));
  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8005c50:	4b01      	ldr	r3, [pc, #4]	; (8005c58 <RCC_ClearITPendingBit+0x8>)
 8005c52:	7018      	strb	r0, [r3, #0]
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	4002100a 	.word	0x4002100a

08005c5c <RTC_ITConfig>:
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RTC->CRH |= RTC_IT;
 8005c5c:	4b05      	ldr	r3, [pc, #20]	; (8005c74 <RTC_ITConfig+0x18>)
 8005c5e:	881a      	ldrh	r2, [r3, #0]
 8005c60:	b292      	uxth	r2, r2
{
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005c62:	b919      	cbnz	r1, 8005c6c <RTC_ITConfig+0x10>
  {
    RTC->CRH |= RTC_IT;
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
 8005c64:	ea22 0000 	bic.w	r0, r2, r0
 8005c68:	8018      	strh	r0, [r3, #0]
 8005c6a:	4770      	bx	lr
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RTC->CRH |= RTC_IT;
 8005c6c:	4310      	orrs	r0, r2
 8005c6e:	8018      	strh	r0, [r3, #0]
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	40002800 	.word	0x40002800

08005c78 <RTC_EnterConfigMode>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005c78:	4b03      	ldr	r3, [pc, #12]	; (8005c88 <RTC_EnterConfigMode+0x10>)
 8005c7a:	889a      	ldrh	r2, [r3, #4]
 8005c7c:	b292      	uxth	r2, r2
 8005c7e:	f042 0210 	orr.w	r2, r2, #16
 8005c82:	809a      	strh	r2, [r3, #4]
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	40002800 	.word	0x40002800

08005c8c <RTC_ExitConfigMode>:
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005c8c:	4a03      	ldr	r2, [pc, #12]	; (8005c9c <RTC_ExitConfigMode+0x10>)
 8005c8e:	8893      	ldrh	r3, [r2, #4]
 8005c90:	f023 0310 	bic.w	r3, r3, #16
 8005c94:	041b      	lsls	r3, r3, #16
 8005c96:	0c1b      	lsrs	r3, r3, #16
 8005c98:	8093      	strh	r3, [r2, #4]
 8005c9a:	4770      	bx	lr
 8005c9c:	40002800 	.word	0x40002800

08005ca0 <RTC_GetCounter>:
  * @retval : RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
  uint16_t tmp = 0;
  tmp = RTC->CNTL;
 8005ca0:	4b03      	ldr	r3, [pc, #12]	; (8005cb0 <RTC_GetCounter+0x10>)
 8005ca2:	8b9a      	ldrh	r2, [r3, #28]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
 8005ca4:	8b18      	ldrh	r0, [r3, #24]
  * @retval : RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
  uint16_t tmp = 0;
  tmp = RTC->CNTL;
 8005ca6:	b293      	uxth	r3, r2
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
}
 8005ca8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	40002800 	.word	0x40002800

08005cb4 <RTC_SetCounter>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005cb4:	4b08      	ldr	r3, [pc, #32]	; (8005cd8 <RTC_SetCounter+0x24>)
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8005cb6:	0c02      	lsrs	r2, r0, #16
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005cb8:	8899      	ldrh	r1, [r3, #4]
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_Mask);
 8005cba:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005cbc:	b289      	uxth	r1, r1
 8005cbe:	f041 0110 	orr.w	r1, r1, #16
 8005cc2:	8099      	strh	r1, [r3, #4]
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8005cc4:	831a      	strh	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_Mask);
 8005cc6:	8398      	strh	r0, [r3, #28]
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005cc8:	889a      	ldrh	r2, [r3, #4]
 8005cca:	f022 0210 	bic.w	r2, r2, #16
 8005cce:	0412      	lsls	r2, r2, #16
 8005cd0:	0c12      	lsrs	r2, r2, #16
 8005cd2:	809a      	strh	r2, [r3, #4]
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	40002800 	.word	0x40002800

08005cdc <RTC_SetPrescaler>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005cdc:	4b08      	ldr	r3, [pc, #32]	; (8005d00 <RTC_SetPrescaler+0x24>)
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
 8005cde:	f3c0 4203 	ubfx	r2, r0, #16, #4
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005ce2:	8899      	ldrh	r1, [r3, #4]
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
 8005ce4:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005ce6:	b289      	uxth	r1, r1
 8005ce8:	f041 0110 	orr.w	r1, r1, #16
 8005cec:	8099      	strh	r1, [r3, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
 8005cee:	811a      	strh	r2, [r3, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
 8005cf0:	8198      	strh	r0, [r3, #12]
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005cf2:	889a      	ldrh	r2, [r3, #4]
 8005cf4:	f022 0210 	bic.w	r2, r2, #16
 8005cf8:	0412      	lsls	r2, r2, #16
 8005cfa:	0c12      	lsrs	r2, r2, #16
 8005cfc:	809a      	strh	r2, [r3, #4]
 8005cfe:	4770      	bx	lr
 8005d00:	40002800 	.word	0x40002800

08005d04 <RTC_SetAlarm>:
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005d04:	4b08      	ldr	r3, [pc, #32]	; (8005d28 <RTC_SetAlarm+0x24>)
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 8005d06:	0c02      	lsrs	r2, r0, #16
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005d08:	8899      	ldrh	r1, [r3, #4]
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
 8005d0a:	b280      	uxth	r0, r0
  * @retval : None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= CRL_CNF_Set;
 8005d0c:	b289      	uxth	r1, r1
 8005d0e:	f041 0110 	orr.w	r1, r1, #16
 8005d12:	8099      	strh	r1, [r3, #4]
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
  RTC_EnterConfigMode();
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 8005d14:	841a      	strh	r2, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
 8005d16:	8498      	strh	r0, [r3, #36]	; 0x24
  * @retval : None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= CRL_CNF_Reset;
 8005d18:	889a      	ldrh	r2, [r3, #4]
 8005d1a:	f022 0210 	bic.w	r2, r2, #16
 8005d1e:	0412      	lsls	r2, r2, #16
 8005d20:	0c12      	lsrs	r2, r2, #16
 8005d22:	809a      	strh	r2, [r3, #4]
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop
 8005d28:	40002800 	.word	0x40002800

08005d2c <RTC_GetDivider>:
  * @retval : RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
  uint32_t tmp = 0x00;
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 8005d2c:	4b04      	ldr	r3, [pc, #16]	; (8005d40 <RTC_GetDivider+0x14>)
 8005d2e:	8a18      	ldrh	r0, [r3, #16]
  tmp |= RTC->DIVL;
 8005d30:	8a9b      	ldrh	r3, [r3, #20]
  * @retval : RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
  uint32_t tmp = 0x00;
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 8005d32:	f000 000f 	and.w	r0, r0, #15
  tmp |= RTC->DIVL;
 8005d36:	b29b      	uxth	r3, r3
  return tmp;
}
 8005d38:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	40002800 	.word	0x40002800

08005d44 <RTC_WaitForLastTask>:
  * @retval : None
  */
void RTC_WaitForLastTask(void)
{
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
 8005d44:	4a02      	ldr	r2, [pc, #8]	; (8005d50 <RTC_WaitForLastTask+0xc>)
 8005d46:	8893      	ldrh	r3, [r2, #4]
 8005d48:	069b      	lsls	r3, r3, #26
 8005d4a:	d5fc      	bpl.n	8005d46 <RTC_WaitForLastTask+0x2>
  {
  }
}
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	40002800 	.word	0x40002800

08005d54 <RTC_WaitForSynchro>:
  * @retval : None
  */
void RTC_WaitForSynchro(void)
{
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 8005d54:	4905      	ldr	r1, [pc, #20]	; (8005d6c <RTC_WaitForSynchro+0x18>)
 8005d56:	888b      	ldrh	r3, [r1, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 8005d58:	460a      	mov	r2, r1
  * @retval : None
  */
void RTC_WaitForSynchro(void)
{
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 8005d5a:	f023 0308 	bic.w	r3, r3, #8
 8005d5e:	041b      	lsls	r3, r3, #16
 8005d60:	0c1b      	lsrs	r3, r3, #16
 8005d62:	808b      	strh	r3, [r1, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 8005d64:	8893      	ldrh	r3, [r2, #4]
 8005d66:	071b      	lsls	r3, r3, #28
 8005d68:	d5fc      	bpl.n	8005d64 <RTC_WaitForSynchro+0x10>
  {
  }
}
 8005d6a:	4770      	bx	lr
 8005d6c:	40002800 	.word	0x40002800

08005d70 <RTC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
 8005d70:	4b03      	ldr	r3, [pc, #12]	; (8005d80 <RTC_GetFlagStatus+0x10>)
 8005d72:	889b      	ldrh	r3, [r3, #4]
 8005d74:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005d76:	bf0c      	ite	eq
 8005d78:	2000      	moveq	r0, #0
 8005d7a:	2001      	movne	r0, #1
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	40002800 	.word	0x40002800

08005d84 <RTC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the coressponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
 8005d84:	4b03      	ldr	r3, [pc, #12]	; (8005d94 <RTC_ClearFlag+0x10>)
 8005d86:	889a      	ldrh	r2, [r3, #4]
 8005d88:	b292      	uxth	r2, r2
 8005d8a:	ea22 0000 	bic.w	r0, r2, r0
 8005d8e:	8098      	strh	r0, [r3, #4]
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	40002800 	.word	0x40002800

08005d98 <RTC_GetITStatus>:
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8005d98:	4b06      	ldr	r3, [pc, #24]	; (8005db4 <RTC_GetITStatus+0x1c>)
 8005d9a:	889a      	ldrh	r2, [r3, #4]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8005d9c:	881b      	ldrh	r3, [r3, #0]
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8005d9e:	b292      	uxth	r2, r2
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8005da0:	4003      	ands	r3, r0
 8005da2:	d005      	beq.n	8005db0 <RTC_GetITStatus+0x18>
{
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8005da4:	4010      	ands	r0, r2
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8005da6:	b2c0      	uxtb	r0, r0
 8005da8:	3000      	adds	r0, #0
 8005daa:	bf18      	it	ne
 8005dac:	2001      	movne	r0, #1
 8005dae:	4770      	bx	lr
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8005db0:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 8005db2:	4770      	bx	lr
 8005db4:	40002800 	.word	0x40002800

08005db8 <RTC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the coressponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
 8005db8:	4b03      	ldr	r3, [pc, #12]	; (8005dc8 <RTC_ClearITPendingBit+0x10>)
 8005dba:	889a      	ldrh	r2, [r3, #4]
 8005dbc:	b292      	uxth	r2, r2
 8005dbe:	ea22 0000 	bic.w	r0, r2, r0
 8005dc2:	8098      	strh	r0, [r3, #4]
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	40002800 	.word	0x40002800

08005dcc <SDIO_DeInit>:
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 8005dcc:	4b06      	ldr	r3, [pc, #24]	; (8005de8 <SDIO_DeInit+0x1c>)
  SDIO->ARG    = 0x00000000;
  SDIO->CMD    = 0x00000000;
  SDIO->DTIMER = 0x00000000;
  SDIO->DLEN   = 0x00000000;
  SDIO->DCTRL  = 0x00000000;
  SDIO->ICR    = 0x00C007FF;
 8005dce:	4907      	ldr	r1, [pc, #28]	; (8005dec <SDIO_DeInit+0x20>)
  * @param  None
  * @retval : None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER  = 0x00000000;
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	601a      	str	r2, [r3, #0]
  SDIO->CLKCR  = 0x00000000;
 8005dd4:	605a      	str	r2, [r3, #4]
  SDIO->ARG    = 0x00000000;
 8005dd6:	609a      	str	r2, [r3, #8]
  SDIO->CMD    = 0x00000000;
 8005dd8:	60da      	str	r2, [r3, #12]
  SDIO->DTIMER = 0x00000000;
 8005dda:	625a      	str	r2, [r3, #36]	; 0x24
  SDIO->DLEN   = 0x00000000;
 8005ddc:	629a      	str	r2, [r3, #40]	; 0x28
  SDIO->DCTRL  = 0x00000000;
 8005dde:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO->ICR    = 0x00C007FF;
 8005de0:	6399      	str	r1, [r3, #56]	; 0x38
  SDIO->MASK   = 0x00000000;
 8005de2:	63da      	str	r2, [r3, #60]	; 0x3c
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop
 8005de8:	40018000 	.word	0x40018000
 8005dec:	00c007ff 	.word	0x00c007ff

08005df0 <SDIO_Init>:
  *   that contains the configuration information for the SDIO 
  *   peripheral.
  * @retval : None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 8005df0:	b430      	push	{r4, r5}
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005df2:	68c3      	ldr	r3, [r0, #12]
 8005df4:	6884      	ldr	r4, [r0, #8]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8005df6:	4a09      	ldr	r2, [pc, #36]	; (8005e1c <SDIO_Init+0x2c>)
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005df8:	6901      	ldr	r1, [r0, #16]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8005dfa:	6855      	ldr	r5, [r2, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005dfc:	4323      	orrs	r3, r4
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8005dfe:	6844      	ldr	r4, [r0, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005e00:	430b      	orrs	r3, r1
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8005e02:	6941      	ldr	r1, [r0, #20]
 8005e04:	431c      	orrs	r4, r3
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 8005e06:	f425 43fd 	bic.w	r3, r5, #32384	; 0x7e80
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8005e0a:	4321      	orrs	r1, r4
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005e0c:	7800      	ldrb	r0, [r0, #0]
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 8005e0e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 8005e12:	430b      	orrs	r3, r1
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8005e14:	4303      	orrs	r3, r0
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8005e16:	6053      	str	r3, [r2, #4]
}
 8005e18:	bc30      	pop	{r4, r5}
 8005e1a:	4770      	bx	lr
 8005e1c:	40018000 	.word	0x40018000

08005e20 <SDIO_StructInit>:
  * @retval : None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 8005e20:	2300      	movs	r3, #0
 8005e22:	7003      	strb	r3, [r0, #0]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8005e24:	6043      	str	r3, [r0, #4]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8005e26:	6083      	str	r3, [r0, #8]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8005e28:	60c3      	str	r3, [r0, #12]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 8005e2a:	6103      	str	r3, [r0, #16]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8005e2c:	6143      	str	r3, [r0, #20]
 8005e2e:	4770      	bx	lr

08005e30 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 8005e30:	4b01      	ldr	r3, [pc, #4]	; (8005e38 <SDIO_ClockCmd+0x8>)
 8005e32:	6018      	str	r0, [r3, #0]
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	423000a0 	.word	0x423000a0

08005e3c <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER &= PWR_PWRCTRL_MASK;
 8005e3c:	4b04      	ldr	r3, [pc, #16]	; (8005e50 <SDIO_SetPowerState+0x14>)
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	f022 0203 	bic.w	r2, r2, #3
 8005e44:	601a      	str	r2, [r3, #0]
  SDIO->POWER |= SDIO_PowerState;
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	4310      	orrs	r0, r2
 8005e4a:	6018      	str	r0, [r3, #0]
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	40018000 	.word	0x40018000

08005e54 <SDIO_GetPowerState>:
  * - 0x02: Power UP
  * - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 8005e54:	4b02      	ldr	r3, [pc, #8]	; (8005e60 <SDIO_GetPowerState+0xc>)
 8005e56:	6818      	ldr	r0, [r3, #0]
}
 8005e58:	f000 0003 	and.w	r0, r0, #3
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	40018000 	.word	0x40018000

08005e64 <SDIO_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8005e64:	4b04      	ldr	r3, [pc, #16]	; (8005e78 <SDIO_ITConfig+0x14>)
 8005e66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005e68:	b919      	cbnz	r1, 8005e72 <SDIO_ITConfig+0xe>
    SDIO->MASK |= SDIO_IT;
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 8005e6a:	ea22 0000 	bic.w	r0, r2, r0
 8005e6e:	63d8      	str	r0, [r3, #60]	; 0x3c
 8005e70:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8005e72:	4310      	orrs	r0, r2
 8005e74:	63d8      	str	r0, [r3, #60]	; 0x3c
 8005e76:	4770      	bx	lr
 8005e78:	40018000 	.word	0x40018000

08005e7c <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8005e7c:	4b01      	ldr	r3, [pc, #4]	; (8005e84 <SDIO_DMACmd+0x8>)
 8005e7e:	6018      	str	r0, [r3, #0]
 8005e80:	4770      	bx	lr
 8005e82:	bf00      	nop
 8005e84:	4230058c 	.word	0x4230058c

08005e88 <SDIO_SendCommand>:
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8005e88:	6802      	ldr	r2, [r0, #0]
 8005e8a:	4b09      	ldr	r3, [pc, #36]	; (8005eb0 <SDIO_SendCommand+0x28>)
  *   structure that contains the configuration information 
  *   for the SDIO command.
  * @retval : None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8005e8c:	b430      	push	{r4, r5}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8005e8e:	609a      	str	r2, [r3, #8]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8005e90:	1d01      	adds	r1, r0, #4
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8005e92:	68da      	ldr	r2, [r3, #12]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8005e94:	c932      	ldmia	r1, {r1, r4, r5}
 8005e96:	6900      	ldr	r0, [r0, #16]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8005e98:	4321      	orrs	r1, r4
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8005e9a:	4329      	orrs	r1, r5
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8005e9c:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8005ea0:	4301      	orrs	r1, r0
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8005ea2:	f022 0207 	bic.w	r2, r2, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8005ea6:	430a      	orrs	r2, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8005ea8:	60da      	str	r2, [r3, #12]
}
 8005eaa:	bc30      	pop	{r4, r5}
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	40018000 	.word	0x40018000

08005eb4 <SDIO_CmdStructInit>:
  * @retval : None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 8005eb8:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 8005eba:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 8005ebc:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 8005ebe:	6103      	str	r3, [r0, #16]
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop

08005ec4 <SDIO_GetCommandResponse>:
  * @param  None
  * @retval : Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 8005ec4:	4b01      	ldr	r3, [pc, #4]	; (8005ecc <SDIO_GetCommandResponse+0x8>)
 8005ec6:	6918      	ldr	r0, [r3, #16]
}
 8005ec8:	b2c0      	uxtb	r0, r0
 8005eca:	4770      	bx	lr
 8005ecc:	40018000 	.word	0x40018000

08005ed0 <SDIO_GetResponse>:
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));
  
  return (*(__IO uint32_t *)(SDIO_RESP_ADDR + SDIO_RESP)); 
 8005ed0:	4b01      	ldr	r3, [pc, #4]	; (8005ed8 <SDIO_GetResponse+0x8>)
 8005ed2:	58c0      	ldr	r0, [r0, r3]
}
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	40018014 	.word	0x40018014

08005edc <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8005edc:	6802      	ldr	r2, [r0, #0]
 8005ede:	4b09      	ldr	r3, [pc, #36]	; (8005f04 <SDIO_DataConfig+0x28>)
  *   structure that contains the configuration information 
  *   for the SDIO command.
  * @retval : None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8005ee0:	b430      	push	{r4, r5}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8005ee2:	625a      	str	r2, [r3, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8005ee4:	6842      	ldr	r2, [r0, #4]
 8005ee6:	629a      	str	r2, [r3, #40]	; 0x28
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8005ee8:	68c1      	ldr	r1, [r0, #12]
 8005eea:	6882      	ldr	r2, [r0, #8]
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8005eec:	6905      	ldr	r5, [r0, #16]
 8005eee:	6944      	ldr	r4, [r0, #20]
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8005ef0:	430a      	orrs	r2, r1
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8005ef2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8005ef4:	432a      	orrs	r2, r5
 8005ef6:	4322      	orrs	r2, r4

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 8005ef8:	f020 00f7 	bic.w	r0, r0, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8005efc:	4302      	orrs	r2, r0
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8005efe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005f00:	bc30      	pop	{r4, r5}
 8005f02:	4770      	bx	lr
 8005f04:	40018000 	.word	0x40018000

08005f08 <SDIO_DataStructInit>:
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f0e:	e880 000c 	stmia.w	r0, {r2, r3}
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 8005f12:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8005f14:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 8005f16:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 8005f18:	6143      	str	r3, [r0, #20]
 8005f1a:	4770      	bx	lr

08005f1c <SDIO_GetDataCounter>:
  * @param  None
  * @retval : Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
  return SDIO->DCOUNT;
 8005f1c:	4b01      	ldr	r3, [pc, #4]	; (8005f24 <SDIO_GetDataCounter+0x8>)
 8005f1e:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	40018000 	.word	0x40018000

08005f28 <SDIO_ReadData>:
  * @param  None
  * @retval : Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 8005f28:	4b01      	ldr	r3, [pc, #4]	; (8005f30 <SDIO_ReadData+0x8>)
 8005f2a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8005f2e:	4770      	bx	lr
 8005f30:	40018000 	.word	0x40018000

08005f34 <SDIO_WriteData>:
  * @param Data: 32-bit data word to write.
  * @retval : None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 8005f34:	4b01      	ldr	r3, [pc, #4]	; (8005f3c <SDIO_WriteData+0x8>)
 8005f36:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 8005f3a:	4770      	bx	lr
 8005f3c:	40018000 	.word	0x40018000

08005f40 <SDIO_GetFIFOCount>:
  * @param  None
  * @retval : Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
  return SDIO->FIFOCNT;
 8005f40:	4b01      	ldr	r3, [pc, #4]	; (8005f48 <SDIO_GetFIFOCount+0x8>)
 8005f42:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	40018000 	.word	0x40018000

08005f4c <SDIO_StartSDIOReadWait>:
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 8005f4c:	4b01      	ldr	r3, [pc, #4]	; (8005f54 <SDIO_StartSDIOReadWait+0x8>)
 8005f4e:	6018      	str	r0, [r3, #0]
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	423005a0 	.word	0x423005a0

08005f58 <SDIO_StopSDIOReadWait>:
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 8005f58:	4b01      	ldr	r3, [pc, #4]	; (8005f60 <SDIO_StopSDIOReadWait+0x8>)
 8005f5a:	6018      	str	r0, [r3, #0]
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	423005a4 	.word	0x423005a4

08005f64 <SDIO_SetSDIOReadWaitMode>:
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 8005f64:	4b01      	ldr	r3, [pc, #4]	; (8005f6c <SDIO_SetSDIOReadWaitMode+0x8>)
 8005f66:	6018      	str	r0, [r3, #0]
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	423005a8 	.word	0x423005a8

08005f70 <SDIO_SetSDIOOperation>:
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 8005f70:	4b01      	ldr	r3, [pc, #4]	; (8005f78 <SDIO_SetSDIOOperation+0x8>)
 8005f72:	6018      	str	r0, [r3, #0]
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	423005ac 	.word	0x423005ac

08005f7c <SDIO_SendSDIOSuspendCmd>:
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 8005f7c:	4b01      	ldr	r3, [pc, #4]	; (8005f84 <SDIO_SendSDIOSuspendCmd+0x8>)
 8005f7e:	6018      	str	r0, [r3, #0]
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop
 8005f84:	423001ac 	.word	0x423001ac

08005f88 <SDIO_CommandCompletionCmd>:
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 8005f88:	4b01      	ldr	r3, [pc, #4]	; (8005f90 <SDIO_CommandCompletionCmd+0x8>)
 8005f8a:	6018      	str	r0, [r3, #0]
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	423001b0 	.word	0x423001b0

08005f94 <SDIO_CEATAITCmd>:
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 8005f94:	f000 0001 	and.w	r0, r0, #1
 8005f98:	4b02      	ldr	r3, [pc, #8]	; (8005fa4 <SDIO_CEATAITCmd+0x10>)
 8005f9a:	f080 0001 	eor.w	r0, r0, #1
 8005f9e:	6018      	str	r0, [r3, #0]
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	423001b4 	.word	0x423001b4

08005fa8 <SDIO_SendCEATACmd>:
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 8005fa8:	4b01      	ldr	r3, [pc, #4]	; (8005fb0 <SDIO_SendCEATACmd+0x8>)
 8005faa:	6018      	str	r0, [r3, #0]
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	423001b8 	.word	0x423001b8

08005fb4 <SDIO_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 8005fb4:	4b03      	ldr	r3, [pc, #12]	; (8005fc4 <SDIO_GetFlagStatus+0x10>)
 8005fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fb8:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005fba:	bf0c      	ite	eq
 8005fbc:	2000      	moveq	r0, #0
 8005fbe:	2001      	movne	r0, #1
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	40018000 	.word	0x40018000

08005fc8 <SDIO_ClearFlag>:
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 8005fc8:	4b01      	ldr	r3, [pc, #4]	; (8005fd0 <SDIO_ClearFlag+0x8>)
 8005fca:	6398      	str	r0, [r3, #56]	; 0x38
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	40018000 	.word	0x40018000

08005fd4 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8005fd4:	4b03      	ldr	r3, [pc, #12]	; (8005fe4 <SDIO_GetITStatus+0x10>)
 8005fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fd8:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005fda:	bf0c      	ite	eq
 8005fdc:	2000      	moveq	r0, #0
 8005fde:	2001      	movne	r0, #1
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	40018000 	.word	0x40018000

08005fe8 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8005fe8:	4b01      	ldr	r3, [pc, #4]	; (8005ff0 <SDIO_ClearITPendingBit+0x8>)
 8005fea:	6398      	str	r0, [r3, #56]	; 0x38
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	40018000 	.word	0x40018000

08005ff4 <SPI_I2S_DeInit>:
  *   reset values (Affects also the I2Ss).
  * @param SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval : None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8005ff4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(uint32_t*)&SPIx)
 8005ff6:	4b18      	ldr	r3, [pc, #96]	; (8006058 <SPI_I2S_DeInit+0x64>)
 8005ff8:	4298      	cmp	r0, r3
 8005ffa:	d020      	beq.n	800603e <SPI_I2S_DeInit+0x4a>
 8005ffc:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 8006000:	4298      	cmp	r0, r3
 8006002:	d010      	beq.n	8006026 <SPI_I2S_DeInit+0x32>
 8006004:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 8006008:	4298      	cmp	r0, r3
 800600a:	d000      	beq.n	800600e <SPI_I2S_DeInit+0x1a>
 800600c:	bd08      	pop	{r3, pc}
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
      break;
    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 800600e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006012:	2101      	movs	r1, #1
 8006014:	f7ff fdd2 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 8006018:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 800601c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006020:	2100      	movs	r1, #0
 8006022:	f7ff bdcb 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
  
  switch (*(uint32_t*)&SPIx)
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8006026:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800602a:	2101      	movs	r1, #1
 800602c:	f7ff fdba 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 8006030:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8006034:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006038:	2100      	movs	r1, #0
 800603a:	f7ff bdb3 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
      break;
    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 800603e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006042:	2101      	movs	r1, #1
 8006044:	f7ff fdba 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
      break;
    default:
      break;
  }
}
 8006048:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 800604c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006050:	2100      	movs	r1, #0
 8006052:	f7ff bdb3 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
 8006056:	bf00      	nop
 8006058:	40003c00 	.word	0x40003c00

0800605c <SPI_Init>:
  *   contains the configuration information for the specified
  *   SPI peripheral.
  * @retval : None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 800605c:	b4f0      	push	{r4, r5, r6, r7}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800605e:	880b      	ldrh	r3, [r1, #0]
 8006060:	884c      	ldrh	r4, [r1, #2]
 8006062:	888a      	ldrh	r2, [r1, #4]
 8006064:	431c      	orrs	r4, r3
 8006066:	88cb      	ldrh	r3, [r1, #6]
 8006068:	4314      	orrs	r4, r2
 800606a:	890a      	ldrh	r2, [r1, #8]
 800606c:	431c      	orrs	r4, r3
 800606e:	894b      	ldrh	r3, [r1, #10]
 8006070:	898f      	ldrh	r7, [r1, #12]
 8006072:	4322      	orrs	r2, r4
  assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8006074:	8805      	ldrh	r5, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006076:	89ce      	ldrh	r6, [r1, #14]
 8006078:	431a      	orrs	r2, r3
 800607a:	433a      	orrs	r2, r7
 800607c:	4332      	orrs	r2, r6
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 800607e:	f405 5341 	and.w	r3, r5, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006082:	4313      	orrs	r3, r2
 8006084:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8006086:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8006088:	8b83      	ldrh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800608a:	8a0a      	ldrh	r2, [r1, #16]
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 800608c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006090:	041b      	lsls	r3, r3, #16
 8006092:	0c1b      	lsrs	r3, r3, #16
 8006094:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
}
 8006096:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8006098:	8202      	strh	r2, [r0, #16]
}
 800609a:	4770      	bx	lr

0800609c <I2S_Init>:
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 800609c:	8b83      	ldrh	r3, [r0, #28]
  *   contains the configuration information for the specified
  *   SPI peripheral configured in I2S mode.
  * @retval : None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 800609e:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80060a0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80060a4:	f023 030f 	bic.w	r3, r3, #15
 80060a8:	041b      	lsls	r3, r3, #16
  SPIx->I2SPR = 0x0002;
 80060aa:	2202      	movs	r2, #2
  assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80060ac:	0c1b      	lsrs	r3, r3, #16
 80060ae:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 80060b0:	8402      	strh	r2, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80060b2:	890b      	ldrh	r3, [r1, #8]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80060b4:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80060b6:	4293      	cmp	r3, r2
  *   contains the configuration information for the specified
  *   SPI peripheral configured in I2S mode.
  * @retval : None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80060b8:	b087      	sub	sp, #28
 80060ba:	4605      	mov	r5, r0
 80060bc:	460c      	mov	r4, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80060be:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80060c0:	d034      	beq.n	800612c <I2S_Init+0x90>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 80060c2:	888b      	ldrh	r3, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 80060c4:	a801      	add	r0, sp, #4
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 80060c6:	2b00      	cmp	r3, #0
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 80060c8:	bf14      	ite	ne
 80060ca:	2702      	movne	r7, #2
 80060cc:	2701      	moveq	r7, #1
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 80060ce:	f7ff fcf5 	bl	8005abc <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80060d2:	88e2      	ldrh	r2, [r4, #6]
 80060d4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80060d8:	d02a      	beq.n	8006130 <I2S_Init+0x94>
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 80060da:	8923      	ldrh	r3, [r4, #8]
 80060dc:	017f      	lsls	r7, r7, #5
 80060de:	fb03 f707 	mul.w	r7, r3, r7
 80060e2:	9b01      	ldr	r3, [sp, #4]
 80060e4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80060e8:	005b      	lsls	r3, r3, #1
 80060ea:	fbb3 f3f7 	udiv	r3, r3, r7
 80060ee:	3305      	adds	r3, #5
 80060f0:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 80060f2:	4915      	ldr	r1, [pc, #84]	; (8006148 <I2S_Init+0xac>)
 80060f4:	fba1 0303 	umull	r0, r3, r1, r3
 80060f8:	08db      	lsrs	r3, r3, #3
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 80060fa:	0859      	lsrs	r1, r3, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 80060fc:	1e88      	subs	r0, r1, #2
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 80060fe:	f003 0301 	and.w	r3, r3, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8006102:	28fd      	cmp	r0, #253	; 0xfd
 8006104:	bf94      	ite	ls
 8006106:	ea41 2303 	orrls.w	r3, r1, r3, lsl #8
 800610a:	2302      	movhi	r3, #2
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 800610c:	8821      	ldrh	r1, [r4, #0]
 800610e:	8860      	ldrh	r0, [r4, #2]
 8006110:	4331      	orrs	r1, r6
 8006112:	88a7      	ldrh	r7, [r4, #4]
 8006114:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006118:	4301      	orrs	r1, r0
 800611a:	8960      	ldrh	r0, [r4, #10]
 800611c:	4339      	orrs	r1, r7
 800611e:	4301      	orrs	r1, r0
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8006120:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 8006122:	b289      	uxth	r1, r1
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
  }
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8006124:	842b      	strh	r3, [r5, #32]
  tmpreg |= (uint16_t)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */
  SPIx->I2SCFGR = tmpreg;
 8006126:	83a9      	strh	r1, [r5, #28]
}
 8006128:	b007      	add	sp, #28
 800612a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800612c:	88ca      	ldrh	r2, [r1, #6]
 800612e:	e7ed      	b.n	800610c <I2S_Init+0x70>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8006130:	9b01      	ldr	r3, [sp, #4]
 8006132:	8921      	ldrh	r1, [r4, #8]
 8006134:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	0209      	lsls	r1, r1, #8
 800613c:	fbb3 f3f1 	udiv	r3, r3, r1
 8006140:	3305      	adds	r3, #5
 8006142:	b29b      	uxth	r3, r3
 8006144:	e7d5      	b.n	80060f2 <I2S_Init+0x56>
 8006146:	bf00      	nop
 8006148:	cccccccd 	.word	0xcccccccd

0800614c <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800614c:	2300      	movs	r3, #0
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 800614e:	2207      	movs	r2, #7
 8006150:	8202      	strh	r2, [r0, #16]
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8006152:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8006154:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8006156:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8006158:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 800615a:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 800615c:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 800615e:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8006160:	81c3      	strh	r3, [r0, #14]
 8006162:	4770      	bx	lr

08006164 <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8006164:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8006166:	2202      	movs	r2, #2
 8006168:	8102      	strh	r2, [r0, #8]
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 800616a:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 800616c:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 800616e:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8006170:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8006172:	8143      	strh	r3, [r0, #10]
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop

08006178 <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006178:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800617a:	b929      	cbnz	r1, 8006188 <SPI_Cmd+0x10>
    SPIx->CR1 |= CR1_SPE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 800617c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006180:	041b      	lsls	r3, r3, #16
 8006182:	0c1b      	lsrs	r3, r3, #16
 8006184:	8003      	strh	r3, [r0, #0]
 8006186:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006188:	b29b      	uxth	r3, r3
 800618a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800618e:	8003      	strh	r3, [r0, #0]
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop

08006194 <I2S_Cmd>:
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8006194:	8b83      	ldrh	r3, [r0, #28]
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006196:	b929      	cbnz	r1, 80061a4 <I2S_Cmd+0x10>
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 8006198:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800619c:	041b      	lsls	r3, r3, #16
 800619e:	0c1b      	lsrs	r3, r3, #16
 80061a0:	8383      	strh	r3, [r0, #28]
 80061a2:	4770      	bx	lr
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80061aa:	8383      	strh	r3, [r0, #28]
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop

080061b0 <SPI_I2S_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
 80061b0:	2301      	movs	r3, #1
 80061b2:	0909      	lsrs	r1, r1, #4
 80061b4:	fa03 f101 	lsl.w	r1, r3, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 80061b8:	8883      	ldrh	r3, [r0, #4]
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
 80061ba:	b289      	uxth	r1, r1
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 80061bc:	b29b      	uxth	r3, r3
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
  if (NewState != DISABLE)
 80061be:	b91a      	cbnz	r2, 80061c8 <SPI_I2S_ITConfig+0x18>
    SPIx->CR2 |= itmask;
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 80061c0:	ea23 0101 	bic.w	r1, r3, r1
 80061c4:	8081      	strh	r1, [r0, #4]
 80061c6:	4770      	bx	lr
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)1 << itpos);
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 80061c8:	4319      	orrs	r1, r3
 80061ca:	8081      	strh	r1, [r0, #4]
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop

080061d0 <SPI_I2S_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80061d0:	8883      	ldrh	r3, [r0, #4]
 80061d2:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
 80061d4:	b91a      	cbnz	r2, 80061de <SPI_I2S_DMACmd+0xe>
    SPIx->CR2 |= SPI_I2S_DMAReq;
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 80061d6:	ea23 0101 	bic.w	r1, r3, r1
 80061da:	8081      	strh	r1, [r0, #4]
 80061dc:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80061de:	4319      	orrs	r1, r3
 80061e0:	8081      	strh	r1, [r0, #4]
 80061e2:	4770      	bx	lr

080061e4 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80061e4:	8181      	strh	r1, [r0, #12]
 80061e6:	4770      	bx	lr

080061e8 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80061e8:	8980      	ldrh	r0, [r0, #12]
}
 80061ea:	b280      	uxth	r0, r0
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop

080061f0 <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 80061f0:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 80061f4:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80061f6:	8803      	ldrh	r3, [r0, #0]
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 80061f8:	d004      	beq.n	8006204 <SPI_NSSInternalSoftwareConfig+0x14>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006200:	8003      	strh	r3, [r0, #0]
 8006202:	4770      	bx	lr
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8006204:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006208:	041b      	lsls	r3, r3, #16
 800620a:	0c1b      	lsrs	r3, r3, #16
 800620c:	8003      	strh	r3, [r0, #0]
 800620e:	4770      	bx	lr

08006210 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8006210:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006212:	b929      	cbnz	r1, 8006220 <SPI_SSOutputCmd+0x10>
    SPIx->CR2 |= CR2_SSOE_Set;
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8006214:	f023 0304 	bic.w	r3, r3, #4
 8006218:	041b      	lsls	r3, r3, #16
 800621a:	0c1b      	lsrs	r3, r3, #16
 800621c:	8083      	strh	r3, [r0, #4]
 800621e:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8006220:	b29b      	uxth	r3, r3
 8006222:	f043 0304 	orr.w	r3, r3, #4
 8006226:	8083      	strh	r3, [r0, #4]
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop

0800622c <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 800622c:	8803      	ldrh	r3, [r0, #0]
 800622e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006232:	041b      	lsls	r3, r3, #16
 8006234:	0c1b      	lsrs	r3, r3, #16
 8006236:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8006238:	8803      	ldrh	r3, [r0, #0]
 800623a:	b29b      	uxth	r3, r3
 800623c:	4319      	orrs	r1, r3
 800623e:	8001      	strh	r1, [r0, #0]
 8006240:	4770      	bx	lr
 8006242:	bf00      	nop

08006244 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8006244:	8803      	ldrh	r3, [r0, #0]
 8006246:	b29b      	uxth	r3, r3
 8006248:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800624c:	8003      	strh	r3, [r0, #0]
 800624e:	4770      	bx	lr

08006250 <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8006250:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006252:	b929      	cbnz	r1, 8006260 <SPI_CalculateCRC+0x10>
    SPIx->CR1 |= CR1_CRCEN_Set;
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8006254:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006258:	041b      	lsls	r3, r3, #16
 800625a:	0c1b      	lsrs	r3, r3, #16
 800625c:	8003      	strh	r3, [r0, #0]
 800625e:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8006260:	b29b      	uxth	r3, r3
 8006262:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006266:	8003      	strh	r3, [r0, #0]
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop

0800626c <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 800626c:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 800626e:	bf14      	ite	ne
 8006270:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8006272:	8a80      	ldrheq	r0, [r0, #20]
 8006274:	b280      	uxth	r0, r0
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8006276:	4770      	bx	lr

08006278 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8006278:	8a00      	ldrh	r0, [r0, #16]
}
 800627a:	b280      	uxth	r0, r0
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop

08006280 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8006280:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8006284:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8006286:	d005      	beq.n	8006294 <SPI_BiDirectionalLineConfig+0x14>
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8006288:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800628c:	041b      	lsls	r3, r3, #16
 800628e:	0c1b      	lsrs	r3, r3, #16
 8006290:	8003      	strh	r3, [r0, #0]
 8006292:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8006294:	b29b      	uxth	r3, r3
 8006296:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800629a:	8003      	strh	r3, [r0, #0]
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop

080062a0 <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80062a0:	8903      	ldrh	r3, [r0, #8]
 80062a2:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 80062a4:	bf0c      	ite	eq
 80062a6:	2000      	moveq	r0, #0
 80062a8:	2001      	movne	r0, #1
 80062aa:	4770      	bx	lr

080062ac <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 80062ac:	43c9      	mvns	r1, r1
 80062ae:	b289      	uxth	r1, r1
 80062b0:	8101      	strh	r1, [r0, #8]
 80062b2:	4770      	bx	lr

080062b4 <SPI_I2S_GetITStatus>:
  uint16_t itpos = 0, itmask = 0, enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
  /* Get the SPI/I2S IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
 80062b4:	f001 030f 	and.w	r3, r1, #15
 80062b8:	2201      	movs	r2, #1
 80062ba:	fa02 f303 	lsl.w	r3, r2, r3
  * @arg SPI_IT_CRCERR: CRC Error interrupt.
  * @arg I2S_IT_UDR: Underrun Error interrupt.
  * @retval : The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 80062be:	b410      	push	{r4}
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80062c0:	8884      	ldrh	r4, [r0, #4]
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 80062c2:	8900      	ldrh	r0, [r0, #8]
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80062c4:	b2a4      	uxth	r4, r4
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 80062c6:	b280      	uxth	r0, r0
 80062c8:	4018      	ands	r0, r3
 80062ca:	d005      	beq.n	80062d8 <SPI_I2S_GetITStatus+0x24>
  /* Get the SPI/I2S IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (uint16_t)((uint16_t)0x01 << itmask);
 80062cc:	0909      	lsrs	r1, r1, #4
 80062ce:	408a      	lsls	r2, r1
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 80062d0:	4214      	tst	r4, r2
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 80062d2:	bf0c      	ite	eq
 80062d4:	2000      	moveq	r0, #0
 80062d6:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 80062d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop

080062e0 <SPI_I2S_ClearITPendingBit>:
  uint16_t itpos = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
  /* Get the SPI IT index */
  itpos = (uint16_t)((uint16_t)0x01 << (SPI_I2S_IT & (uint8_t)0x0F));
 80062e0:	f001 010f 	and.w	r1, r1, #15
 80062e4:	2301      	movs	r3, #1
 80062e6:	408b      	lsls	r3, r1
  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 80062e8:	43db      	mvns	r3, r3
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	8103      	strh	r3, [r0, #8]
 80062ee:	4770      	bx	lr

080062f0 <TIM_DeInit>:
  *   reset values.
  * @param TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval : None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 80062f0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 80062f2:	4b3a      	ldr	r3, [pc, #232]	; (80063dc <TIM_DeInit+0xec>)
 80062f4:	4298      	cmp	r0, r3
 80062f6:	d065      	beq.n	80063c4 <TIM_DeInit+0xd4>
 80062f8:	d916      	bls.n	8006328 <TIM_DeInit+0x38>
 80062fa:	4b39      	ldr	r3, [pc, #228]	; (80063e0 <TIM_DeInit+0xf0>)
 80062fc:	4298      	cmp	r0, r3
 80062fe:	d057      	beq.n	80063b0 <TIM_DeInit+0xc0>
 8006300:	d934      	bls.n	800636c <TIM_DeInit+0x7c>
 8006302:	4b38      	ldr	r3, [pc, #224]	; (80063e4 <TIM_DeInit+0xf4>)
 8006304:	4298      	cmp	r0, r3
 8006306:	d025      	beq.n	8006354 <TIM_DeInit+0x64>
 8006308:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800630c:	4298      	cmp	r0, r3
 800630e:	d163      	bne.n	80063d8 <TIM_DeInit+0xe8>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8006310:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006314:	2101      	movs	r1, #1
 8006316:	f7ff fc45 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 800631a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 800631e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006322:	2100      	movs	r1, #0
 8006324:	f7ff bc3e 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 8006328:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800632c:	4298      	cmp	r0, r3
 800632e:	d02b      	beq.n	8006388 <TIM_DeInit+0x98>
 8006330:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006334:	4298      	cmp	r0, r3
 8006336:	d003      	beq.n	8006340 <TIM_DeInit+0x50>
 8006338:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800633c:	d02e      	beq.n	800639c <TIM_DeInit+0xac>
 800633e:	bd08      	pop	{r3, pc}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8006340:	2004      	movs	r0, #4
 8006342:	2101      	movs	r1, #1
 8006344:	f7ff fc3a 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8006348:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800634c:	2004      	movs	r0, #4
 800634e:	2100      	movs	r1, #0
 8006350:	f7ff bc34 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8006354:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006358:	2101      	movs	r1, #1
 800635a:	f7ff fc23 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 800635e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 
  switch (*(uint32_t*)&TIMx)
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8006362:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006366:	2100      	movs	r1, #0
 8006368:	f7ff bc1c 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(uint32_t*)&TIMx)
 800636c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006370:	4298      	cmp	r0, r3
 8006372:	d132      	bne.n	80063da <TIM_DeInit+0xea>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8006374:	2010      	movs	r0, #16
 8006376:	2101      	movs	r1, #1
 8006378:	f7ff fc20 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 800637c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8006380:	2010      	movs	r0, #16
 8006382:	2100      	movs	r1, #0
 8006384:	f7ff bc1a 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8006388:	2002      	movs	r0, #2
 800638a:	2101      	movs	r1, #1
 800638c:	f7ff fc16 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8006390:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8006394:	2002      	movs	r0, #2
 8006396:	2100      	movs	r1, #0
 8006398:	f7ff bc10 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 800639c:	2001      	movs	r0, #1
 800639e:	4601      	mov	r1, r0
 80063a0:	f7ff fc0c 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 80063a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80063a8:	2001      	movs	r0, #1
 80063aa:	2100      	movs	r1, #0
 80063ac:	f7ff bc06 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 80063b0:	2020      	movs	r0, #32
 80063b2:	2101      	movs	r1, #1
 80063b4:	f7ff fc02 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 80063b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80063bc:	2020      	movs	r0, #32
 80063be:	2100      	movs	r1, #0
 80063c0:	f7ff bbfc 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 80063c4:	2008      	movs	r0, #8
 80063c6:	2101      	movs	r1, #1
 80063c8:	f7ff fbf8 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 80063cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 80063d0:	2008      	movs	r0, #8
 80063d2:	2100      	movs	r1, #0
 80063d4:	f7ff bbf2 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
 80063d8:	bd08      	pop	{r3, pc}
 80063da:	bd08      	pop	{r3, pc}
 80063dc:	40000c00 	.word	0x40000c00
 80063e0:	40001400 	.word	0x40001400
 80063e4:	40012c00 	.word	0x40012c00

080063e8 <TIM_TimeBaseInit>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80063e8:	8803      	ldrh	r3, [r0, #0]
  *   structure that contains the configuration information for
  *   the specified TIM peripheral.
  * @retval : None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80063ea:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80063ec:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80063f0:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80063f2:	8805      	ldrh	r5, [r0, #0]
 80063f4:	88ca      	ldrh	r2, [r1, #6]
 80063f6:	884b      	ldrh	r3, [r1, #2]
 80063f8:	b2ad      	uxth	r5, r5
 80063fa:	4315      	orrs	r5, r2
 80063fc:	431d      	orrs	r5, r3
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 80063fe:	4b0b      	ldr	r3, [pc, #44]	; (800642c <TIM_TimeBaseInit+0x44>)
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8006400:	888c      	ldrh	r4, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8006402:	880a      	ldrh	r2, [r1, #0]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8006404:	b2ad      	uxth	r5, r5
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 8006406:	4298      	cmp	r0, r3
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8006408:	8005      	strh	r5, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800640a:	8584      	strh	r4, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800640c:	8502      	strh	r2, [r0, #40]	; 0x28
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
 800640e:	d007      	beq.n	8006420 <TIM_TimeBaseInit+0x38>
 8006410:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006414:	4298      	cmp	r0, r3
 8006416:	d003      	beq.n	8006420 <TIM_TimeBaseInit+0x38>
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
}
 8006418:	bc30      	pop	{r4, r5}
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800641a:	2301      	movs	r3, #1
 800641c:	8283      	strh	r3, [r0, #20]
}
 800641e:	4770      	bx	lr
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8006420:	7a0b      	ldrb	r3, [r1, #8]
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
}
 8006422:	bc30      	pop	{r4, r5}
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if (((*(uint32_t*)&TIMx) == TIM1_BASE) || ((*(uint32_t*)&TIMx) == TIM8_BASE))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8006424:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8006426:	2301      	movs	r3, #1
 8006428:	8283      	strh	r3, [r0, #20]
}
 800642a:	4770      	bx	lr
 800642c:	40012c00 	.word	0x40012c00

08006430 <TIM_OC1Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006430:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8006432:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006434:	f023 0301 	bic.w	r3, r3, #1
 8006438:	041b      	lsls	r3, r3, #16
 800643a:	0c1b      	lsrs	r3, r3, #16
 800643c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800643e:	8c02      	ldrh	r2, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006440:	890d      	ldrh	r5, [r1, #8]
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006442:	8884      	ldrh	r4, [r0, #4]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006444:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006448:	8b03      	ldrh	r3, [r0, #24]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800644a:	ea4c 0c05 	orr.w	ip, ip, r5
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800644e:	f022 0202 	bic.w	r2, r2, #2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006456:	4d16      	ldr	r5, [pc, #88]	; (80064b0 <TIM_OC1Init+0x80>)
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006458:	880f      	ldrh	r7, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800645a:	0412      	lsls	r2, r2, #16
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 800645c:	041b      	lsls	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800645e:	88ce      	ldrh	r6, [r1, #6]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8006460:	0c12      	lsrs	r2, r2, #16
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006462:	0c1b      	lsrs	r3, r3, #16
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8006464:	fa1f fc8c 	uxth.w	ip, ip
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006468:	42a8      	cmp	r0, r5
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800646a:	b2a4      	uxth	r4, r4
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800646c:	ea4c 0202 	orr.w	r2, ip, r2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006470:	ea43 0307 	orr.w	r3, r3, r7
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8006474:	8686      	strh	r6, [r0, #52]	; 0x34
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006476:	d008      	beq.n	800648a <TIM_OC1Init+0x5a>
 8006478:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800647c:	42a8      	cmp	r0, r5
 800647e:	d004      	beq.n	800648a <TIM_OC1Init+0x5a>
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006480:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006482:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006484:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006486:	8402      	strh	r2, [r0, #32]
}
 8006488:	4770      	bx	lr
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800648a:	894e      	ldrh	r6, [r1, #10]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800648c:	89cf      	ldrh	r7, [r1, #14]
 800648e:	898d      	ldrh	r5, [r1, #12]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8006490:	f022 0208 	bic.w	r2, r2, #8
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8006494:	4332      	orrs	r2, r6
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8006496:	433d      	orrs	r5, r7
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8006498:	888e      	ldrh	r6, [r1, #4]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800649a:	f647 41ff 	movw	r1, #31999	; 0x7cff
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 800649e:	f022 0204 	bic.w	r2, r2, #4
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80064a2:	b2ad      	uxth	r5, r5
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 80064a4:	4021      	ands	r1, r4
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80064a6:	4332      	orrs	r2, r6
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80064a8:	ea45 0401 	orr.w	r4, r5, r1
 80064ac:	e7e8      	b.n	8006480 <TIM_OC1Init+0x50>
 80064ae:	bf00      	nop
 80064b0:	40012c00 	.word	0x40012c00

080064b4 <TIM_OC2Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80064b4:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80064b6:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80064b8:	f023 0310 	bic.w	r3, r3, #16
 80064bc:	041b      	lsls	r3, r3, #16
 80064be:	0c1b      	lsrs	r3, r3, #16
 80064c0:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80064c2:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064c4:	8884      	ldrh	r4, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80064c6:	f022 0220 	bic.w	r2, r2, #32
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064ca:	8b03      	ldrh	r3, [r0, #24]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80064cc:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80064ce:	0412      	lsls	r2, r2, #16
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80064d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80064d4:	0c12      	lsrs	r2, r2, #16
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80064d6:	f8b1 c000 	ldrh.w	ip, [r1]
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80064da:	884f      	ldrh	r7, [r1, #2]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80064dc:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80064e0:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80064e2:	4d18      	ldr	r5, [pc, #96]	; (8006544 <TIM_OC2Init+0x90>)
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80064e4:	0c1b      	lsrs	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80064e6:	88ce      	ldrh	r6, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80064e8:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80064ec:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80064f0:	42a8      	cmp	r0, r5
  TIMx->CCER &= CCER_CC2E_Reset;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064f2:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80064f4:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80064f6:	b292      	uxth	r2, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80064f8:	8706      	strh	r6, [r0, #56]	; 0x38
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 80064fa:	d008      	beq.n	800650e <TIM_OC2Init+0x5a>
 80064fc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006500:	42a8      	cmp	r0, r5
 8006502:	d004      	beq.n	800650e <TIM_OC2Init+0x5a>
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006504:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006506:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006508:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800650a:	8402      	strh	r2, [r0, #32]
}
 800650c:	4770      	bx	lr
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 800650e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8006512:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8006516:	b292      	uxth	r2, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8006518:	f247 36ff 	movw	r6, #29695	; 0x73ff
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800651c:	898f      	ldrh	r7, [r1, #12]
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800651e:	ea42 1c0c 	orr.w	ip, r2, ip, lsl #4
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8006522:	4026      	ands	r6, r4
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8006524:	f64f 75bf 	movw	r5, #65471	; 0xffbf
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8006528:	888a      	ldrh	r2, [r1, #4]
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800652a:	89cc      	ldrh	r4, [r1, #14]
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 800652c:	ea0c 0505 	and.w	r5, ip, r5
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8006530:	ea46 0687 	orr.w	r6, r6, r7, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8006534:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8006538:	ea46 0484 	orr.w	r4, r6, r4, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800653c:	b292      	uxth	r2, r2
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800653e:	b2a4      	uxth	r4, r4
 8006540:	e7e0      	b.n	8006504 <TIM_OC2Init+0x50>
 8006542:	bf00      	nop
 8006544:	40012c00 	.word	0x40012c00

08006548 <TIM_OC3Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006548:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800654a:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800654c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006550:	041b      	lsls	r3, r3, #16
 8006552:	0c1b      	lsrs	r3, r3, #16
 8006554:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006556:	8c02      	ldrh	r2, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8006558:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800655a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  TIMx->CCER &= CCER_CC3E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800655e:	8884      	ldrh	r4, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8006560:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006562:	8b83      	ldrh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8006564:	0c12      	lsrs	r2, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006566:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800656a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 800656e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006572:	4d18      	ldr	r5, [pc, #96]	; (80065d4 <TIM_OC3Init+0x8c>)
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006574:	880f      	ldrh	r7, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8006576:	041b      	lsls	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8006578:	88ce      	ldrh	r6, [r1, #6]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 800657a:	0c1b      	lsrs	r3, r3, #16
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800657c:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006580:	42a8      	cmp	r0, r5
  TIMx->CCER &= CCER_CC3E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006582:	b2a4      	uxth	r4, r4
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8006584:	b292      	uxth	r2, r2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8006586:	ea43 0307 	orr.w	r3, r3, r7
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800658a:	8786      	strh	r6, [r0, #60]	; 0x3c
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 800658c:	d008      	beq.n	80065a0 <TIM_OC3Init+0x58>
 800658e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006592:	42a8      	cmp	r0, r5
 8006594:	d004      	beq.n	80065a0 <TIM_OC3Init+0x58>
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006596:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006598:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800659a:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800659c:	8402      	strh	r2, [r0, #32]
}
 800659e:	4770      	bx	lr
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80065a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80065a4:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80065a8:	b292      	uxth	r2, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80065aa:	f644 76ff 	movw	r6, #20479	; 0x4fff
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80065ae:	898f      	ldrh	r7, [r1, #12]
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80065b0:	ea42 2c0c 	orr.w	ip, r2, ip, lsl #8
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80065b4:	4026      	ands	r6, r4
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80065b6:	f64f 35ff 	movw	r5, #64511	; 0xfbff
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80065ba:	888a      	ldrh	r2, [r1, #4]
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80065bc:	89cc      	ldrh	r4, [r1, #14]
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80065be:	ea0c 0505 	and.w	r5, ip, r5
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80065c2:	ea46 1607 	orr.w	r6, r6, r7, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80065c6:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80065ca:	ea46 1404 	orr.w	r4, r6, r4, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80065ce:	b292      	uxth	r2, r2
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80065d0:	b2a4      	uxth	r4, r4
 80065d2:	e7e0      	b.n	8006596 <TIM_OC3Init+0x4e>
 80065d4:	40012c00 	.word	0x40012c00

080065d8 <TIM_OC4Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80065d8:	8c03      	ldrh	r3, [r0, #32]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80065da:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80065dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065e0:	041b      	lsls	r3, r3, #16
 80065e2:	0c1b      	lsrs	r3, r3, #16
 80065e4:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065e6:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065e8:	8884      	ldrh	r4, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80065ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065ee:	8b83      	ldrh	r3, [r0, #28]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80065f0:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80065f2:	0412      	lsls	r2, r2, #16
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80065f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80065f8:	0c12      	lsrs	r2, r2, #16
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80065fa:	f8b1 c000 	ldrh.w	ip, [r1]
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80065fe:	884f      	ldrh	r7, [r1, #2]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8006600:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006604:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006606:	4d0f      	ldr	r5, [pc, #60]	; (8006644 <TIM_OC4Init+0x6c>)
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8006608:	0c1b      	lsrs	r3, r3, #16
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800660a:	88ce      	ldrh	r6, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800660c:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8006610:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006614:	42a8      	cmp	r0, r5
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006616:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8006618:	b29b      	uxth	r3, r3
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800661a:	b292      	uxth	r2, r2
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800661c:	f8a0 6040 	strh.w	r6, [r0, #64]	; 0x40
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
 8006620:	d008      	beq.n	8006634 <TIM_OC4Init+0x5c>
 8006622:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006626:	42a8      	cmp	r0, r5
 8006628:	d004      	beq.n	8006634 <TIM_OC4Init+0x5c>
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800662a:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800662c:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800662e:	bcf0      	pop	{r4, r5, r6, r7}
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006630:	8402      	strh	r2, [r0, #32]
}
 8006632:	4770      	bx	lr
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8006634:	8989      	ldrh	r1, [r1, #12]
  
  if((*(uint32_t*)&TIMx == TIM1_BASE) || (*(uint32_t*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8006636:	f3c4 040d 	ubfx	r4, r4, #0, #14
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800663a:	ea44 1481 	orr.w	r4, r4, r1, lsl #6
 800663e:	b2a4      	uxth	r4, r4
 8006640:	e7f3      	b.n	800662a <TIM_OC4Init+0x52>
 8006642:	bf00      	nop
 8006644:	40012c00 	.word	0x40012c00

08006648 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8006648:	880b      	ldrh	r3, [r1, #0]
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800664a:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800664c:	2b00      	cmp	r3, #0
 800664e:	d031      	beq.n	80066b4 <TIM_ICInit+0x6c>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8006650:	2b04      	cmp	r3, #4
 8006652:	d057      	beq.n	8006704 <TIM_ICInit+0xbc>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8006654:	2b08      	cmp	r3, #8
 8006656:	f000 8083 	beq.w	8006760 <TIM_ICInit+0x118>
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800665a:	8c02      	ldrh	r2, [r0, #32]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800665c:	884d      	ldrh	r5, [r1, #2]
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800665e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006662:	0412      	lsls	r2, r2, #16
 8006664:	0c12      	lsrs	r2, r2, #16
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006666:	888e      	ldrh	r6, [r1, #4]
 8006668:	890c      	ldrh	r4, [r1, #8]
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800666a:	8402      	strh	r2, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800666c:	8b83      	ldrh	r3, [r0, #28]
  tmpccer = TIMx->CCER;
 800666e:	8c02      	ldrh	r2, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006670:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006674:	051b      	lsls	r3, r3, #20
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8006676:	b292      	uxth	r2, r2
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006678:	0d1b      	lsrs	r3, r3, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 800667a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 800667e:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8006682:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 8006686:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800668a:	b292      	uxth	r2, r2
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8) | (uint16_t)(TIM_ICFilter << 12);
 800668c:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800668e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006692:	8383      	strh	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8006694:	8402      	strh	r2, [r0, #32]
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8006696:	8b83      	ldrh	r3, [r0, #28]
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8006698:	88ca      	ldrh	r2, [r1, #6]
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 800669a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800669e:	041b      	lsls	r3, r3, #16
 80066a0:	0c1b      	lsrs	r3, r3, #16
 80066a2:	8383      	strh	r3, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 80066a4:	8b83      	ldrh	r3, [r0, #28]
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	8383      	strh	r3, [r0, #28]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80066b0:	bcf0      	pop	{r4, r5, r6, r7}
 80066b2:	4770      	bx	lr
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80066b4:	8c02      	ldrh	r2, [r0, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80066b6:	888d      	ldrh	r5, [r1, #4]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80066b8:	f022 0201 	bic.w	r2, r2, #1
 80066bc:	0412      	lsls	r2, r2, #16
 80066be:	0c12      	lsrs	r2, r2, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80066c0:	890e      	ldrh	r6, [r1, #8]
 80066c2:	884c      	ldrh	r4, [r1, #2]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80066c4:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066c6:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80066c8:	8c03      	ldrh	r3, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
 80066ca:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80066cc:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80066d0:	f023 0302 	bic.w	r3, r3, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80066d4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80066d8:	041b      	lsls	r3, r3, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80066da:	f044 0401 	orr.w	r4, r4, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80066de:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80066e0:	0c1b      	lsrs	r3, r3, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 80066e2:	432a      	orrs	r2, r5
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80066e4:	4323      	orrs	r3, r4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066e6:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80066e8:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80066ea:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80066ec:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80066ee:	f023 030c 	bic.w	r3, r3, #12
 80066f2:	041b      	lsls	r3, r3, #16
 80066f4:	0c1b      	lsrs	r3, r3, #16
 80066f6:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80066f8:	8b03      	ldrh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80066fa:	bcf0      	pop	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	4313      	orrs	r3, r2
 8006700:	8303      	strh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006702:	4770      	bx	lr
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006704:	8c02      	ldrh	r2, [r0, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006706:	884e      	ldrh	r6, [r1, #2]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006708:	f022 0210 	bic.w	r2, r2, #16
 800670c:	0412      	lsls	r2, r2, #16
 800670e:	0c12      	lsrs	r2, r2, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8006710:	888c      	ldrh	r4, [r1, #4]
 8006712:	890f      	ldrh	r7, [r1, #8]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006714:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006716:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8006718:	8c05      	ldrh	r5, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800671a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800671e:	051b      	lsls	r3, r3, #20
 8006720:	0d1b      	lsrs	r3, r3, #20
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8006722:	b2ad      	uxth	r5, r5
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006724:	ea43 3207 	orr.w	r2, r3, r7, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006728:	f025 0520 	bic.w	r5, r5, #32
  tmpccer |=  tmp | CCER_CC2E_Set;
 800672c:	ea45 1306 	orr.w	r3, r5, r6, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006730:	b292      	uxth	r2, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006732:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006736:	b29b      	uxth	r3, r3
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006738:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800673a:	f043 0310 	orr.w	r3, r3, #16
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800673e:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006740:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006742:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8006744:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006746:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800674a:	041b      	lsls	r3, r3, #16
 800674c:	0c1b      	lsrs	r3, r3, #16
 800674e:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006750:	8b03      	ldrh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006752:	bcf0      	pop	{r4, r5, r6, r7}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006754:	b29b      	uxth	r3, r3
 8006756:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800675a:	b29b      	uxth	r3, r3
 800675c:	8303      	strh	r3, [r0, #24]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800675e:	4770      	bx	lr
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006760:	8c03      	ldrh	r3, [r0, #32]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8006762:	884d      	ldrh	r5, [r1, #2]
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006764:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006768:	041b      	lsls	r3, r3, #16
 800676a:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 800676c:	888c      	ldrh	r4, [r1, #4]
 800676e:	890e      	ldrh	r6, [r1, #8]
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8006770:	8403      	strh	r3, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006772:	8b82      	ldrh	r2, [r0, #28]
  tmpccer = TIMx->CCER;
 8006774:	8c03      	ldrh	r3, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
  tmpccmr2 = TIMx->CCMR2;
 8006776:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
 8006778:	b29b      	uxth	r3, r3
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800677a:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 800677e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006782:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8006786:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800678a:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800678c:	b29b      	uxth	r3, r3
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800678e:	4322      	orrs	r2, r4
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8006790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006794:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8006796:	8403      	strh	r3, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8006798:	8b83      	ldrh	r3, [r0, #28]
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800679a:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 800679c:	f023 030c 	bic.w	r3, r3, #12
 80067a0:	041b      	lsls	r3, r3, #16
 80067a2:	0c1b      	lsrs	r3, r3, #16
 80067a4:	8383      	strh	r3, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80067a6:	8b83      	ldrh	r3, [r0, #28]
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	4313      	orrs	r3, r2
 80067ac:	8383      	strh	r3, [r0, #28]
 80067ae:	e77f      	b.n	80066b0 <TIM_ICInit+0x68>

080067b0 <TIM_PWMIConfig>:
  *   that contains the configuration information for the specified
  *   TIM peripheral.
  * @retval : None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80067b0:	b4f0      	push	{r4, r5, r6, r7}
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80067b2:	884d      	ldrh	r5, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80067b4:	888c      	ldrh	r4, [r1, #4]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80067b6:	2d00      	cmp	r5, #0
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80067b8:	880b      	ldrh	r3, [r1, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 80067ba:	bf14      	ite	ne
 80067bc:	2600      	movne	r6, #0
 80067be:	2602      	moveq	r6, #2
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80067c0:	2c01      	cmp	r4, #1
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 80067c2:	bf14      	ite	ne
 80067c4:	2701      	movne	r7, #1
 80067c6:	2702      	moveq	r7, #2
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80067c8:	8c02      	ldrh	r2, [r0, #32]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80067ca:	f8b1 c008 	ldrh.w	ip, [r1, #8]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d04c      	beq.n	800686c <TIM_PWMIConfig+0xbc>
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80067d2:	f022 0210 	bic.w	r2, r2, #16
 80067d6:	0412      	lsls	r2, r2, #16
 80067d8:	0c12      	lsrs	r2, r2, #16
 80067da:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067dc:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80067de:	8c02      	ldrh	r2, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80067e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067e4:	051b      	lsls	r3, r3, #20
 80067e6:	0d1b      	lsrs	r3, r3, #20
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80067e8:	b292      	uxth	r2, r2
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80067ea:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80067ee:	f022 0220 	bic.w	r2, r2, #32
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80067f2:	b29b      	uxth	r3, r3
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80067f4:	ea42 1505 	orr.w	r5, r2, r5, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80067f8:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80067fc:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80067fe:	b2a4      	uxth	r4, r4
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006800:	f045 0510 	orr.w	r5, r5, #16
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006804:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8006806:	8405      	strh	r5, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006808:	8b03      	ldrh	r3, [r0, #24]
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800680a:	88ca      	ldrh	r2, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800680c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006810:	041b      	lsls	r3, r3, #16
 8006812:	0c1b      	lsrs	r3, r3, #16
 8006814:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006816:	8b03      	ldrh	r3, [r0, #24]
 8006818:	b29b      	uxth	r3, r3
 800681a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800681e:	b29b      	uxth	r3, r3
 8006820:	8303      	strh	r3, [r0, #24]
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006822:	8c03      	ldrh	r3, [r0, #32]
 8006824:	f023 0301 	bic.w	r3, r3, #1
 8006828:	041b      	lsls	r3, r3, #16
 800682a:	0c1b      	lsrs	r3, r3, #16
 800682c:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800682e:	8b01      	ldrh	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8006830:	8c03      	ldrh	r3, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
 8006832:	b289      	uxth	r1, r1
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006834:	f021 01f3 	bic.w	r1, r1, #243	; 0xf3
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8006838:	b29b      	uxth	r3, r3
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800683a:	ea41 1c0c 	orr.w	ip, r1, ip, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800683e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006842:	f043 0301 	orr.w	r3, r3, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006846:	fa1f fc8c 	uxth.w	ip, ip
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800684a:	431e      	orrs	r6, r3
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800684c:	ea4c 0707 	orr.w	r7, ip, r7
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006850:	8307      	strh	r7, [r0, #24]
  TIMx->CCER = tmpccer;
 8006852:	8406      	strh	r6, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8006854:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8006856:	bcf0      	pop	{r4, r5, r6, r7}
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8006858:	f023 030c 	bic.w	r3, r3, #12
 800685c:	041b      	lsls	r3, r3, #16
 800685e:	0c1b      	lsrs	r3, r3, #16
 8006860:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8006862:	8b03      	ldrh	r3, [r0, #24]
 8006864:	b29b      	uxth	r3, r3
 8006866:	431a      	orrs	r2, r3
 8006868:	8302      	strh	r2, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800686a:	4770      	bx	lr
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800686c:	f022 0201 	bic.w	r2, r2, #1
 8006870:	0412      	lsls	r2, r2, #16
 8006872:	0c12      	lsrs	r2, r2, #16
 8006874:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006876:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8006878:	8c02      	ldrh	r2, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
 800687a:	b29b      	uxth	r3, r3
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800687c:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006880:	f022 0202 	bic.w	r2, r2, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006884:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006888:	0412      	lsls	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800688a:	f045 0501 	orr.w	r5, r5, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 800688e:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006890:	0c12      	lsrs	r2, r2, #16
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006892:	431c      	orrs	r4, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006894:	432a      	orrs	r2, r5
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006896:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8006898:	8402      	strh	r2, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800689a:	8b02      	ldrh	r2, [r0, #24]
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800689c:	88c9      	ldrh	r1, [r1, #6]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800689e:	f022 020c 	bic.w	r2, r2, #12
 80068a2:	0412      	lsls	r2, r2, #16
 80068a4:	0c12      	lsrs	r2, r2, #16
 80068a6:	8302      	strh	r2, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80068a8:	8b03      	ldrh	r3, [r0, #24]
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	430b      	orrs	r3, r1
 80068ae:	8303      	strh	r3, [r0, #24]
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80068b0:	8c02      	ldrh	r2, [r0, #32]
 80068b2:	f022 0210 	bic.w	r2, r2, #16
 80068b6:	0412      	lsls	r2, r2, #16
 80068b8:	0c12      	lsrs	r2, r2, #16
 80068ba:	8402      	strh	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068bc:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80068be:	8c02      	ldrh	r2, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80068c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068c4:	051b      	lsls	r3, r3, #20
 80068c6:	0d1b      	lsrs	r3, r3, #20
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80068c8:	b292      	uxth	r2, r2
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80068ca:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80068ce:	f022 0220 	bic.w	r2, r2, #32
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80068d2:	b29b      	uxth	r3, r3
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80068d4:	f042 0210 	orr.w	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80068d8:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80068dc:	ea42 1606 	orr.w	r6, r2, r6, lsl #4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068e0:	8307      	strh	r7, [r0, #24]
  TIMx->CCER = tmpccer;
 80068e2:	8406      	strh	r6, [r0, #32]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80068e4:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80068e6:	bcf0      	pop	{r4, r5, r6, r7}
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80068e8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80068ec:	041b      	lsls	r3, r3, #16
 80068ee:	0c1b      	lsrs	r3, r3, #16
 80068f0:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80068f2:	8b03      	ldrh	r3, [r0, #24]
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80068fa:	b289      	uxth	r1, r1
 80068fc:	8301      	strh	r1, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80068fe:	4770      	bx	lr

08006900 <TIM_BDTRConfig>:
  *   structure that contains the BDTR Register configuration
  *   information for the TIM peripheral.
  * @retval : None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8006900:	b410      	push	{r4}
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8006902:	880b      	ldrh	r3, [r1, #0]
 8006904:	884c      	ldrh	r4, [r1, #2]
 8006906:	888a      	ldrh	r2, [r1, #4]
 8006908:	4323      	orrs	r3, r4
 800690a:	88cc      	ldrh	r4, [r1, #6]
 800690c:	4313      	orrs	r3, r2
 800690e:	890a      	ldrh	r2, [r1, #8]
 8006910:	4323      	orrs	r3, r4
 8006912:	894c      	ldrh	r4, [r1, #10]
 8006914:	4313      	orrs	r3, r2
 8006916:	898a      	ldrh	r2, [r1, #12]
 8006918:	4323      	orrs	r3, r4
 800691a:	4313      	orrs	r3, r2
 800691c:	b29b      	uxth	r3, r3
 800691e:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8006922:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006926:	4770      	bx	lr

08006928 <TIM_TimeBaseStructInit>:
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8006928:	2300      	movs	r3, #0
  * @retval : None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 800692a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800692e:	8082      	strh	r2, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8006930:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8006932:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8006934:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8006936:	7203      	strb	r3, [r0, #8]
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop

0800693c <TIM_OCStructInit>:
  * @retval : None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 800693c:	2300      	movs	r3, #0
 800693e:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8006940:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8006942:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8006944:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8006946:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8006948:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 800694a:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 800694c:	81c3      	strh	r3, [r0, #14]
 800694e:	4770      	bx	lr

08006950 <TIM_ICStructInit>:
  * @retval : None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8006950:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8006952:	2201      	movs	r2, #1
 8006954:	8082      	strh	r2, [r0, #4]
  * @retval : None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8006956:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8006958:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800695a:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 800695c:	8103      	strh	r3, [r0, #8]
 800695e:	4770      	bx	lr

08006960 <TIM_BDTRStructInit>:
  * @retval : None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8006960:	2300      	movs	r3, #0
 8006962:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8006964:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8006966:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8006968:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 800696a:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 800696c:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800696e:	8183      	strh	r3, [r0, #12]
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop

08006974 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8006974:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006976:	b929      	cbnz	r1, 8006984 <TIM_Cmd+0x10>
    TIMx->CR1 |= CR1_CEN_Set;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8006978:	f023 0301 	bic.w	r3, r3, #1
 800697c:	059b      	lsls	r3, r3, #22
 800697e:	0d9b      	lsrs	r3, r3, #22
 8006980:	8003      	strh	r3, [r0, #0]
 8006982:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8006984:	b29b      	uxth	r3, r3
 8006986:	f043 0301 	orr.w	r3, r3, #1
 800698a:	8003      	strh	r3, [r0, #0]
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop

08006990 <TIM_CtrlPWMOutputs>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8006990:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006994:	b921      	cbnz	r1, 80069a0 <TIM_CtrlPWMOutputs+0x10>
    TIMx->BDTR |= BDTR_MOE_Set;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8006996:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800699a:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800699e:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 80069a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 80069ae:	4770      	bx	lr

080069b0 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80069b0:	8983      	ldrh	r3, [r0, #12]
 80069b2:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80069b4:	b91a      	cbnz	r2, 80069be <TIM_ITConfig+0xe>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80069b6:	ea23 0101 	bic.w	r1, r3, r1
 80069ba:	8181      	strh	r1, [r0, #12]
 80069bc:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80069be:	4319      	orrs	r1, r3
 80069c0:	8181      	strh	r1, [r0, #12]
 80069c2:	4770      	bx	lr

080069c4 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 80069c4:	8281      	strh	r1, [r0, #20]
 80069c6:	4770      	bx	lr

080069c8 <TIM_DMAConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 80069c8:	430a      	orrs	r2, r1
 80069ca:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 80069ce:	4770      	bx	lr

080069d0 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80069d0:	8983      	ldrh	r3, [r0, #12]
 80069d2:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80069d4:	b91a      	cbnz	r2, 80069de <TIM_DMACmd+0xe>
    TIMx->DIER |= TIM_DMASource; 
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 80069d6:	ea23 0101 	bic.w	r1, r3, r1
 80069da:	8181      	strh	r1, [r0, #12]
 80069dc:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80069de:	4319      	orrs	r1, r3
 80069e0:	8181      	strh	r1, [r0, #12]
 80069e2:	4770      	bx	lr

080069e4 <TIM_InternalClockConfig>:
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 80069e4:	8903      	ldrh	r3, [r0, #8]
 80069e6:	f023 0307 	bic.w	r3, r3, #7
 80069ea:	041b      	lsls	r3, r3, #16
 80069ec:	0c1b      	lsrs	r3, r3, #16
 80069ee:	8103      	strh	r3, [r0, #8]
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop

080069f4 <TIM_ITRxExternalClockConfig>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069f4:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80069f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069fa:	041b      	lsls	r3, r3, #16
 80069fc:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80069fe:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a00:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8006a02:	8903      	ldrh	r3, [r0, #8]
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	f043 0307 	orr.w	r3, r3, #7
 8006a0a:	8103      	strh	r3, [r0, #8]
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop

08006a10 <TIM_TIxExternalClockConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8006a10:	2960      	cmp	r1, #96	; 0x60
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval : None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8006a12:	b430      	push	{r4, r5}
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006a14:	8c04      	ldrh	r4, [r0, #32]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8006a16:	d024      	beq.n	8006a62 <TIM_TIxExternalClockConfig+0x52>
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8006a18:	f024 0401 	bic.w	r4, r4, #1
 8006a1c:	0424      	lsls	r4, r4, #16
 8006a1e:	0c24      	lsrs	r4, r4, #16
 8006a20:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a22:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8006a24:	8c04      	ldrh	r4, [r0, #32]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
 8006a26:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8006a28:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8006a2c:	b2a4      	uxth	r4, r4
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006a2e:	f045 0501 	orr.w	r5, r5, #1
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006a32:	f024 0402 	bic.w	r4, r4, #2
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006a36:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006a3a:	f044 0401 	orr.w	r4, r4, #1
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (uint16_t)(TIM_ICFilter << 4);
 8006a3e:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8006a40:	4322      	orrs	r2, r4
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a42:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006a44:	8402      	strh	r2, [r0, #32]
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a46:	8903      	ldrh	r3, [r0, #8]
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
}
 8006a48:	bc30      	pop	{r4, r5}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a4e:	041b      	lsls	r3, r3, #16
 8006a50:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8006a52:	430b      	orrs	r3, r1
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a54:	8103      	strh	r3, [r0, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8006a56:	8903      	ldrh	r3, [r0, #8]
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	f043 0307 	orr.w	r3, r3, #7
 8006a5e:	8103      	strh	r3, [r0, #8]
}
 8006a60:	4770      	bx	lr
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8006a62:	f024 0410 	bic.w	r4, r4, #16
 8006a66:	0424      	lsls	r4, r4, #16
 8006a68:	0c24      	lsrs	r4, r4, #16
 8006a6a:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a6c:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006a6e:	8c05      	ldrh	r5, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006a70:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8006a74:	0524      	lsls	r4, r4, #20
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8006a76:	b2ad      	uxth	r5, r5
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8006a78:	0d24      	lsrs	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006a7a:	f025 0520 	bic.w	r5, r5, #32
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006a7e:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006a82:	f045 0510 	orr.w	r5, r5, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006a86:	ea44 3303 	orr.w	r3, r4, r3, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006a8a:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006a8e:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8006a90:	b292      	uxth	r2, r2
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a92:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006a94:	8402      	strh	r2, [r0, #32]
 8006a96:	e7d6      	b.n	8006a46 <TIM_TIxExternalClockConfig+0x36>

08006a98 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval : None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
 8006a98:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8006a9a:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006a9c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8006aa0:	b2e4      	uxtb	r4, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006aa2:	431c      	orrs	r4, r3
 8006aa4:	b2a4      	uxth	r4, r4
 8006aa6:	4321      	orrs	r1, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aa8:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006aaa:	8903      	ldrh	r3, [r0, #8]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
}
 8006aac:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
 8006ab0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006ab4:	041b      	lsls	r3, r3, #16
 8006ab6:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 8006ab8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006abc:	8103      	strh	r3, [r0, #8]
}
 8006abe:	4770      	bx	lr

08006ac0 <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval : None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8006ac0:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8006ac2:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006ac4:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8006ac8:	b2e4      	uxtb	r4, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006aca:	431c      	orrs	r4, r3
 8006acc:	b2a4      	uxth	r4, r4
 8006ace:	4321      	orrs	r1, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ad0:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8006ad2:	8903      	ldrh	r3, [r0, #8]
}
 8006ad4:	f85d 4b04 	ldr.w	r4, [sp], #4
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006ade:	8103      	strh	r3, [r0, #8]
}
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop

08006ae4 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval : None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
 8006ae4:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8006ae6:	8904      	ldrh	r4, [r0, #8]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006ae8:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8006aec:	b2e4      	uxtb	r4, r4
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << 8);
 8006aee:	431c      	orrs	r4, r3
 8006af0:	b2a4      	uxth	r4, r4
 8006af2:	4321      	orrs	r1, r4
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006af4:	8101      	strh	r1, [r0, #8]
}
 8006af6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8006afc:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8006afe:	8282      	strh	r2, [r0, #20]
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop

08006b04 <TIM_CounterModeConfig>:
{
  uint16_t tmpcr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
 8006b04:	8803      	ldrh	r3, [r0, #0]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8006b06:	f240 328f 	movw	r2, #911	; 0x38f
 8006b0a:	4013      	ands	r3, r2
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8006b0c:	4319      	orrs	r1, r3
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8006b0e:	8001      	strh	r1, [r0, #0]
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop

08006b14 <TIM_SelectInputTrigger>:
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b14:	8903      	ldrh	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8006b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b1a:	041b      	lsls	r3, r3, #16
 8006b1c:	0c1b      	lsrs	r3, r3, #16
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8006b1e:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b20:	8101      	strh	r1, [r0, #8]
 8006b22:	4770      	bx	lr

08006b24 <TIM_EncoderInterfaceConfig>:
  * @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval : None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8006b24:	b470      	push	{r4, r5, r6}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b26:	8905      	ldrh	r5, [r0, #8]
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006b28:	8b04      	ldrh	r4, [r0, #24]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b2a:	8c06      	ldrh	r6, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006b2c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8006b30:	f024 0403 	bic.w	r4, r4, #3
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b34:	b2b6      	uxth	r6, r6
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8006b36:	f026 0622 	bic.w	r6, r6, #34	; 0x22
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8006b3a:	f025 0507 	bic.w	r5, r5, #7
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006b3e:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 8006b40:	4332      	orrs	r2, r6
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8006b42:	042d      	lsls	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8006b44:	0c24      	lsrs	r4, r4, #16
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8006b46:	0c2d      	lsrs	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8006b48:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 8006b4c:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8006b50:	4329      	orrs	r1, r5
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8006b52:	f044 0401 	orr.w	r4, r4, #1
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << 4));
 8006b56:	b29e      	uxth	r6, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b58:	8101      	strh	r1, [r0, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8006b5a:	8304      	strh	r4, [r0, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b5c:	8406      	strh	r6, [r0, #32]
}
 8006b5e:	bc70      	pop	{r4, r5, r6}
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop

08006b64 <TIM_ForcedOC1Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8006b64:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8006b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b6a:	041b      	lsls	r3, r3, #16
 8006b6c:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8006b6e:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006b70:	8301      	strh	r1, [r0, #24]
 8006b72:	4770      	bx	lr

08006b74 <TIM_ForcedOC2Config>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8006b74:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8006b76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b7a:	041b      	lsls	r3, r3, #16
 8006b7c:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8006b7e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006b82:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006b84:	8303      	strh	r3, [r0, #24]
 8006b86:	4770      	bx	lr

08006b88 <TIM_ForcedOC3Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8006b88:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8006b8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b8e:	041b      	lsls	r3, r3, #16
 8006b90:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8006b92:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006b94:	8381      	strh	r1, [r0, #28]
 8006b96:	4770      	bx	lr

08006b98 <TIM_ForcedOC4Config>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8006b98:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8006b9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b9e:	041b      	lsls	r3, r3, #16
 8006ba0:	0c1b      	lsrs	r3, r3, #16
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8006ba2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006ba6:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006ba8:	8383      	strh	r3, [r0, #28]
 8006baa:	4770      	bx	lr

08006bac <TIM_ARRPreloadConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8006bac:	8803      	ldrh	r3, [r0, #0]
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006bae:	b929      	cbnz	r1, 8006bbc <TIM_ARRPreloadConfig+0x10>
    TIMx->CR1 |= CR1_ARPE_Set;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8006bb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bb4:	059b      	lsls	r3, r3, #22
 8006bb6:	0d9b      	lsrs	r3, r3, #22
 8006bb8:	8003      	strh	r3, [r0, #0]
 8006bba:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bc2:	8003      	strh	r3, [r0, #0]
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop

08006bc8 <TIM_SelectCOM>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8006bc8:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006bca:	b929      	cbnz	r1, 8006bd8 <TIM_SelectCOM+0x10>
    TIMx->CR2 |= CR2_CCUS_Set;
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8006bcc:	f023 0304 	bic.w	r3, r3, #4
 8006bd0:	041b      	lsls	r3, r3, #16
 8006bd2:	0c1b      	lsrs	r3, r3, #16
 8006bd4:	8083      	strh	r3, [r0, #4]
 8006bd6:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	f043 0304 	orr.w	r3, r3, #4
 8006bde:	8083      	strh	r3, [r0, #4]
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop

08006be4 <TIM_SelectCCDMA>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8006be4:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006be6:	b929      	cbnz	r1, 8006bf4 <TIM_SelectCCDMA+0x10>
    TIMx->CR2 |= CR2_CCDS_Set;
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8006be8:	f023 0308 	bic.w	r3, r3, #8
 8006bec:	041b      	lsls	r3, r3, #16
 8006bee:	0c1b      	lsrs	r3, r3, #16
 8006bf0:	8083      	strh	r3, [r0, #4]
 8006bf2:	4770      	bx	lr
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	f043 0308 	orr.w	r3, r3, #8
 8006bfa:	8083      	strh	r3, [r0, #4]
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop

08006c00 <TIM_CCPreloadControl>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8006c00:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006c02:	b929      	cbnz	r1, 8006c10 <TIM_CCPreloadControl+0x10>
    TIMx->CR2 |= CR2_CCPC_Set;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8006c04:	f023 0301 	bic.w	r3, r3, #1
 8006c08:	041b      	lsls	r3, r3, #16
 8006c0a:	0c1b      	lsrs	r3, r3, #16
 8006c0c:	8083      	strh	r3, [r0, #4]
 8006c0e:	4770      	bx	lr
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	f043 0301 	orr.w	r3, r3, #1
 8006c16:	8083      	strh	r3, [r0, #4]
 8006c18:	4770      	bx	lr
 8006c1a:	bf00      	nop

08006c1c <TIM_OC1PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8006c1c:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8006c1e:	f023 0308 	bic.w	r3, r3, #8
 8006c22:	041b      	lsls	r3, r3, #16
 8006c24:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8006c26:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006c28:	8301      	strh	r1, [r0, #24]
 8006c2a:	4770      	bx	lr

08006c2c <TIM_OC2PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8006c2c:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8006c2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c32:	041b      	lsls	r3, r3, #16
 8006c34:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8006c36:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006c3a:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006c3c:	8303      	strh	r3, [r0, #24]
 8006c3e:	4770      	bx	lr

08006c40 <TIM_OC3PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8006c40:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8006c42:	f023 0308 	bic.w	r3, r3, #8
 8006c46:	041b      	lsls	r3, r3, #16
 8006c48:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8006c4a:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006c4c:	8381      	strh	r1, [r0, #28]
 8006c4e:	4770      	bx	lr

08006c50 <TIM_OC4PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8006c50:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8006c52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c56:	041b      	lsls	r3, r3, #16
 8006c58:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8006c5a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006c5e:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006c60:	8383      	strh	r3, [r0, #28]
 8006c62:	4770      	bx	lr

08006c64 <TIM_OC1FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006c64:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8006c66:	f023 0304 	bic.w	r3, r3, #4
 8006c6a:	041b      	lsls	r3, r3, #16
 8006c6c:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8006c6e:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8006c70:	8301      	strh	r1, [r0, #24]
 8006c72:	4770      	bx	lr

08006c74 <TIM_OC2FastConfig>:
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006c74:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8006c76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c7a:	041b      	lsls	r3, r3, #16
 8006c7c:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8006c7e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006c82:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8006c84:	8303      	strh	r3, [r0, #24]
 8006c86:	4770      	bx	lr

08006c88 <TIM_OC3FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8006c88:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8006c8a:	f023 0304 	bic.w	r3, r3, #4
 8006c8e:	041b      	lsls	r3, r3, #16
 8006c90:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8006c92:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8006c94:	8381      	strh	r1, [r0, #28]
 8006c96:	4770      	bx	lr

08006c98 <TIM_OC4FastConfig>:
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8006c98:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8006c9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c9e:	041b      	lsls	r3, r3, #16
 8006ca0:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8006ca2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006ca6:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8006ca8:	8383      	strh	r3, [r0, #28]
 8006caa:	4770      	bx	lr

08006cac <TIM_ClearOC1Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 8006cac:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8006cae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cb2:	041b      	lsls	r3, r3, #16
 8006cb4:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8006cb6:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006cb8:	8301      	strh	r1, [r0, #24]
 8006cba:	4770      	bx	lr

08006cbc <TIM_ClearOC2Ref>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 8006cbc:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8006cbe:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8006cc2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006cc6:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8006cc8:	8303      	strh	r3, [r0, #24]
 8006cca:	4770      	bx	lr

08006ccc <TIM_ClearOC3Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8006ccc:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8006cce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cd2:	041b      	lsls	r3, r3, #16
 8006cd4:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8006cd6:	4319      	orrs	r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006cd8:	8381      	strh	r1, [r0, #28]
 8006cda:	4770      	bx	lr

08006cdc <TIM_ClearOC4Ref>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8006cdc:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8006cde:	f3c3 030e 	ubfx	r3, r3, #0, #15
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8006ce2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006ce6:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006ce8:	8383      	strh	r3, [r0, #28]
 8006cea:	4770      	bx	lr

08006cec <TIM_OC1PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8006cec:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8006cee:	f023 0302 	bic.w	r3, r3, #2
 8006cf2:	041b      	lsls	r3, r3, #16
 8006cf4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8006cf6:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006cf8:	8401      	strh	r1, [r0, #32]
 8006cfa:	4770      	bx	lr

08006cfc <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8006cfc:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8006cfe:	f023 0308 	bic.w	r3, r3, #8
 8006d02:	041b      	lsls	r3, r3, #16
 8006d04:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8006d06:	4319      	orrs	r1, r3
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006d08:	8401      	strh	r1, [r0, #32]
 8006d0a:	4770      	bx	lr

08006d0c <TIM_OC2PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8006d0c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8006d0e:	f023 0320 	bic.w	r3, r3, #32
 8006d12:	041b      	lsls	r3, r3, #16
 8006d14:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8006d16:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8006d1a:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006d1c:	8403      	strh	r3, [r0, #32]
 8006d1e:	4770      	bx	lr

08006d20 <TIM_OC2NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8006d20:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8006d22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d26:	041b      	lsls	r3, r3, #16
 8006d28:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8006d2a:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8006d2e:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006d30:	8403      	strh	r3, [r0, #32]
 8006d32:	4770      	bx	lr

08006d34 <TIM_OC3PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8006d34:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8006d36:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d3a:	041b      	lsls	r3, r3, #16
 8006d3c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8006d3e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006d42:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006d44:	8403      	strh	r3, [r0, #32]
 8006d46:	4770      	bx	lr

08006d48 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8006d48:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8006d4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d4e:	041b      	lsls	r3, r3, #16
 8006d50:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8006d52:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006d56:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006d58:	8403      	strh	r3, [r0, #32]
 8006d5a:	4770      	bx	lr

08006d5c <TIM_OC4PolarityConfig>:
{
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 8006d5c:	8c03      	ldrh	r3, [r0, #32]
  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8006d5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d62:	041b      	lsls	r3, r3, #16
 8006d64:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8006d66:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8006d6a:	b28b      	uxth	r3, r1
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006d6c:	8403      	strh	r3, [r0, #32]
 8006d6e:	4770      	bx	lr

08006d70 <TIM_CCxCmd>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));
  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006d70:	2301      	movs	r3, #1
 8006d72:	408b      	lsls	r3, r1
  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8006d74:	408a      	lsls	r2, r1
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));
  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006d76:	8c01      	ldrh	r1, [r0, #32]
 8006d78:	b289      	uxth	r1, r1
 8006d7a:	ea21 0303 	bic.w	r3, r1, r3
 8006d7e:	8403      	strh	r3, [r0, #32]
  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8006d80:	8c01      	ldrh	r1, [r0, #32]
 8006d82:	430a      	orrs	r2, r1
 8006d84:	b292      	uxth	r2, r2
 8006d86:	8402      	strh	r2, [r0, #32]
 8006d88:	4770      	bx	lr
 8006d8a:	bf00      	nop

08006d8c <TIM_CCxNCmd>:
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));
  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCNE_Set << TIM_Channel)));
 8006d8c:	2304      	movs	r3, #4
 8006d8e:	408b      	lsls	r3, r1
  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8006d90:	408a      	lsls	r2, r1
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));
  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCNE_Set << TIM_Channel)));
 8006d92:	8c01      	ldrh	r1, [r0, #32]
 8006d94:	b289      	uxth	r1, r1
 8006d96:	ea21 0303 	bic.w	r3, r1, r3
 8006d9a:	8403      	strh	r3, [r0, #32]
  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8006d9c:	8c01      	ldrh	r1, [r0, #32]
 8006d9e:	430a      	orrs	r2, r1
 8006da0:	b292      	uxth	r2, r2
 8006da2:	8402      	strh	r2, [r0, #32]
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop

08006da8 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006da8:	2301      	movs	r3, #1
 8006daa:	408b      	lsls	r3, r1
  * @arg TIM_ForcedAction_Active
  * @arg TIM_ForcedAction_InActive
  * @retval : None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8006dac:	b430      	push	{r4, r5}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006dae:	8c05      	ldrh	r5, [r0, #32]
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8006db0:	f021 0408 	bic.w	r4, r1, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
 8006db4:	b2ad      	uxth	r5, r5
 8006db6:	ea25 0303 	bic.w	r3, r5, r3
 8006dba:	8403      	strh	r3, [r0, #32]
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8006dbc:	b17c      	cbz	r4, 8006dde <TIM_SelectOCxM+0x36>
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8006dbe:	3904      	subs	r1, #4
 8006dc0:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8006dc4:	3018      	adds	r0, #24
 8006dc6:	5844      	ldr	r4, [r0, r1]
 8006dc8:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8006dcc:	4023      	ands	r3, r4
 8006dce:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
 8006dd0:	5843      	ldr	r3, [r0, r1]
 8006dd2:	0212      	lsls	r2, r2, #8
 8006dd4:	b292      	uxth	r2, r2
 8006dd6:	431a      	orrs	r2, r3
 8006dd8:	5042      	str	r2, [r0, r1]
  }
}
 8006dda:	bc30      	pop	{r4, r5}
 8006ddc:	4770      	bx	lr
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)(CCER_CCE_Set << TIM_Channel)));
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8006dde:	3018      	adds	r0, #24
 8006de0:	0849      	lsrs	r1, r1, #1
 8006de2:	5844      	ldr	r4, [r0, r1]
 8006de4:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8006de8:	4023      	ands	r3, r4
 8006dea:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8006dec:	5843      	ldr	r3, [r0, r1]
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
  }
}
 8006dee:	bc30      	pop	{r4, r5}
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
   
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8006df0:	431a      	orrs	r2, r3
 8006df2:	5042      	str	r2, [r0, r1]
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
    
    /* Configure the OCxM bits in the CCMRx register */
    *((__IO uint32_t *)((*(uint32_t*)&TIMx) + CCMR_Offset + ((uint16_t)(TIM_Channel - 4)>> 1))) |= (uint16_t)(TIM_OCMode << 8);
  }
}
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop

08006df8 <TIM_UpdateDisableConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8006df8:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006dfa:	b929      	cbnz	r1, 8006e08 <TIM_UpdateDisableConfig+0x10>
    TIMx->CR1 |= CR1_UDIS_Set;
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8006dfc:	f023 0302 	bic.w	r3, r3, #2
 8006e00:	059b      	lsls	r3, r3, #22
 8006e02:	0d9b      	lsrs	r3, r3, #22
 8006e04:	8003      	strh	r3, [r0, #0]
 8006e06:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	f043 0302 	orr.w	r3, r3, #2
 8006e0e:	8003      	strh	r3, [r0, #0]
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop

08006e14 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8006e14:	8803      	ldrh	r3, [r0, #0]
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8006e16:	b929      	cbnz	r1, 8006e24 <TIM_UpdateRequestConfig+0x10>
    TIMx->CR1 |= CR1_URS_Set;
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8006e18:	f023 0304 	bic.w	r3, r3, #4
 8006e1c:	059b      	lsls	r3, r3, #22
 8006e1e:	0d9b      	lsrs	r3, r3, #22
 8006e20:	8003      	strh	r3, [r0, #0]
 8006e22:	4770      	bx	lr
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	f043 0304 	orr.w	r3, r3, #4
 8006e2a:	8003      	strh	r3, [r0, #0]
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop

08006e30 <TIM_SelectHallSensor>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8006e30:	8883      	ldrh	r3, [r0, #4]
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006e32:	b929      	cbnz	r1, 8006e40 <TIM_SelectHallSensor+0x10>
    TIMx->CR2 |= CR2_TI1S_Set;
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8006e34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e38:	041b      	lsls	r3, r3, #16
 8006e3a:	0c1b      	lsrs	r3, r3, #16
 8006e3c:	8083      	strh	r3, [r0, #4]
 8006e3e:	4770      	bx	lr
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e46:	8083      	strh	r3, [r0, #4]
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop

08006e4c <TIM_SelectOnePulseMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8006e4c:	8803      	ldrh	r3, [r0, #0]
 8006e4e:	f240 32f7 	movw	r2, #1015	; 0x3f7
 8006e52:	4013      	ands	r3, r2
 8006e54:	8003      	strh	r3, [r0, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8006e56:	8803      	ldrh	r3, [r0, #0]
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	4319      	orrs	r1, r3
 8006e5c:	8001      	strh	r1, [r0, #0]
 8006e5e:	4770      	bx	lr

08006e60 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8006e60:	8883      	ldrh	r3, [r0, #4]
 8006e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e66:	041b      	lsls	r3, r3, #16
 8006e68:	0c1b      	lsrs	r3, r3, #16
 8006e6a:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8006e6c:	8883      	ldrh	r3, [r0, #4]
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	4319      	orrs	r1, r3
 8006e72:	8081      	strh	r1, [r0, #4]
 8006e74:	4770      	bx	lr
 8006e76:	bf00      	nop

08006e78 <TIM_SelectSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8006e78:	8903      	ldrh	r3, [r0, #8]
 8006e7a:	f023 0307 	bic.w	r3, r3, #7
 8006e7e:	041b      	lsls	r3, r3, #16
 8006e80:	0c1b      	lsrs	r3, r3, #16
 8006e82:	8103      	strh	r3, [r0, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8006e84:	8903      	ldrh	r3, [r0, #8]
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	4319      	orrs	r1, r3
 8006e8a:	8101      	strh	r1, [r0, #8]
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop

08006e90 <TIM_SelectMasterSlaveMode>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8006e90:	8903      	ldrh	r3, [r0, #8]
 8006e92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e96:	041b      	lsls	r3, r3, #16
 8006e98:	0c1b      	lsrs	r3, r3, #16
 8006e9a:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8006e9c:	8903      	ldrh	r3, [r0, #8]
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	4319      	orrs	r1, r3
 8006ea2:	8101      	strh	r1, [r0, #8]
 8006ea4:	4770      	bx	lr
 8006ea6:	bf00      	nop

08006ea8 <TIM_SetCounter>:
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8006ea8:	8481      	strh	r1, [r0, #36]	; 0x24
 8006eaa:	4770      	bx	lr

08006eac <TIM_SetAutoreload>:
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8006eac:	8581      	strh	r1, [r0, #44]	; 0x2c
 8006eae:	4770      	bx	lr

08006eb0 <TIM_SetCompare1>:
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8006eb0:	8681      	strh	r1, [r0, #52]	; 0x34
 8006eb2:	4770      	bx	lr

08006eb4 <TIM_SetCompare2>:
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8006eb4:	8701      	strh	r1, [r0, #56]	; 0x38
 8006eb6:	4770      	bx	lr

08006eb8 <TIM_SetCompare3>:
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8006eb8:	8781      	strh	r1, [r0, #60]	; 0x3c
 8006eba:	4770      	bx	lr

08006ebc <TIM_SetCompare4>:
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8006ebc:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop

08006ec4 <TIM_SetIC1Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8006ec4:	8b03      	ldrh	r3, [r0, #24]
 8006ec6:	f023 030c 	bic.w	r3, r3, #12
 8006eca:	041b      	lsls	r3, r3, #16
 8006ecc:	0c1b      	lsrs	r3, r3, #16
 8006ece:	8303      	strh	r3, [r0, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8006ed0:	8b03      	ldrh	r3, [r0, #24]
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	4319      	orrs	r1, r3
 8006ed6:	8301      	strh	r1, [r0, #24]
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop

08006edc <TIM_SetIC2Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8006edc:	8b03      	ldrh	r3, [r0, #24]
 8006ede:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006ee2:	041b      	lsls	r3, r3, #16
 8006ee4:	0c1b      	lsrs	r3, r3, #16
 8006ee6:	8303      	strh	r3, [r0, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006ee8:	8b03      	ldrh	r3, [r0, #24]
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006ef0:	b28b      	uxth	r3, r1
 8006ef2:	8303      	strh	r3, [r0, #24]
 8006ef4:	4770      	bx	lr
 8006ef6:	bf00      	nop

08006ef8 <TIM_SetIC3Prescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8006ef8:	8b83      	ldrh	r3, [r0, #28]
 8006efa:	f023 030c 	bic.w	r3, r3, #12
 8006efe:	041b      	lsls	r3, r3, #16
 8006f00:	0c1b      	lsrs	r3, r3, #16
 8006f02:	8383      	strh	r3, [r0, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8006f04:	8b83      	ldrh	r3, [r0, #28]
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	4319      	orrs	r1, r3
 8006f0a:	8381      	strh	r1, [r0, #28]
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop

08006f10 <TIM_SetIC4Prescaler>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8006f10:	8b83      	ldrh	r3, [r0, #28]
 8006f12:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006f16:	041b      	lsls	r3, r3, #16
 8006f18:	0c1b      	lsrs	r3, r3, #16
 8006f1a:	8383      	strh	r3, [r0, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8006f1c:	8b83      	ldrh	r3, [r0, #28]
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8006f24:	b28b      	uxth	r3, r1
 8006f26:	8383      	strh	r3, [r0, #28]
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop

08006f2c <TIM_SetClockDivision>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8006f2c:	8803      	ldrh	r3, [r0, #0]
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	8003      	strh	r3, [r0, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8006f32:	8803      	ldrh	r3, [r0, #0]
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	4319      	orrs	r1, r3
 8006f38:	8001      	strh	r1, [r0, #0]
 8006f3a:	4770      	bx	lr

08006f3c <TIM_GetCapture1>:
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8006f3c:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 8006f3e:	b280      	uxth	r0, r0
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop

08006f44 <TIM_GetCapture2>:
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8006f44:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8006f46:	b280      	uxth	r0, r0
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop

08006f4c <TIM_GetCapture3>:
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8006f4c:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 8006f4e:	b280      	uxth	r0, r0
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop

08006f54 <TIM_GetCapture4>:
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8006f54:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 8006f58:	b280      	uxth	r0, r0
 8006f5a:	4770      	bx	lr

08006f5c <TIM_GetCounter>:
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 8006f5c:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 8006f5e:	b280      	uxth	r0, r0
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop

08006f64 <TIM_GetPrescaler>:
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8006f64:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8006f66:	b280      	uxth	r0, r0
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop

08006f6c <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8006f6c:	8a03      	ldrh	r3, [r0, #16]
 8006f6e:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8006f70:	bf0c      	ite	eq
 8006f72:	2000      	moveq	r0, #0
 8006f74:	2001      	movne	r0, #1
 8006f76:	4770      	bx	lr

08006f78 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8006f78:	43c9      	mvns	r1, r1
 8006f7a:	b289      	uxth	r1, r1
 8006f7c:	8201      	strh	r1, [r0, #16]
 8006f7e:	4770      	bx	lr

08006f80 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8006f80:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8006f82:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8006f84:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8006f88:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8006f8a:	d003      	beq.n	8006f94 <TIM_GetITStatus+0x14>
 8006f8c:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8006f8e:	bf0c      	ite	eq
 8006f90:	2000      	moveq	r0, #0
 8006f92:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop

08006f98 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8006f98:	43c9      	mvns	r1, r1
 8006f9a:	b289      	uxth	r1, r1
 8006f9c:	8201      	strh	r1, [r0, #16]
 8006f9e:	4770      	bx	lr

08006fa0 <USART_DeInit>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval : None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006fa0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
 8006fa2:	4b28      	ldr	r3, [pc, #160]	; (8007044 <USART_DeInit+0xa4>)
 8006fa4:	4298      	cmp	r0, r3
 8006fa6:	d041      	beq.n	800702c <USART_DeInit+0x8c>
 8006fa8:	d813      	bhi.n	8006fd2 <USART_DeInit+0x32>
 8006faa:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8006fae:	4298      	cmp	r0, r3
 8006fb0:	d030      	beq.n	8007014 <USART_DeInit+0x74>
 8006fb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006fb6:	4298      	cmp	r0, r3
 8006fb8:	d11f      	bne.n	8006ffa <USART_DeInit+0x5a>
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;
    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8006fba:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006fbe:	2101      	movs	r1, #1
 8006fc0:	f7fe fdfc 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8006fc4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;
    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8006fc8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006fcc:	2100      	movs	r1, #0
 8006fce:	f7fe bdf5 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
 8006fd2:	4b1d      	ldr	r3, [pc, #116]	; (8007048 <USART_DeInit+0xa8>)
 8006fd4:	4298      	cmp	r0, r3
 8006fd6:	d011      	beq.n	8006ffc <USART_DeInit+0x5c>
 8006fd8:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8006fdc:	4298      	cmp	r0, r3
 8006fde:	d10b      	bne.n	8006ff8 <USART_DeInit+0x58>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8006fe0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	f7fe fddd 	bl	8005ba4 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8006fea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  switch (*(uint32_t*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8006fee:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006ff2:	2100      	movs	r1, #0
 8006ff4:	f7fe bdd6 	b.w	8005ba4 <RCC_APB2PeriphResetCmd>
 8006ff8:	bd08      	pop	{r3, pc}
 8006ffa:	bd08      	pop	{r3, pc}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8006ffc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007000:	2101      	movs	r1, #1
 8007002:	f7fe fddb 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8007006:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800700a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800700e:	2100      	movs	r1, #0
 8007010:	f7fe bdd4 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
      break;
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8007014:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007018:	2101      	movs	r1, #1
 800701a:	f7fe fdcf 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 800701e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
      break;
    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8007022:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007026:	2100      	movs	r1, #0
 8007028:	f7fe bdc8 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800702c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007030:	2101      	movs	r1, #1
 8007032:	f7fe fdc3 	bl	8005bbc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      break;            
    default:
      break;
  }
}
 8007036:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800703a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800703e:	2100      	movs	r1, #0
 8007040:	f7fe bdbc 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
 8007044:	40004c00 	.word	0x40004c00
 8007048:	40005000 	.word	0x40005000

0800704c <USART_Init>:
  /* The hardware flow control is available only for USART1, USART2 and USART3 */
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800704c:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800704e:	88ca      	ldrh	r2, [r1, #6]
  /* The hardware flow control is available only for USART1, USART2 and USART3 */
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));

  usartxbase = (*(uint32_t*)&USARTx);
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8007050:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8007052:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8007056:	4313      	orrs	r3, r2
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8007058:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800705a:	8203      	strh	r3, [r0, #16]
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800705c:	8982      	ldrh	r2, [r0, #12]
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800705e:	4604      	mov	r4, r0
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8007060:	890b      	ldrh	r3, [r1, #8]
 8007062:	8888      	ldrh	r0, [r1, #4]
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8007064:	460d      	mov	r5, r1
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8007066:	b292      	uxth	r2, r2
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8007068:	8949      	ldrh	r1, [r1, #10]
 800706a:	4303      	orrs	r3, r0
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800706c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8007070:	430b      	orrs	r3, r1
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8007072:	f022 020c 	bic.w	r2, r2, #12
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8007076:	4313      	orrs	r3, r2
 8007078:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800707a:	81a3      	strh	r3, [r4, #12]
/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800707c:	8aa3      	ldrh	r3, [r4, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800707e:	89aa      	ldrh	r2, [r5, #12]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8007080:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8007082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  *   that contains the configuration information for the
  *   specified USART peripheral.
  * @retval : None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8007086:	b087      	sub	sp, #28
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8007088:	4313      	orrs	r3, r2
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800708a:	82a3      	strh	r3, [r4, #20]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800708c:	a801      	add	r0, sp, #4
 800708e:	f7fe fd15 	bl	8005abc <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8007092:	9a04      	ldr	r2, [sp, #16]
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 8007094:	480f      	ldr	r0, [pc, #60]	; (80070d4 <USART_Init+0x88>)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8007096:	9b03      	ldr	r3, [sp, #12]
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8007098:	6829      	ldr	r1, [r5, #0]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800709a:	4284      	cmp	r4, r0
 800709c:	bf08      	it	eq
 800709e:	4613      	moveq	r3, r2
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80070a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80070a4:	008a      	lsls	r2, r1, #2
 80070a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  tmpreg = (integerdivider / 0x64) << 0x04;
 80070aa:	490b      	ldr	r1, [pc, #44]	; (80070d8 <USART_Init+0x8c>)
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80070ac:	fbb3 f3f2 	udiv	r3, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 80070b0:	fba1 0203 	umull	r0, r2, r1, r3
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80070b4:	2064      	movs	r0, #100	; 0x64
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 80070b6:	0952      	lsrs	r2, r2, #5
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80070b8:	fb02 3310 	mls	r3, r2, r0, r3
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((uint8_t)0x0F);
 80070bc:	011b      	lsls	r3, r3, #4
 80070be:	3332      	adds	r3, #50	; 0x32
 80070c0:	fba1 0103 	umull	r0, r1, r1, r3
 80070c4:	f3c1 1143 	ubfx	r1, r1, #5, #4
 80070c8:	ea41 1202 	orr.w	r2, r1, r2, lsl #4
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80070cc:	b292      	uxth	r2, r2
 80070ce:	8122      	strh	r2, [r4, #8]
}
 80070d0:	b007      	add	sp, #28
 80070d2:	bd30      	pop	{r4, r5, pc}
 80070d4:	40013800 	.word	0x40013800
 80070d8:	51eb851f 	.word	0x51eb851f

080070dc <USART_StructInit>:
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80070dc:	2300      	movs	r3, #0
  * @retval : None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80070de:	f44f 5116 	mov.w	r1, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80070e2:	220c      	movs	r2, #12
  * @retval : None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80070e4:	6001      	str	r1, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80070e6:	8142      	strh	r2, [r0, #10]
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80070e8:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80070ea:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80070ec:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80070ee:	8183      	strh	r3, [r0, #12]
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop

080070f4 <USART_ClockInit>:
  *   USART peripheral.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval : None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80070f4:	b430      	push	{r4, r5}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80070f6:	880b      	ldrh	r3, [r1, #0]
 80070f8:	884d      	ldrh	r5, [r1, #2]
 80070fa:	888c      	ldrh	r4, [r1, #4]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80070fc:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80070fe:	432b      	orrs	r3, r5
 8007100:	88c9      	ldrh	r1, [r1, #6]
 8007102:	4323      	orrs	r3, r4
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8007104:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8007106:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8007108:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800710c:	4313      	orrs	r3, r2
 800710e:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8007110:	8203      	strh	r3, [r0, #16]
}
 8007112:	bc30      	pop	{r4, r5}
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop

08007118 <USART_ClockStructInit>:
  * @retval : None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8007118:	2300      	movs	r3, #0
 800711a:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800711c:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 800711e:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8007120:	80c3      	strh	r3, [r0, #6]
 8007122:	4770      	bx	lr

08007124 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8007124:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007126:	b929      	cbnz	r1, 8007134 <USART_Cmd+0x10>
    USARTx->CR1 |= CR1_UE_Set;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8007128:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800712c:	041b      	lsls	r3, r3, #16
 800712e:	0c1b      	lsrs	r3, r3, #16
 8007130:	8183      	strh	r3, [r0, #12]
 8007132:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8007134:	b29b      	uxth	r3, r3
 8007136:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800713a:	8183      	strh	r3, [r0, #12]
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop

08007140 <USART_ITConfig>:
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8007140:	f001 031f 	and.w	r3, r1, #31
  * @param NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval : None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8007144:	b410      	push	{r4}
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8007146:	f3c1 1142 	ubfx	r1, r1, #5, #3
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 800714a:	2401      	movs	r4, #1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800714c:	42a1      	cmp	r1, r4
  usartxbase = (*(uint32_t*)&(USARTx));
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 800714e:	fa04 f303 	lsl.w	r3, r4, r3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8007152:	d010      	beq.n	8007176 <USART_ITConfig+0x36>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8007154:	2902      	cmp	r1, #2
  {
    usartxbase += 0x10;
 8007156:	bf0c      	ite	eq
 8007158:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800715a:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800715c:	6804      	ldr	r4, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 800715e:	b92a      	cbnz	r2, 800716c <USART_ITConfig+0x2c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8007160:	ea24 0303 	bic.w	r3, r4, r3
 8007164:	6003      	str	r3, [r0, #0]
  }
}
 8007166:	f85d 4b04 	ldr.w	r4, [sp], #4
 800716a:	4770      	bx	lr
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800716c:	4323      	orrs	r3, r4
 800716e:	6003      	str	r3, [r0, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8007170:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007174:	4770      	bx	lr
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
  {
    usartxbase += 0x0C;
 8007176:	300c      	adds	r0, #12
 8007178:	e7f0      	b.n	800715c <USART_ITConfig+0x1c>
 800717a:	bf00      	nop

0800717c <USART_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800717c:	8a83      	ldrh	r3, [r0, #20]
 800717e:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8007180:	b91a      	cbnz	r2, 800718a <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8007182:	ea23 0101 	bic.w	r1, r3, r1
 8007186:	8281      	strh	r1, [r0, #20]
 8007188:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800718a:	4319      	orrs	r1, r3
 800718c:	8281      	strh	r1, [r0, #20]
 800718e:	4770      	bx	lr

08007190 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8007190:	8a03      	ldrh	r3, [r0, #16]
 8007192:	f023 030f 	bic.w	r3, r3, #15
 8007196:	041b      	lsls	r3, r3, #16
 8007198:	0c1b      	lsrs	r3, r3, #16
 800719a:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 800719c:	8a03      	ldrh	r3, [r0, #16]
 800719e:	b29b      	uxth	r3, r3
 80071a0:	4319      	orrs	r1, r3
 80071a2:	8201      	strh	r1, [r0, #16]
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop

080071a8 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 80071a8:	8983      	ldrh	r3, [r0, #12]
 80071aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071ae:	041b      	lsls	r3, r3, #16
 80071b0:	0c1b      	lsrs	r3, r3, #16
 80071b2:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 80071b4:	8983      	ldrh	r3, [r0, #12]
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	4319      	orrs	r1, r3
 80071ba:	8181      	strh	r1, [r0, #12]
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop

080071c0 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80071c0:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80071c2:	b929      	cbnz	r1, 80071d0 <USART_ReceiverWakeUpCmd+0x10>
    USARTx->CR1 |= CR1_RWU_Set;
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 80071c4:	f023 0302 	bic.w	r3, r3, #2
 80071c8:	041b      	lsls	r3, r3, #16
 80071ca:	0c1b      	lsrs	r3, r3, #16
 80071cc:	8183      	strh	r3, [r0, #12]
 80071ce:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	f043 0302 	orr.w	r3, r3, #2
 80071d6:	8183      	strh	r3, [r0, #12]
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop

080071dc <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 80071dc:	8a03      	ldrh	r3, [r0, #16]
 80071de:	f023 0320 	bic.w	r3, r3, #32
 80071e2:	041b      	lsls	r3, r3, #16
 80071e4:	0c1b      	lsrs	r3, r3, #16
 80071e6:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 80071e8:	8a03      	ldrh	r3, [r0, #16]
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	4319      	orrs	r1, r3
 80071ee:	8201      	strh	r1, [r0, #16]
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop

080071f4 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80071f4:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80071f6:	b929      	cbnz	r1, 8007204 <USART_LINCmd+0x10>
    USARTx->CR2 |= CR2_LINEN_Set;
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 80071f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071fc:	041b      	lsls	r3, r3, #16
 80071fe:	0c1b      	lsrs	r3, r3, #16
 8007200:	8203      	strh	r3, [r0, #16]
 8007202:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8007204:	b29b      	uxth	r3, r3
 8007206:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800720a:	8203      	strh	r3, [r0, #16]
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop

08007210 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8007210:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8007214:	8081      	strh	r1, [r0, #4]
 8007216:	4770      	bx	lr

08007218 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8007218:	8880      	ldrh	r0, [r0, #4]
}
 800721a:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800721e:	4770      	bx	lr

08007220 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8007220:	8983      	ldrh	r3, [r0, #12]
 8007222:	b29b      	uxth	r3, r3
 8007224:	f043 0301 	orr.w	r3, r3, #1
 8007228:	8183      	strh	r3, [r0, #12]
 800722a:	4770      	bx	lr

0800722c <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 800722c:	8b03      	ldrh	r3, [r0, #24]
 800722e:	b2db      	uxtb	r3, r3
 8007230:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8007232:	8b03      	ldrh	r3, [r0, #24]
 8007234:	b29b      	uxth	r3, r3
 8007236:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800723a:	8301      	strh	r1, [r0, #24]
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop

08007240 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8007240:	8b03      	ldrh	r3, [r0, #24]
 8007242:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007246:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8007248:	8b03      	ldrh	r3, [r0, #24]
 800724a:	b29b      	uxth	r3, r3
 800724c:	4319      	orrs	r1, r3
 800724e:	8301      	strh	r1, [r0, #24]
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop

08007254 <USART_SmartCardCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8007254:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007256:	b929      	cbnz	r1, 8007264 <USART_SmartCardCmd+0x10>
    USARTx->CR3 |= CR3_SCEN_Set;
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8007258:	f023 0320 	bic.w	r3, r3, #32
 800725c:	041b      	lsls	r3, r3, #16
 800725e:	0c1b      	lsrs	r3, r3, #16
 8007260:	8283      	strh	r3, [r0, #20]
 8007262:	4770      	bx	lr
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8007264:	b29b      	uxth	r3, r3
 8007266:	f043 0320 	orr.w	r3, r3, #32
 800726a:	8283      	strh	r3, [r0, #20]
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop

08007270 <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8007270:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007272:	b929      	cbnz	r1, 8007280 <USART_SmartCardNACKCmd+0x10>
    USARTx->CR3 |= CR3_NACK_Set;
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8007274:	f023 0310 	bic.w	r3, r3, #16
 8007278:	041b      	lsls	r3, r3, #16
 800727a:	0c1b      	lsrs	r3, r3, #16
 800727c:	8283      	strh	r3, [r0, #20]
 800727e:	4770      	bx	lr
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8007280:	b29b      	uxth	r3, r3
 8007282:	f043 0310 	orr.w	r3, r3, #16
 8007286:	8283      	strh	r3, [r0, #20]
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop

0800728c <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800728c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800728e:	b929      	cbnz	r1, 800729c <USART_HalfDuplexCmd+0x10>
    USARTx->CR3 |= CR3_HDSEL_Set;
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8007290:	f023 0308 	bic.w	r3, r3, #8
 8007294:	041b      	lsls	r3, r3, #16
 8007296:	0c1b      	lsrs	r3, r3, #16
 8007298:	8283      	strh	r3, [r0, #20]
 800729a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800729c:	b29b      	uxth	r3, r3
 800729e:	f043 0308 	orr.w	r3, r3, #8
 80072a2:	8283      	strh	r3, [r0, #20]
 80072a4:	4770      	bx	lr
 80072a6:	bf00      	nop

080072a8 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80072a8:	8a83      	ldrh	r3, [r0, #20]
 80072aa:	f023 0304 	bic.w	r3, r3, #4
 80072ae:	041b      	lsls	r3, r3, #16
 80072b0:	0c1b      	lsrs	r3, r3, #16
 80072b2:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80072b4:	8a83      	ldrh	r3, [r0, #20]
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	4319      	orrs	r1, r3
 80072ba:	8281      	strh	r1, [r0, #20]
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop

080072c0 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80072c0:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80072c2:	b929      	cbnz	r1, 80072d0 <USART_IrDACmd+0x10>
    USARTx->CR3 |= CR3_IREN_Set;
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 80072c4:	f023 0302 	bic.w	r3, r3, #2
 80072c8:	041b      	lsls	r3, r3, #16
 80072ca:	0c1b      	lsrs	r3, r3, #16
 80072cc:	8283      	strh	r3, [r0, #20]
 80072ce:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	f043 0302 	orr.w	r3, r3, #2
 80072d6:	8283      	strh	r3, [r0, #20]
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop

080072dc <USART_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80072dc:	8803      	ldrh	r3, [r0, #0]
 80072de:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80072e0:	bf0c      	ite	eq
 80072e2:	2000      	moveq	r0, #0
 80072e4:	2001      	movne	r0, #1
 80072e6:	4770      	bx	lr

080072e8 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 80072e8:	43c9      	mvns	r1, r1
 80072ea:	b289      	uxth	r1, r1
 80072ec:	8001      	strh	r1, [r0, #0]
 80072ee:	4770      	bx	lr

080072f0 <USART_GetITStatus>:
  * @arg USART_IT_FE:   Framing Error interrupt
  * @arg USART_IT_PE:   Parity Error interrupt
  * @retval : The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80072f0:	b410      	push	{r4}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80072f2:	f3c1 1342 	ubfx	r3, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 80072f6:	2401      	movs	r4, #1
 80072f8:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80072fc:	42a3      	cmp	r3, r4
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 80072fe:	fa04 f202 	lsl.w	r2, r4, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8007302:	d017      	beq.n	8007334 <USART_GetITStatus+0x44>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8007304:	2b02      	cmp	r3, #2
  {
    itmask &= USARTx->CR2;
 8007306:	bf0c      	ite	eq
 8007308:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800730a:	8a83      	ldrhne	r3, [r0, #20]
 800730c:	b29b      	uxth	r3, r3
 800730e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8007310:	8802      	ldrh	r2, [r0, #0]
 8007312:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8007314:	b153      	cbz	r3, 800732c <USART_GetITStatus+0x3c>
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 8007316:	0a09      	lsrs	r1, r1, #8
 8007318:	2301      	movs	r3, #1
 800731a:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800731e:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8007320:	bf0c      	ite	eq
 8007322:	2000      	moveq	r0, #0
 8007324:	2001      	movne	r0, #1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8007326:	f85d 4b04 	ldr.w	r4, [sp], #4
 800732a:	4770      	bx	lr
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 800732c:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 800732e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007332:	4770      	bx	lr
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
  {
    itmask &= USARTx->CR1;
 8007334:	8983      	ldrh	r3, [r0, #12]
 8007336:	b29b      	uxth	r3, r3
 8007338:	4013      	ands	r3, r2
 800733a:	e7e9      	b.n	8007310 <USART_GetITStatus+0x20>

0800733c <USART_ClearITPendingBit>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;
  itmask = (uint16_t)((uint16_t)0x01 << bitpos);
 800733c:	0a09      	lsrs	r1, r1, #8
 800733e:	2301      	movs	r3, #1
 8007340:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 8007342:	43db      	mvns	r3, r3
 8007344:	b29b      	uxth	r3, r3
 8007346:	8003      	strh	r3, [r0, #0]
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop

0800734c <WWDG_DeInit>:
  *   reset values.
  * @param  None
  * @retval : None
  */
void WWDG_DeInit(void)
{
 800734c:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 800734e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007352:	2101      	movs	r1, #1
 8007354:	f7fe fc32 	bl	8005bbc <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
}
 8007358:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval : None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 800735c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007360:	2100      	movs	r1, #0
 8007362:	f7fe bc2b 	b.w	8005bbc <RCC_APB1PeriphResetCmd>
 8007366:	bf00      	nop

08007368 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_Mask;
 8007368:	4b03      	ldr	r3, [pc, #12]	; (8007378 <WWDG_SetPrescaler+0x10>)
 800736a:	685a      	ldr	r2, [r3, #4]
 800736c:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8007370:	4310      	orrs	r0, r2
  /* Store the new value */
  WWDG->CFR = tmpreg;
 8007372:	6058      	str	r0, [r3, #4]
 8007374:	4770      	bx	lr
 8007376:	bf00      	nop
 8007378:	40002c00 	.word	0x40002c00

0800737c <WWDG_SetWindowValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */
  tmpreg = WWDG->CFR & CFR_W_Mask;
 800737c:	4b04      	ldr	r3, [pc, #16]	; (8007390 <WWDG_SetWindowValue+0x14>)
  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & BIT_Mask;
 800737e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */
  tmpreg = WWDG->CFR & CFR_W_Mask;
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & BIT_Mask;
 8007388:	4310      	orrs	r0, r2
  /* Store the new value */
  WWDG->CFR = tmpreg;
 800738a:	6058      	str	r0, [r3, #4]
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	40002c00 	.word	0x40002c00

08007394 <WWDG_EnableIT>:
  * @param  None
  * @retval : None
  */
void WWDG_EnableIT(void)
{
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 8007394:	4b01      	ldr	r3, [pc, #4]	; (800739c <WWDG_EnableIT+0x8>)
 8007396:	2201      	movs	r2, #1
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	4770      	bx	lr
 800739c:	420580a4 	.word	0x420580a4

080073a0 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_Mask;
 80073a0:	4b02      	ldr	r3, [pc, #8]	; (80073ac <WWDG_SetCounter+0xc>)
 80073a2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80073a6:	6018      	str	r0, [r3, #0]
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	40002c00 	.word	0x40002c00

080073b0 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = CR_WDGA_Set | Counter;
 80073b0:	4b02      	ldr	r3, [pc, #8]	; (80073bc <WWDG_Enable+0xc>)
 80073b2:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80073b6:	6018      	str	r0, [r3, #0]
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	40002c00 	.word	0x40002c00

080073c0 <WWDG_GetFlagStatus>:
  * @param  None
  * @retval : The new state of the Early Wakeup interrupt flag (SET or RESET)
  */
FlagStatus WWDG_GetFlagStatus(void)
{
  return (FlagStatus)(WWDG->SR);
 80073c0:	4b01      	ldr	r3, [pc, #4]	; (80073c8 <WWDG_GetFlagStatus+0x8>)
 80073c2:	6898      	ldr	r0, [r3, #8]
}
 80073c4:	b2c0      	uxtb	r0, r0
 80073c6:	4770      	bx	lr
 80073c8:	40002c00 	.word	0x40002c00

080073cc <WWDG_ClearFlag>:
  * @param  None
  * @retval : None
  */
void WWDG_ClearFlag(void)
{
  WWDG->SR = (uint32_t)RESET;
 80073cc:	4b01      	ldr	r3, [pc, #4]	; (80073d4 <WWDG_ClearFlag+0x8>)
 80073ce:	2200      	movs	r2, #0
 80073d0:	609a      	str	r2, [r3, #8]
 80073d2:	4770      	bx	lr
 80073d4:	40002c00 	.word	0x40002c00

080073d8 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
 80073d8:	b508      	push	{r3, lr}
  if (Length == 0)
 80073da:	b138      	cbz	r0, 80073ec <Standard_GetConfiguration+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_Configuration);
    return 0;
  }
  pUser_Standard_Requests->User_GetConfiguration();
 80073dc:	4b06      	ldr	r3, [pc, #24]	; (80073f8 <Standard_GetConfiguration+0x20>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_Configuration;
 80073e4:	4b05      	ldr	r3, [pc, #20]	; (80073fc <Standard_GetConfiguration+0x24>)
 80073e6:	6818      	ldr	r0, [r3, #0]
 80073e8:	300a      	adds	r0, #10
}
 80073ea:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80073ec:	4b03      	ldr	r3, [pc, #12]	; (80073fc <Standard_GetConfiguration+0x24>)
 80073ee:	2201      	movs	r2, #1
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 80073f4:	bd08      	pop	{r3, pc}
 80073f6:	bf00      	nop
 80073f8:	2000300c 	.word	0x2000300c
 80073fc:	20003010 	.word	0x20003010

08007400 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
 8007400:	b508      	push	{r3, lr}
  if (Length == 0)
 8007402:	b138      	cbz	r0, 8007414 <Standard_GetInterface+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
  }
  pUser_Standard_Requests->User_GetInterface();
 8007404:	4b06      	ldr	r3, [pc, #24]	; (8007420 <Standard_GetInterface+0x20>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_AlternateSetting;
 800740c:	4b05      	ldr	r3, [pc, #20]	; (8007424 <Standard_GetInterface+0x24>)
 800740e:	6818      	ldr	r0, [r3, #0]
 8007410:	300c      	adds	r0, #12
}
 8007412:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8007414:	4b03      	ldr	r3, [pc, #12]	; (8007424 <Standard_GetInterface+0x24>)
 8007416:	2201      	movs	r2, #1
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 800741c:	bd08      	pop	{r3, pc}
 800741e:	bf00      	nop
 8007420:	2000300c 	.word	0x2000300c
 8007424:	20003010 	.word	0x20003010

08007428 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8007428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 800742c:	4f26      	ldr	r7, [pc, #152]	; (80074c8 <DataStageIn+0xa0>)
 800742e:	683c      	ldr	r4, [r7, #0]
  uint32_t save_wLength = pEPinfo->Usb_wLength;
 8007430:	8a23      	ldrh	r3, [r4, #16]
  uint32_t ControlState = pInformation->ControlState;
 8007432:	7a26      	ldrb	r6, [r4, #8]

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8007434:	b923      	cbnz	r3, 8007440 <DataStageIn+0x18>
 8007436:	2e04      	cmp	r6, #4
 8007438:	d02d      	beq.n	8007496 <DataStageIn+0x6e>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 800743a:	8aa5      	ldrh	r5, [r4, #20]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 800743c:	2604      	movs	r6, #4
 800743e:	e003      	b.n	8007448 <DataStageIn+0x20>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8007440:	8aa5      	ldrh	r5, [r4, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8007442:	42ab      	cmp	r3, r5
 8007444:	d9fa      	bls.n	800743c <DataStageIn+0x14>
 8007446:	2602      	movs	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8007448:	429d      	cmp	r5, r3
 800744a:	bf28      	it	cs
 800744c:	461d      	movcs	r5, r3
 800744e:	4628      	mov	r0, r5
 8007450:	69a3      	ldr	r3, [r4, #24]
 8007452:	4798      	blx	r3
 8007454:	4680      	mov	r8, r0

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8007456:	2000      	movs	r0, #0
 8007458:	f000 ffa2 	bl	80083a0 <GetEPTxAddr>
 800745c:	462a      	mov	r2, r5
 800745e:	4601      	mov	r1, r0
 8007460:	4640      	mov	r0, r8
 8007462:	f000 fd9f 	bl	8007fa4 <UserToPMABufferCopy>

  SetEPTxCount(ENDP0, Length);
 8007466:	4629      	mov	r1, r5
 8007468:	2000      	movs	r0, #0
 800746a:	f000 ffb5 	bl	80083d8 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 800746e:	8a61      	ldrh	r1, [r4, #18]

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8007470:	f8b4 c010 	ldrh.w	ip, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8007474:	4815      	ldr	r0, [pc, #84]	; (80074cc <DataStageIn+0xa4>)

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8007476:	4b16      	ldr	r3, [pc, #88]	; (80074d0 <DataStageIn+0xa8>)

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8007478:	ebc5 0c0c 	rsb	ip, r5, ip
 800747c:	683a      	ldr	r2, [r7, #0]
  pEPinfo->Usb_wOffset += Length;
 800747e:	440d      	add	r5, r1
  vSetEPTxStatus(EP_TX_VALID);
 8007480:	2730      	movs	r7, #48	; 0x30

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8007482:	f44f 5140 	mov.w	r1, #12288	; 0x3000

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8007486:	f8a4 c010 	strh.w	ip, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 800748a:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);
 800748c:	8007      	strh	r7, [r0, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 800748e:	8019      	strh	r1, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8007490:	7216      	strb	r6, [r2, #8]
 8007492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8007496:	490f      	ldr	r1, [pc, #60]	; (80074d4 <DataStageIn+0xac>)
 8007498:	780a      	ldrb	r2, [r1, #0]
 800749a:	2a01      	cmp	r2, #1
 800749c:	d007      	beq.n	80074ae <DataStageIn+0x86>
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 800749e:	4b0b      	ldr	r3, [pc, #44]	; (80074cc <DataStageIn+0xa4>)
 80074a0:	4622      	mov	r2, r4
 80074a2:	2607      	movs	r6, #7
 80074a4:	2110      	movs	r1, #16
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 80074a6:	7216      	strb	r6, [r2, #8]
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 80074a8:	8019      	strh	r1, [r3, #0]
 80074aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 80074ae:	480a      	ldr	r0, [pc, #40]	; (80074d8 <DataStageIn+0xb0>)
 80074b0:	4a0a      	ldr	r2, [pc, #40]	; (80074dc <DataStageIn+0xb4>)
 80074b2:	6805      	ldr	r5, [r0, #0]
 80074b4:	4805      	ldr	r0, [pc, #20]	; (80074cc <DataStageIn+0xa4>)
 80074b6:	b2ad      	uxth	r5, r5
 80074b8:	442a      	add	r2, r5
 80074ba:	0057      	lsls	r7, r2, #1
 80074bc:	2530      	movs	r5, #48	; 0x30
 80074be:	603b      	str	r3, [r7, #0]
 80074c0:	4622      	mov	r2, r4
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 80074c2:	700b      	strb	r3, [r1, #0]
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 80074c4:	8005      	strh	r5, [r0, #0]
 80074c6:	e7e3      	b.n	8007490 <DataStageIn+0x68>
 80074c8:	20003010 	.word	0x20003010
 80074cc:	20003018 	.word	0x20003018
 80074d0:	20003016 	.word	0x20003016
 80074d4:	200009b8 	.word	0x200009b8
 80074d8:	40005c50 	.word	0x40005c50
 80074dc:	20003002 	.word	0x20003002

080074e0 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
 80074e0:	b508      	push	{r3, lr}
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80074e2:	4b1c      	ldr	r3, [pc, #112]	; (8007554 <Standard_GetStatus+0x74>)
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
 80074e4:	2800      	cmp	r0, #0
 80074e6:	d030      	beq.n	800754a <Standard_GetStatus+0x6a>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  StatusInfo.w = 0;
 80074e8:	481b      	ldr	r0, [pc, #108]	; (8007558 <Standard_GetStatus+0x78>)
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80074ea:	681a      	ldr	r2, [r3, #0]
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  StatusInfo.w = 0;
 80074ec:	2100      	movs	r1, #0
 80074ee:	8001      	strh	r1, [r0, #0]
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80074f0:	7813      	ldrb	r3, [r2, #0]
 80074f2:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 80074f6:	d013      	beq.n	8007520 <Standard_GetStatus+0x40>
      SetBit(StatusInfo0, 0);
    }
*/  
	}
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d018      	beq.n	800752e <Standard_GetStatus+0x4e>
  {
    return (uint8_t *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80074fc:	2b02      	cmp	r3, #2
 80074fe:	d115      	bne.n	800752c <Standard_GetStatus+0x4c>
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;
 8007500:	7953      	ldrb	r3, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8007502:	f003 020f 	and.w	r2, r3, #15
    if (ValBit(wIndex0, 7))
 8007506:	061b      	lsls	r3, r3, #24
 8007508:	d412      	bmi.n	8007530 <Standard_GetStatus+0x50>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 800750a:	0093      	lsls	r3, r2, #2
 800750c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007510:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800751a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800751e:	d011      	beq.n	8007544 <Standard_GetStatus+0x64>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8007520:	4b0e      	ldr	r3, [pc, #56]	; (800755c <Standard_GetStatus+0x7c>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	691b      	ldr	r3, [r3, #16]
 8007526:	4798      	blx	r3
 8007528:	480b      	ldr	r0, [pc, #44]	; (8007558 <Standard_GetStatus+0x78>)
 800752a:	bd08      	pop	{r3, pc}
    }

  }
  else
  {
    return NULL;
 800752c:	4608      	mov	r0, r1
  }
  pUser_Standard_Requests->User_GetStatus();
  return (uint8_t *)&StatusInfo;
}
 800752e:	bd08      	pop	{r3, pc}

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8007530:	0092      	lsls	r2, r2, #2
 8007532:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007536:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 800753a:	6813      	ldr	r3, [r2, #0]
 800753c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007540:	2b10      	cmp	r3, #16
 8007542:	d1ed      	bne.n	8007520 <Standard_GetStatus+0x40>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8007544:	2301      	movs	r3, #1
 8007546:	7003      	strb	r3, [r0, #0]
 8007548:	e7ea      	b.n	8007520 <Standard_GetStatus+0x40>
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	2202      	movs	r2, #2
 800754e:	821a      	strh	r2, [r3, #16]
    return 0;
 8007550:	bd08      	pop	{r3, pc}
 8007552:	bf00      	nop
 8007554:	20003010 	.word	0x20003010
 8007558:	20002ff8 	.word	0x20002ff8
 800755c:	2000300c 	.word	0x2000300c

08007560 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8007560:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 8007562:	4a0b      	ldr	r2, [pc, #44]	; (8007590 <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8007564:	4b0b      	ldr	r3, [pc, #44]	; (8007594 <Standard_SetConfiguration+0x34>)
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 8007566:	6811      	ldr	r1, [r2, #0]
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	7849      	ldrb	r1, [r1, #1]
 800756c:	78da      	ldrb	r2, [r3, #3]
 800756e:	4291      	cmp	r1, r2
 8007570:	d201      	bcs.n	8007576 <Standard_SetConfiguration+0x16>
    pUser_Standard_Requests->User_SetConfiguration();
    return USB_SUCCESS;
  }
  else
  {
    return USB_UNSUPPORT;
 8007572:	2002      	movs	r0, #2
  }
}
 8007574:	bd10      	pop	{r4, pc}
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
 8007576:	7899      	ldrb	r1, [r3, #2]
 8007578:	2900      	cmp	r1, #0
 800757a:	d1fa      	bne.n	8007572 <Standard_SetConfiguration+0x12>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 800757c:	889c      	ldrh	r4, [r3, #4]
 800757e:	2c00      	cmp	r4, #0
 8007580:	d1f7      	bne.n	8007572 <Standard_SetConfiguration+0x12>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
    pUser_Standard_Requests->User_SetConfiguration();
 8007582:	4905      	ldr	r1, [pc, #20]	; (8007598 <Standard_SetConfiguration+0x38>)

  if ((pInformation->USBwValue0 <=
      Device_Table->Total_Configuration) && (pInformation->USBwValue1 == 0)
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8007584:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8007586:	680b      	ldr	r3, [r1, #0]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	4798      	blx	r3
    return USB_SUCCESS;
 800758c:	4620      	mov	r0, r4
 800758e:	bd10      	pop	{r4, pc}
 8007590:	2000013c 	.word	0x2000013c
 8007594:	20003010 	.word	0x20003010
 8007598:	2000300c 	.word	0x2000300c

0800759c <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 800759c:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 800759e:	4a10      	ldr	r2, [pc, #64]	; (80075e0 <Standard_SetInterface+0x44>)
 80075a0:	4c10      	ldr	r4, [pc, #64]	; (80075e4 <Standard_SetInterface+0x48>)
 80075a2:	6812      	ldr	r2, [r2, #0]
 80075a4:	6823      	ldr	r3, [r4, #0]
 80075a6:	7958      	ldrb	r0, [r3, #5]
 80075a8:	78d9      	ldrb	r1, [r3, #3]
 80075aa:	6993      	ldr	r3, [r2, #24]
 80075ac:	4798      	blx	r3

  if (pInformation->Current_Configuration != 0)
 80075ae:	6823      	ldr	r3, [r4, #0]
 80075b0:	7a9a      	ldrb	r2, [r3, #10]
 80075b2:	b90a      	cbnz	r2, 80075b8 <Standard_SetInterface+0x1c>
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 80075b4:	2002      	movs	r0, #2
}
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);

  if (pInformation->Current_Configuration != 0)
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 80075b8:	2800      	cmp	r0, #0
 80075ba:	d1fb      	bne.n	80075b4 <Standard_SetInterface+0x18>
 80075bc:	791a      	ldrb	r2, [r3, #4]
 80075be:	2a00      	cmp	r2, #0
 80075c0:	d1f8      	bne.n	80075b4 <Standard_SetInterface+0x18>
        || (pInformation->USBwValue1 != 0))
 80075c2:	789d      	ldrb	r5, [r3, #2]
 80075c4:	2d00      	cmp	r5, #0
 80075c6:	d1f5      	bne.n	80075b4 <Standard_SetInterface+0x18>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 80075c8:	4b07      	ldr	r3, [pc, #28]	; (80075e8 <Standard_SetInterface+0x4c>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 80075d0:	6823      	ldr	r3, [r4, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
      return USB_SUCCESS;
 80075d2:	4628      	mov	r0, r5
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 80075d4:	7959      	ldrb	r1, [r3, #5]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 80075d6:	78da      	ldrb	r2, [r3, #3]
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 80075d8:	72d9      	strb	r1, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 80075da:	731a      	strb	r2, [r3, #12]
      return USB_SUCCESS;
 80075dc:	bd38      	pop	{r3, r4, r5, pc}
 80075de:	bf00      	nop
 80075e0:	20003000 	.word	0x20003000
 80075e4:	20003010 	.word	0x20003010
 80075e8:	2000300c 	.word	0x2000300c

080075ec <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 80075ec:	b570      	push	{r4, r5, r6, lr}
  uint32_t     Type_Rec = Type_Recipient;
 80075ee:	4b31      	ldr	r3, [pc, #196]	; (80076b4 <Standard_ClearFeature+0xc8>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	7818      	ldrb	r0, [r3, #0]
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80075f4:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 80075f8:	d003      	beq.n	8007602 <Standard_ClearFeature+0x16>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
    return USB_SUCCESS;
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80075fa:	2802      	cmp	r0, #2
 80075fc:	d006      	beq.n	800760c <Standard_ClearFeature+0x20>
    }
    pUser_Standard_Requests->User_ClearFeature();
    return USB_SUCCESS;
  }

  return USB_UNSUPPORT;
 80075fe:	2002      	movs	r0, #2
}
 8007600:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8007602:	7a5a      	ldrb	r2, [r3, #9]
 8007604:	f022 0220 	bic.w	r2, r2, #32
 8007608:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 800760a:	bd70      	pop	{r4, r5, r6, pc}
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 800760c:	885a      	ldrh	r2, [r3, #2]
 800760e:	2a00      	cmp	r2, #0
 8007610:	d1f6      	bne.n	8007600 <Standard_ClearFeature+0x14>
        || (pInformation->USBwIndex1 != 0))
 8007612:	791a      	ldrb	r2, [r3, #4]
 8007614:	2a00      	cmp	r2, #0
 8007616:	d1f3      	bne.n	8007600 <Standard_ClearFeature+0x14>
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8007618:	795a      	ldrb	r2, [r3, #5]
        || (pInformation->USBwIndex1 != 0))
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
 800761a:	4927      	ldr	r1, [pc, #156]	; (80076b8 <Standard_ClearFeature+0xcc>)
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 800761c:	f022 0080 	bic.w	r0, r2, #128	; 0x80

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007620:	0084      	lsls	r4, r0, #2
        || (pInformation->USBwIndex1 != 0))
    {
      return USB_UNSUPPORT;
    }

    pDev = Device_Table;
 8007622:	680d      	ldr	r5, [r1, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007624:	f104 4180 	add.w	r1, r4, #1073741824	; 0x40000000
    pDev = Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8007628:	0616      	lsls	r6, r2, #24
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 800762a:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 800762e:	bf56      	itet	pl
 8007630:	6809      	ldrpl	r1, [r1, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007632:	680e      	ldrmi	r6, [r1, #0]
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8007634:	f401 5640 	andpl.w	r6, r1, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8007638:	7829      	ldrb	r1, [r5, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 800763a:	bf48      	it	mi
 800763c:	f006 0630 	andmi.w	r6, r6, #48	; 0x30
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8007640:	4288      	cmp	r0, r1
 8007642:	d2dc      	bcs.n	80075fe <Standard_ClearFeature+0x12>
 8007644:	2e00      	cmp	r6, #0
 8007646:	d0da      	beq.n	80075fe <Standard_ClearFeature+0x12>
        || (pInformation->Current_Configuration == 0))
 8007648:	7a9b      	ldrb	r3, [r3, #10]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d0d7      	beq.n	80075fe <Standard_ClearFeature+0x12>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 800764e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8007652:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8007656:	0612      	lsls	r2, r2, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8007658:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 800765a:	d509      	bpl.n	8007670 <Standard_ClearFeature+0x84>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 800765c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007660:	2b10      	cmp	r3, #16
 8007662:	d01b      	beq.n	800769c <Standard_ClearFeature+0xb0>
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8007664:	4b15      	ldr	r3, [pc, #84]	; (80076bc <Standard_ClearFeature+0xd0>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	695b      	ldr	r3, [r3, #20]
 800766a:	4798      	blx	r3
    return USB_SUCCESS;
 800766c:	2000      	movs	r0, #0
 800766e:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8007670:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007678:	d1f4      	bne.n	8007664 <Standard_ClearFeature+0x78>
      {
        if (Related_Endpoint == ENDP0)
 800767a:	b9c0      	cbnz	r0, 80076ae <Standard_ClearFeature+0xc2>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property->MaxPacketSize);
 800767c:	4b10      	ldr	r3, [pc, #64]	; (80076c0 <Standard_ClearFeature+0xd4>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8007684:	f000 feca 	bl	800841c <SetEPRxCount>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8007688:	6823      	ldr	r3, [r4, #0]
 800768a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800768e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007692:	b29b      	uxth	r3, r3
 8007694:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8007698:	6023      	str	r3, [r4, #0]
 800769a:	e7e3      	b.n	8007664 <Standard_ClearFeature+0x78>
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
      {
        ClearDTOG_TX(Related_Endpoint);
 800769c:	b2c4      	uxtb	r4, r0
 800769e:	4620      	mov	r0, r4
 80076a0:	f000 fe38 	bl	8008314 <ClearDTOG_TX>
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 80076a4:	4620      	mov	r0, r4
 80076a6:	2130      	movs	r1, #48	; 0x30
 80076a8:	f000 fd0a 	bl	80080c0 <SetEPTxStatus>
 80076ac:	e7da      	b.n	8007664 <Standard_ClearFeature+0x78>
          SetEPRxCount(Related_Endpoint, Device_Property->MaxPacketSize);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
 80076ae:	f000 fe21 	bl	80082f4 <ClearDTOG_RX>
 80076b2:	e7e9      	b.n	8007688 <Standard_ClearFeature+0x9c>
 80076b4:	20003010 	.word	0x20003010
 80076b8:	2000013c 	.word	0x2000013c
 80076bc:	2000300c 	.word	0x2000300c
 80076c0:	20000118 	.word	0x20000118

080076c4 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 80076c4:	b538      	push	{r3, r4, r5, lr}
  uint32_t    wIndex0;
  uint32_t    Related_Endpoint;
  uint32_t    rEP;
  uint32_t   Status;

  wIndex0 = pInformation->USBwIndex0;
 80076c6:	4b20      	ldr	r3, [pc, #128]	; (8007748 <Standard_SetEndPointFeature+0x84>)
 80076c8:	6818      	ldr	r0, [r3, #0]
 80076ca:	7943      	ldrb	r3, [r0, #5]
  rEP = wIndex0 & ~0x80;
 80076cc:	f023 0280 	bic.w	r2, r3, #128	; 0x80

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 80076d0:	0094      	lsls	r4, r2, #2
 80076d2:	f104 4180 	add.w	r1, r4, #1073741824	; 0x40000000

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 80076d6:	061d      	lsls	r5, r3, #24
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 80076d8:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 80076dc:	bf56      	itet	pl
 80076de:	6809      	ldrpl	r1, [r1, #0]

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 80076e0:	680d      	ldrmi	r5, [r1, #0]
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 80076e2:	f401 5540 	andpl.w	r5, r1, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
 80076e6:	4919      	ldr	r1, [pc, #100]	; (800774c <Standard_SetEndPointFeature+0x88>)

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 80076e8:	bf48      	it	mi
 80076ea:	f005 0530 	andmi.w	r5, r5, #48	; 0x30
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
 80076ee:	6809      	ldr	r1, [r1, #0]
 80076f0:	7809      	ldrb	r1, [r1, #0]
 80076f2:	428a      	cmp	r2, r1
 80076f4:	d301      	bcc.n	80076fa <Standard_SetEndPointFeature+0x36>
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 80076f6:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 80076f8:	bd38      	pop	{r3, r4, r5, pc}
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table->Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
 80076fa:	8842      	ldrh	r2, [r0, #2]
 80076fc:	2a00      	cmp	r2, #0
 80076fe:	d1fa      	bne.n	80076f6 <Standard_SetEndPointFeature+0x32>
 8007700:	2d00      	cmp	r5, #0
 8007702:	d0f8      	beq.n	80076f6 <Standard_SetEndPointFeature+0x32>
      || pInformation->Current_Configuration == 0)
 8007704:	7a82      	ldrb	r2, [r0, #10]
 8007706:	2a00      	cmp	r2, #0
 8007708:	d0f5      	beq.n	80076f6 <Standard_SetEndPointFeature+0x32>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 800770a:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 800770e:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8007712:	f013 0f80 	tst.w	r3, #128	; 0x80
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8007716:	6823      	ldr	r3, [r4, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8007718:	d00d      	beq.n	8007736 <Standard_SetEndPointFeature+0x72>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 800771a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800771e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007722:	b29b      	uxth	r3, r3
 8007724:	f083 0310 	eor.w	r3, r3, #16
 8007728:	6023      	str	r3, [r4, #0]
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 800772a:	4b09      	ldr	r3, [pc, #36]	; (8007750 <Standard_SetEndPointFeature+0x8c>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	699b      	ldr	r3, [r3, #24]
 8007730:	4798      	blx	r3
  return USB_SUCCESS;
 8007732:	2000      	movs	r0, #0
 8007734:	bd38      	pop	{r3, r4, r5, pc}
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8007736:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800773a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800773e:	b29b      	uxth	r3, r3
 8007740:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007744:	6023      	str	r3, [r4, #0]
 8007746:	e7f0      	b.n	800772a <Standard_SetEndPointFeature+0x66>
 8007748:	20003010 	.word	0x20003010
 800774c:	2000013c 	.word	0x2000013c
 8007750:	2000300c 	.word	0x2000300c

08007754 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8007754:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8007756:	4b06      	ldr	r3, [pc, #24]	; (8007770 <Standard_SetDeviceFeature+0x1c>)
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007758:	4a06      	ldr	r2, [pc, #24]	; (8007774 <Standard_SetDeviceFeature+0x20>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 800775a:	681b      	ldr	r3, [r3, #0]
  pUser_Standard_Requests->User_SetDeviceFeature();
 800775c:	6812      	ldr	r2, [r2, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 800775e:	7a59      	ldrb	r1, [r3, #9]
 8007760:	f041 0120 	orr.w	r1, r1, #32
 8007764:	7259      	strb	r1, [r3, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007766:	69d3      	ldr	r3, [r2, #28]
 8007768:	4798      	blx	r3
  return USB_SUCCESS;
}
 800776a:	2000      	movs	r0, #0
 800776c:	bd08      	pop	{r3, pc}
 800776e:	bf00      	nop
 8007770:	20003010 	.word	0x20003010
 8007774:	2000300c 	.word	0x2000300c

08007778 <Standard_GetDescriptorData>:
*******************************************************************************/
uint8_t *Standard_GetDescriptorData(uint16_t Length, ONE_DESCRIPTOR *pDesc)
{
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8007778:	4b05      	ldr	r3, [pc, #20]	; (8007790 <Standard_GetDescriptorData+0x18>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	8a5a      	ldrh	r2, [r3, #18]
  if (Length == 0)
 800777e:	b110      	cbz	r0, 8007786 <Standard_GetDescriptorData+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
    return 0;
  }

  return pDesc->Descriptor + wOffset;
 8007780:	6808      	ldr	r0, [r1, #0]
 8007782:	4410      	add	r0, r2
}
 8007784:	4770      	bx	lr
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8007786:	8889      	ldrh	r1, [r1, #4]
 8007788:	1a8a      	subs	r2, r1, r2
 800778a:	821a      	strh	r2, [r3, #16]
    return 0;
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	20003010 	.word	0x20003010

08007794 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
 8007794:	b510      	push	{r4, lr}
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);
 8007796:	4b0c      	ldr	r3, [pc, #48]	; (80077c8 <Post0_Process+0x34>)
 8007798:	2000      	movs	r0, #0
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 80077a0:	f000 fe3c 	bl	800841c <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 80077a4:	4b09      	ldr	r3, [pc, #36]	; (80077cc <Post0_Process+0x38>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	7a18      	ldrb	r0, [r3, #8]
 80077aa:	2808      	cmp	r0, #8
 80077ac:	d106      	bne.n	80077bc <Post0_Process+0x28>
  {
    vSetEPRxStatus(EP_RX_STALL);
 80077ae:	4908      	ldr	r1, [pc, #32]	; (80077d0 <Post0_Process+0x3c>)
    vSetEPTxStatus(EP_TX_STALL);
 80077b0:	4b08      	ldr	r3, [pc, #32]	; (80077d4 <Post0_Process+0x40>)
{
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 80077b2:	f44f 5480 	mov.w	r4, #4096	; 0x1000
    vSetEPTxStatus(EP_TX_STALL);
 80077b6:	2210      	movs	r2, #16
{
  SetEPRxCount(ENDP0, Device_Property->MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 80077b8:	800c      	strh	r4, [r1, #0]
    vSetEPTxStatus(EP_TX_STALL);
 80077ba:	801a      	strh	r2, [r3, #0]
  }

  return (pInformation->ControlState == PAUSE);
}
 80077bc:	f1b0 0309 	subs.w	r3, r0, #9
 80077c0:	4258      	negs	r0, r3
 80077c2:	4158      	adcs	r0, r3
 80077c4:	bd10      	pop	{r4, pc}
 80077c6:	bf00      	nop
 80077c8:	20000118 	.word	0x20000118
 80077cc:	20003010 	.word	0x20003010
 80077d0:	20003016 	.word	0x20003016
 80077d4:	20003018 	.word	0x20003018

080077d8 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 80077d8:	b570      	push	{r4, r5, r6, lr}
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 80077da:	4baa      	ldr	r3, [pc, #680]	; (8007a84 <Setup0_Process+0x2ac>)

  if (pInformation->ControlState != PAUSE)
 80077dc:	4daa      	ldr	r5, [pc, #680]	; (8007a88 <Setup0_Process+0x2b0>)
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 80077de:	681a      	ldr	r2, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 80077e0:	682c      	ldr	r4, [r5, #0]
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 80077e2:	4baa      	ldr	r3, [pc, #680]	; (8007a8c <Setup0_Process+0x2b4>)
 80077e4:	b292      	uxth	r2, r2
 80077e6:	4413      	add	r3, r2

  if (pInformation->ControlState != PAUSE)
 80077e8:	7a22      	ldrb	r2, [r4, #8]
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 80077ea:	005b      	lsls	r3, r3, #1

  if (pInformation->ControlState != PAUSE)
 80077ec:	2a09      	cmp	r2, #9
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 80077ee:	b082      	sub	sp, #8
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 80077f0:	681e      	ldr	r6, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 80077f2:	d047      	beq.n	8007884 <Setup0_Process+0xac>
 80077f4:	b2b6      	uxth	r6, r6
  {
    uint8_t* b;
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 80077f6:	0076      	lsls	r6, r6, #1
 80077f8:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80077fc:	f506 46c0 	add.w	r6, r6, #24576	; 0x6000

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8007800:	7833      	ldrb	r3, [r6, #0]
 8007802:	7023      	strb	r3, [r4, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8007804:	7873      	ldrb	r3, [r6, #1]
 8007806:	7063      	strb	r3, [r4, #1]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8007808:	88b0      	ldrh	r0, [r6, #4]
 800780a:	f000 ffc5 	bl	8008798 <ByteSwap>
 800780e:	8060      	strh	r0, [r4, #2]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8007810:	8930      	ldrh	r0, [r6, #8]
 8007812:	682c      	ldr	r4, [r5, #0]
 8007814:	f000 ffc0 	bl	8008798 <ByteSwap>
 8007818:	80a0      	strh	r0, [r4, #4]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 800781a:	89b2      	ldrh	r2, [r6, #12]
 800781c:	682b      	ldr	r3, [r5, #0]
  }

  pInformation->ControlState = SETTING_UP;
 800781e:	2101      	movs	r1, #1
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8007820:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8007822:	7219      	strb	r1, [r3, #8]
  if (pInformation->USBwLength == 0)
 8007824:	2a00      	cmp	r2, #0
 8007826:	d033      	beq.n	8007890 <Setup0_Process+0xb8>
*******************************************************************************/
void Data_Setup0(void)
{
  uint8_t *(*CopyRoutine)(uint16_t);
  RESULT Result;
  uint32_t Request_No = pInformation->USBbRequest;
 8007828:	7858      	ldrb	r0, [r3, #1]


  CopyRoutine = NULL;
  wOffset = 0;

  if (Request_No == GET_DESCRIPTOR)
 800782a:	2806      	cmp	r0, #6
 800782c:	f000 8086 	beq.w	800793c <Setup0_Process+0x164>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8007830:	2800      	cmp	r0, #0
 8007832:	d146      	bne.n	80078c2 <Setup0_Process+0xea>
 8007834:	8859      	ldrh	r1, [r3, #2]
 8007836:	2900      	cmp	r1, #0
 8007838:	f000 8093 	beq.w	8007962 <Setup0_Process+0x18a>
 800783c:	4c94      	ldr	r4, [pc, #592]	; (8007a90 <Setup0_Process+0x2b8>)
    (*CopyRoutine)(0);
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 800783e:	6823      	ldr	r3, [r4, #0]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8007844:	2803      	cmp	r0, #3
    {
      pInformation->ControlState = PAUSE;
 8007846:	682b      	ldr	r3, [r5, #0]
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
    if (Result == USB_NOT_READY)
 8007848:	d04b      	beq.n	80078e2 <Setup0_Process+0x10a>
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 800784a:	8a1a      	ldrh	r2, [r3, #16]
 800784c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007850:	428a      	cmp	r2, r1
 8007852:	d046      	beq.n	80078e2 <Setup0_Process+0x10a>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8007854:	2802      	cmp	r0, #2
 8007856:	d00f      	beq.n	8007878 <Setup0_Process+0xa0>
 8007858:	b172      	cbz	r2, 8007878 <Setup0_Process+0xa0>
    pInformation->ControlState = STALLED;
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 800785a:	f993 1000 	ldrsb.w	r1, [r3]
 800785e:	2900      	cmp	r1, #0
 8007860:	f2c0 80b4 	blt.w	80079cc <Setup0_Process+0x1f4>
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8007864:	498b      	ldr	r1, [pc, #556]	; (8007a94 <Setup0_Process+0x2bc>)
 8007866:	f44f 5040 	mov.w	r0, #12288	; 0x3000
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 800786a:	2203      	movs	r2, #3
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 800786c:	8008      	strh	r0, [r1, #0]
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 800786e:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8007870:	f7ff ff90 	bl	8007794 <Post0_Process>
}
 8007874:	b002      	add	sp, #8
 8007876:	bd70      	pop	{r4, r5, r6, pc}
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8007878:	2208      	movs	r2, #8
 800787a:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 800787c:	f7ff ff8a 	bl	8007794 <Post0_Process>
}
 8007880:	b002      	add	sp, #8
 8007882:	bd70      	pop	{r4, r5, r6, pc}
 8007884:	88e2      	ldrh	r2, [r4, #6]
    uint16_t* w;
  } pBuf;

  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */

  if (pInformation->ControlState != PAUSE)
 8007886:	4623      	mov	r3, r4
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
  }

  pInformation->ControlState = SETTING_UP;
 8007888:	2101      	movs	r1, #1
 800788a:	7219      	strb	r1, [r3, #8]
  if (pInformation->USBwLength == 0)
 800788c:	2a00      	cmp	r2, #0
 800788e:	d1cb      	bne.n	8007828 <Setup0_Process+0x50>
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007890:	781a      	ldrb	r2, [r3, #0]
* Return         : None.
*******************************************************************************/
void NoData_Setup0(void)
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
 8007892:	785c      	ldrb	r4, [r3, #1]
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007894:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8007898:	d029      	beq.n	80078ee <Setup0_Process+0x116>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 800789a:	2a01      	cmp	r2, #1
 800789c:	f000 80ac 	beq.w	80079f8 <Setup0_Process+0x220>
      Result = Standard_SetInterface();
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80078a0:	2a02      	cmp	r2, #2
 80078a2:	f000 80ce 	beq.w	8007a42 <Setup0_Process+0x26a>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 80078a6:	4b7a      	ldr	r3, [pc, #488]	; (8007a90 <Setup0_Process+0x2b8>)
 80078a8:	4620      	mov	r0, r4
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	695b      	ldr	r3, [r3, #20]
 80078ae:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 80078b0:	2803      	cmp	r0, #3
 80078b2:	f000 8103 	beq.w	8007abc <Setup0_Process+0x2e4>
 80078b6:	682b      	ldr	r3, [r5, #0]
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 80078b8:	2800      	cmp	r0, #0
 80078ba:	d031      	beq.n	8007920 <Setup0_Process+0x148>
    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
 80078bc:	2208      	movs	r2, #8
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 80078be:	721a      	strb	r2, [r3, #8]
 80078c0:	e7d6      	b.n	8007870 <Setup0_Process+0x98>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 80078c2:	2808      	cmp	r0, #8
 80078c4:	d15f      	bne.n	8007986 <Setup0_Process+0x1ae>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80078c6:	781a      	ldrb	r2, [r3, #0]
 80078c8:	0652      	lsls	r2, r2, #25
 80078ca:	d1b7      	bne.n	800783c <Setup0_Process+0x64>
    {
      CopyRoutine = Standard_GetConfiguration;
 80078cc:	4a72      	ldr	r2, [pc, #456]	; (8007a98 <Setup0_Process+0x2c0>)

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 80078ce:	2000      	movs	r0, #0
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 80078d0:	619a      	str	r2, [r3, #24]

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 80078d2:	8258      	strh	r0, [r3, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 80078d4:	4790      	blx	r2
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 80078d6:	682b      	ldr	r3, [r5, #0]
 80078d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80078dc:	8a1a      	ldrh	r2, [r3, #16]
 80078de:	428a      	cmp	r2, r1
 80078e0:	d1ba      	bne.n	8007858 <Setup0_Process+0x80>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 80078e2:	2209      	movs	r2, #9
 80078e4:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 80078e6:	f7ff ff55 	bl	8007794 <Post0_Process>
}
 80078ea:	b002      	add	sp, #8
 80078ec:	bd70      	pop	{r4, r5, r6, pc}

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 80078ee:	2c09      	cmp	r4, #9
 80078f0:	f000 80c5 	beq.w	8007a7e <Setup0_Process+0x2a6>
    {
      Result = Standard_SetConfiguration();
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 80078f4:	2c05      	cmp	r4, #5
 80078f6:	f000 8092 	beq.w	8007a1e <Setup0_Process+0x246>
      {
        Result = USB_SUCCESS;
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 80078fa:	2c03      	cmp	r4, #3
 80078fc:	f000 80aa 	beq.w	8007a54 <Setup0_Process+0x27c>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8007900:	2c01      	cmp	r4, #1
 8007902:	d1d0      	bne.n	80078a6 <Setup0_Process+0xce>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8007904:	78da      	ldrb	r2, [r3, #3]
 8007906:	2a01      	cmp	r2, #1
 8007908:	d1cd      	bne.n	80078a6 <Setup0_Process+0xce>
          && pInformation->USBwIndex == 0
 800790a:	889a      	ldrh	r2, [r3, #4]
 800790c:	2a00      	cmp	r2, #0
 800790e:	d1ca      	bne.n	80078a6 <Setup0_Process+0xce>
          && ValBit(pInformation->Current_Feature, 5))
 8007910:	7a5b      	ldrb	r3, [r3, #9]
 8007912:	0699      	lsls	r1, r3, #26
 8007914:	d5c7      	bpl.n	80078a6 <Setup0_Process+0xce>
      {
        Result = Standard_ClearFeature();
 8007916:	f7ff fe69 	bl	80075ec <Standard_ClearFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 800791a:	2800      	cmp	r0, #0
 800791c:	d1c3      	bne.n	80078a6 <Setup0_Process+0xce>
 800791e:	682b      	ldr	r3, [r5, #0]
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8007920:	4958      	ldr	r1, [pc, #352]	; (8007a84 <Setup0_Process+0x2ac>)
 8007922:	4a5e      	ldr	r2, [pc, #376]	; (8007a9c <Setup0_Process+0x2c4>)
 8007924:	6808      	ldr	r0, [r1, #0]
 8007926:	2400      	movs	r4, #0
 8007928:	b280      	uxth	r0, r0
 800792a:	4402      	add	r2, r0
 800792c:	0052      	lsls	r2, r2, #1
 800792e:	495c      	ldr	r1, [pc, #368]	; (8007aa0 <Setup0_Process+0x2c8>)
 8007930:	6014      	str	r4, [r2, #0]
 8007932:	2030      	movs	r0, #48	; 0x30
 8007934:	2206      	movs	r2, #6
 8007936:	8008      	strh	r0, [r1, #0]
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8007938:	721a      	strb	r2, [r3, #8]
 800793a:	e799      	b.n	8007870 <Setup0_Process+0x98>
  CopyRoutine = NULL;
  wOffset = 0;

  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800793c:	781a      	ldrb	r2, [r3, #0]
 800793e:	0652      	lsls	r2, r2, #25
 8007940:	f47f af7c 	bne.w	800783c <Setup0_Process+0x64>
    {
      uint8_t wValue1 = pInformation->USBwValue1;
 8007944:	789a      	ldrb	r2, [r3, #2]
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8007946:	4c52      	ldr	r4, [pc, #328]	; (8007a90 <Setup0_Process+0x2b8>)
  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
 8007948:	2a01      	cmp	r2, #1
 800794a:	f000 80b1 	beq.w	8007ab0 <Setup0_Process+0x2d8>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 800794e:	2a02      	cmp	r2, #2
 8007950:	d05f      	beq.n	8007a12 <Setup0_Process+0x23a>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8007952:	2a03      	cmp	r2, #3
 8007954:	f47f af73 	bne.w	800783e <Setup0_Process+0x66>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8007958:	6822      	ldr	r2, [r4, #0]
 800795a:	6a52      	ldr	r2, [r2, #36]	; 0x24
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 800795c:	2a00      	cmp	r2, #0
 800795e:	d1b6      	bne.n	80078ce <Setup0_Process+0xf6>
 8007960:	e76d      	b.n	800783e <Setup0_Process+0x66>
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8007962:	685a      	ldr	r2, [r3, #4]
 8007964:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8007968:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800796c:	f47f af66 	bne.w	800783c <Setup0_Process+0x64>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007970:	781a      	ldrb	r2, [r3, #0]
 8007972:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8007976:	f040 80a5 	bne.w	8007ac4 <Setup0_Process+0x2ec>
        && (pInformation->USBwIndex == 0))
 800797a:	889a      	ldrh	r2, [r3, #4]
 800797c:	2a00      	cmp	r2, #0
 800797e:	f47f af5d 	bne.w	800783c <Setup0_Process+0x64>
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
          && (Status != 0))
      {
        CopyRoutine = Standard_GetStatus;
 8007982:	4a48      	ldr	r2, [pc, #288]	; (8007aa4 <Setup0_Process+0x2cc>)
 8007984:	e7a3      	b.n	80078ce <Setup0_Process+0xf6>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8007986:	280a      	cmp	r0, #10
 8007988:	f47f af58 	bne.w	800783c <Setup0_Process+0x64>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 800798c:	781a      	ldrb	r2, [r3, #0]
 800798e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007992:	2a01      	cmp	r2, #1
 8007994:	f47f af52 	bne.w	800783c <Setup0_Process+0x64>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8007998:	7a9a      	ldrb	r2, [r3, #10]
 800799a:	2a00      	cmp	r2, #0
 800799c:	f43f af4e 	beq.w	800783c <Setup0_Process+0x64>
 80079a0:	8859      	ldrh	r1, [r3, #2]
 80079a2:	2900      	cmp	r1, #0
 80079a4:	f47f af4a 	bne.w	800783c <Setup0_Process+0x64>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 80079a8:	685a      	ldr	r2, [r3, #4]
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 80079aa:	4c39      	ldr	r4, [pc, #228]	; (8007a90 <Setup0_Process+0x2b8>)
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 80079ac:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80079b0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80079b4:	f47f af43 	bne.w	800783e <Setup0_Process+0x66>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 80079b8:	7958      	ldrb	r0, [r3, #5]
 80079ba:	6823      	ldr	r3, [r4, #0]
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	4798      	blx	r3
 80079c0:	682b      	ldr	r3, [r5, #0]
 80079c2:	2800      	cmp	r0, #0
 80079c4:	f000 80c0 	beq.w	8007b48 <Setup0_Process+0x370>
 80079c8:	7858      	ldrb	r0, [r3, #1]
 80079ca:	e738      	b.n	800783e <Setup0_Process+0x66>


  if (ValBit(pInformation->USBbmRequestType, 7))
  {
    /* Device ==> Host */
    __IO uint32_t wLength = pInformation->USBwLength;
 80079cc:	88d9      	ldrh	r1, [r3, #6]
 80079ce:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 80079d0:	9801      	ldr	r0, [sp, #4]
 80079d2:	4282      	cmp	r2, r0
 80079d4:	d816      	bhi.n	8007a04 <Setup0_Process+0x22c>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 80079d6:	428a      	cmp	r2, r1
 80079d8:	f080 8098 	bcs.w	8007b0c <Setup0_Process+0x334>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 80079dc:	492c      	ldr	r1, [pc, #176]	; (8007a90 <Setup0_Process+0x2b8>)
 80079de:	6809      	ldr	r1, [r1, #0]
 80079e0:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
 80079e4:	428a      	cmp	r2, r1
 80079e6:	f080 8096 	bcs.w	8007b16 <Setup0_Process+0x33e>
      {
        Data_Mul_MaxPacketSize = FALSE;
 80079ea:	4a2f      	ldr	r2, [pc, #188]	; (8007aa8 <Setup0_Process+0x2d0>)
 80079ec:	2000      	movs	r0, #0
 80079ee:	7010      	strb	r0, [r2, #0]
      {
        Data_Mul_MaxPacketSize = TRUE;
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 80079f0:	8299      	strh	r1, [r3, #20]
    DataStageIn();
 80079f2:	f7ff fd19 	bl	8007428 <DataStageIn>
 80079f6:	e741      	b.n	800787c <Setup0_Process+0xa4>

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 80079f8:	2c0b      	cmp	r4, #11
 80079fa:	f47f af54 	bne.w	80078a6 <Setup0_Process+0xce>
    {
      Result = Standard_SetInterface();
 80079fe:	f7ff fdcd 	bl	800759c <Standard_SetInterface>
 8007a02:	e78a      	b.n	800791a <Setup0_Process+0x142>
 8007a04:	4a22      	ldr	r2, [pc, #136]	; (8007a90 <Setup0_Process+0x2b8>)
    __IO uint32_t wLength = pInformation->USBwLength;
     
    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8007a06:	9901      	ldr	r1, [sp, #4]
 8007a08:	6812      	ldr	r2, [r2, #0]
 8007a0a:	8219      	strh	r1, [r3, #16]
 8007a0c:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 8007a10:	e7ee      	b.n	80079f0 <Setup0_Process+0x218>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8007a12:	6822      	ldr	r2, [r4, #0]
 8007a14:	6a12      	ldr	r2, [r2, #32]
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8007a16:	2a00      	cmp	r2, #0
 8007a18:	f47f af59 	bne.w	80078ce <Setup0_Process+0xf6>
 8007a1c:	e70f      	b.n	800783e <Setup0_Process+0x66>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8007a1e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8007a22:	2a00      	cmp	r2, #0
 8007a24:	f6ff af4a 	blt.w	80078bc <Setup0_Process+0xe4>
 8007a28:	789a      	ldrb	r2, [r3, #2]
 8007a2a:	2a00      	cmp	r2, #0
 8007a2c:	f47f af46 	bne.w	80078bc <Setup0_Process+0xe4>
          || (pInformation->USBwIndex != 0)
 8007a30:	889a      	ldrh	r2, [r3, #4]
 8007a32:	2a00      	cmp	r2, #0
 8007a34:	f47f af42 	bne.w	80078bc <Setup0_Process+0xe4>
          || (pInformation->Current_Configuration != 0))
 8007a38:	7a9a      	ldrb	r2, [r3, #10]
 8007a3a:	2a00      	cmp	r2, #0
 8007a3c:	f43f af70 	beq.w	8007920 <Setup0_Process+0x148>
 8007a40:	e73c      	b.n	80078bc <Setup0_Process+0xe4>

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8007a42:	2c01      	cmp	r4, #1
 8007a44:	f43f af67 	beq.w	8007916 <Setup0_Process+0x13e>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8007a48:	2c03      	cmp	r4, #3
 8007a4a:	f47f af2c 	bne.w	80078a6 <Setup0_Process+0xce>
    {
      Result = Standard_SetEndPointFeature();
 8007a4e:	f7ff fe39 	bl	80076c4 <Standard_SetEndPointFeature>
 8007a52:	e762      	b.n	800791a <Setup0_Process+0x142>
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8007a54:	78da      	ldrb	r2, [r3, #3]
 8007a56:	2a01      	cmp	r2, #1
 8007a58:	f47f af25 	bne.w	80078a6 <Setup0_Process+0xce>
          && (pInformation->USBwIndex == 0)
 8007a5c:	889a      	ldrh	r2, [r3, #4]
 8007a5e:	2a00      	cmp	r2, #0
 8007a60:	f47f af21 	bne.w	80078a6 <Setup0_Process+0xce>
          && (ValBit(pInformation->Current_Feature, 5)))
 8007a64:	7a5a      	ldrb	r2, [r3, #9]
 8007a66:	0690      	lsls	r0, r2, #26
 8007a68:	f57f af1d 	bpl.w	80078a6 <Setup0_Process+0xce>
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007a6c:	490f      	ldr	r1, [pc, #60]	; (8007aac <Setup0_Process+0x2d4>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8007a6e:	f042 0220 	orr.w	r2, r2, #32
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007a72:	6809      	ldr	r1, [r1, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8007a74:	725a      	strb	r2, [r3, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8007a76:	69cb      	ldr	r3, [r1, #28]
 8007a78:	4798      	blx	r3
 8007a7a:	682b      	ldr	r3, [r5, #0]
 8007a7c:	e750      	b.n	8007920 <Setup0_Process+0x148>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
    {
      Result = Standard_SetConfiguration();
 8007a7e:	f7ff fd6f 	bl	8007560 <Standard_SetConfiguration>
 8007a82:	e74a      	b.n	800791a <Setup0_Process+0x142>
 8007a84:	40005c50 	.word	0x40005c50
 8007a88:	20003010 	.word	0x20003010
 8007a8c:	20003004 	.word	0x20003004
 8007a90:	20003000 	.word	0x20003000
 8007a94:	20003016 	.word	0x20003016
 8007a98:	080073d9 	.word	0x080073d9
 8007a9c:	20003002 	.word	0x20003002
 8007aa0:	20003018 	.word	0x20003018
 8007aa4:	080074e1 	.word	0x080074e1
 8007aa8:	200009b8 	.word	0x200009b8
 8007aac:	2000300c 	.word	0x2000300c
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8007ab0:	6822      	ldr	r2, [r4, #0]
 8007ab2:	69d2      	ldr	r2, [r2, #28]
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8007ab4:	2a00      	cmp	r2, #0
 8007ab6:	f47f af0a 	bne.w	80078ce <Setup0_Process+0xf6>
 8007aba:	e6c0      	b.n	800783e <Setup0_Process+0x66>
 8007abc:	682b      	ldr	r3, [r5, #0]


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
 8007abe:	2209      	movs	r2, #9
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8007ac0:	721a      	strb	r2, [r3, #8]
 8007ac2:	e6d5      	b.n	8007870 <Setup0_Process+0x98>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007ac4:	2a01      	cmp	r2, #1
 8007ac6:	d031      	beq.n	8007b2c <Setup0_Process+0x354>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007ac8:	2a02      	cmp	r2, #2
 8007aca:	f47f aeb7 	bne.w	800783c <Setup0_Process+0x64>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8007ace:	795a      	ldrb	r2, [r3, #5]
 8007ad0:	f002 040f 	and.w	r4, r2, #15

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007ad4:	00a1      	lsls	r1, r4, #2
 8007ad6:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8007ada:	0616      	lsls	r6, r2, #24
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007adc:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8007ae0:	bf56      	itet	pl
 8007ae2:	6809      	ldrpl	r1, [r1, #0]

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007ae4:	680e      	ldrmi	r6, [r1, #0]
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8007ae6:	f401 5640 	andpl.w	r6, r1, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
 8007aea:	4918      	ldr	r1, [pc, #96]	; (8007b4c <Setup0_Process+0x374>)

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007aec:	bf48      	it	mi
 8007aee:	f006 0630 	andmi.w	r6, r6, #48	; 0x30
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table->Total_Endpoint) && (Reserved == 0)
 8007af2:	6809      	ldr	r1, [r1, #0]
 8007af4:	7809      	ldrb	r1, [r1, #0]
 8007af6:	428c      	cmp	r4, r1
 8007af8:	f4bf aea0 	bcs.w	800783c <Setup0_Process+0x64>
 8007afc:	f012 0f70 	tst.w	r2, #112	; 0x70
 8007b00:	f47f ae9c 	bne.w	800783c <Setup0_Process+0x64>
          && (Status != 0))
 8007b04:	2e00      	cmp	r6, #0
 8007b06:	f47f af3c 	bne.w	8007982 <Setup0_Process+0x1aa>
 8007b0a:	e697      	b.n	800783c <Setup0_Process+0x64>
 8007b0c:	4a10      	ldr	r2, [pc, #64]	; (8007b50 <Setup0_Process+0x378>)
 8007b0e:	6812      	ldr	r2, [r2, #0]
 8007b10:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 8007b14:	e76c      	b.n	80079f0 <Setup0_Process+0x218>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
      {
        Data_Mul_MaxPacketSize = FALSE;
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 8007b16:	fb92 f0f1 	sdiv	r0, r2, r1
 8007b1a:	fb01 2210 	mls	r2, r1, r0, r2
 8007b1e:	2a00      	cmp	r2, #0
 8007b20:	f47f af66 	bne.w	80079f0 <Setup0_Process+0x218>
      {
        Data_Mul_MaxPacketSize = TRUE;
 8007b24:	4a0b      	ldr	r2, [pc, #44]	; (8007b54 <Setup0_Process+0x37c>)
 8007b26:	2001      	movs	r0, #1
 8007b28:	7010      	strb	r0, [r2, #0]
 8007b2a:	e761      	b.n	80079f0 <Setup0_Process+0x218>
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8007b2c:	4c08      	ldr	r4, [pc, #32]	; (8007b50 <Setup0_Process+0x378>)
 8007b2e:	7958      	ldrb	r0, [r3, #5]
 8007b30:	6823      	ldr	r3, [r4, #0]
 8007b32:	699b      	ldr	r3, [r3, #24]
 8007b34:	4798      	blx	r3
 8007b36:	b920      	cbnz	r0, 8007b42 <Setup0_Process+0x36a>
          && (pInformation->Current_Configuration != 0))
 8007b38:	682b      	ldr	r3, [r5, #0]
 8007b3a:	7a9a      	ldrb	r2, [r3, #10]
 8007b3c:	2a00      	cmp	r2, #0
 8007b3e:	f47f af20 	bne.w	8007982 <Setup0_Process+0x1aa>
 8007b42:	682b      	ldr	r3, [r5, #0]
 8007b44:	7858      	ldrb	r0, [r3, #1]
 8007b46:	e67a      	b.n	800783e <Setup0_Process+0x66>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 8007b48:	4a03      	ldr	r2, [pc, #12]	; (8007b58 <Setup0_Process+0x380>)
 8007b4a:	e6c0      	b.n	80078ce <Setup0_Process+0xf6>
 8007b4c:	2000013c 	.word	0x2000013c
 8007b50:	20003000 	.word	0x20003000
 8007b54:	200009b8 	.word	0x200009b8
 8007b58:	08007401 	.word	0x08007401

08007b5c <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Out0_Process(void)
{
 8007b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t ControlState = pInformation->ControlState;
 8007b5e:	4d33      	ldr	r5, [pc, #204]	; (8007c2c <Out0_Process+0xd0>)
 8007b60:	682c      	ldr	r4, [r5, #0]
 8007b62:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8007b64:	2b03      	cmp	r3, #3
 8007b66:	d009      	beq.n	8007b7c <Out0_Process+0x20>
 8007b68:	2b05      	cmp	r3, #5
 8007b6a:	d007      	beq.n	8007b7c <Out0_Process+0x20>
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8007b6c:	2b07      	cmp	r3, #7
 8007b6e:	d049      	beq.n	8007c04 <Out0_Process+0xa8>
 8007b70:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007b72:	7223      	strb	r3, [r4, #8]

  return Post0_Process();
}
 8007b74:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007b78:	f7ff be0c 	b.w	8007794 <Post0_Process>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8007b7c:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8007b7e:	8a23      	ldrh	r3, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8007b80:	b1d9      	cbz	r1, 8007bba <Out0_Process+0x5e>
 8007b82:	b923      	cbnz	r3, 8007b8e <Out0_Process+0x32>
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007b84:	8aa3      	ldrh	r3, [r4, #20]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d04b      	beq.n	8007c22 <Out0_Process+0xc6>
 8007b8a:	4a29      	ldr	r2, [pc, #164]	; (8007c30 <Out0_Process+0xd4>)
 8007b8c:	e027      	b.n	8007bde <Out0_Process+0x82>
  if (pEPinfo->CopyData && save_rLength)
  {
    uint8_t *Buffer;
    uint32_t Length;

    Length = pEPinfo->PacketSize;
 8007b8e:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8007b90:	429e      	cmp	r6, r3
 8007b92:	bf28      	it	cs
 8007b94:	461e      	movcs	r6, r3
 8007b96:	4630      	mov	r0, r6
 8007b98:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 8007b9a:	8a22      	ldrh	r2, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 8007b9c:	8a63      	ldrh	r3, [r4, #18]
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 8007b9e:	1b92      	subs	r2, r2, r6
    pEPinfo->Usb_rOffset += Length;
 8007ba0:	4433      	add	r3, r6
 8007ba2:	8263      	strh	r3, [r4, #18]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8007ba4:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8007ba6:	8222      	strh	r2, [r4, #16]
    pEPinfo->Usb_rOffset += Length;

    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8007ba8:	2000      	movs	r0, #0
 8007baa:	f000 fc07 	bl	80083bc <GetEPRxAddr>
 8007bae:	4632      	mov	r2, r6
 8007bb0:	4601      	mov	r1, r0
 8007bb2:	4638      	mov	r0, r7
 8007bb4:	f000 fa14 	bl	8007fe0 <PMAToUserBufferCopy>
 8007bb8:	8a23      	ldrh	r3, [r4, #16]
  }

  if (pEPinfo->Usb_rLength != 0)
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d0e2      	beq.n	8007b84 <Out0_Process+0x28>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8007bbe:	4b1d      	ldr	r3, [pc, #116]	; (8007c34 <Out0_Process+0xd8>)
    SetEPTxCount(ENDP0, 0);
 8007bc0:	2000      	movs	r0, #0
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8007bc2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8007bc6:	4601      	mov	r1, r0
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8007bc8:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8007bca:	f000 fc05 	bl	80083d8 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007bce:	8a23      	ldrh	r3, [r4, #16]
 8007bd0:	8aa1      	ldrh	r1, [r4, #20]

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8007bd2:	4a17      	ldr	r2, [pc, #92]	; (8007c30 <Out0_Process+0xd4>)
 8007bd4:	2030      	movs	r0, #48	; 0x30
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007bd6:	4299      	cmp	r1, r3

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8007bd8:	8010      	strh	r0, [r2, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007bda:	d922      	bls.n	8007c22 <Out0_Process+0xc6>
  {
    pInformation->ControlState = OUT_DATA;
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8007bdc:	b9eb      	cbnz	r3, 8007c1a <Out0_Process+0xbe>
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8007bde:	682c      	ldr	r4, [r5, #0]
 8007be0:	2106      	movs	r1, #6
      USB_StatusIn();
 8007be2:	4b15      	ldr	r3, [pc, #84]	; (8007c38 <Out0_Process+0xdc>)
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8007be4:	7221      	strb	r1, [r4, #8]
      USB_StatusIn();
 8007be6:	6819      	ldr	r1, [r3, #0]
 8007be8:	4b14      	ldr	r3, [pc, #80]	; (8007c3c <Out0_Process+0xe0>)
 8007bea:	b289      	uxth	r1, r1
 8007bec:	440b      	add	r3, r1
 8007bee:	005b      	lsls	r3, r3, #1
 8007bf0:	2100      	movs	r1, #0
 8007bf2:	6019      	str	r1, [r3, #0]
 8007bf4:	7a23      	ldrb	r3, [r4, #8]
 8007bf6:	2130      	movs	r1, #48	; 0x30
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007bf8:	7223      	strb	r3, [r4, #8]

  return Post0_Process();
}
 8007bfa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
      USB_StatusIn();
 8007bfe:	8011      	strh	r1, [r2, #0]
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007c00:	f7ff bdc8 	b.w	8007794 <Post0_Process>
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
  {
    (*pProperty->Process_Status_OUT)();
 8007c04:	4b0e      	ldr	r3, [pc, #56]	; (8007c40 <Out0_Process+0xe4>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	4798      	blx	r3
 8007c0c:	682c      	ldr	r4, [r5, #0]
 8007c0e:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007c10:	7223      	strb	r3, [r4, #8]

  return Post0_Process();
}
 8007c12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007c16:	f7ff bdbd 	b.w	8007794 <Post0_Process>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8007c1a:	682c      	ldr	r4, [r5, #0]
 8007c1c:	2305      	movs	r3, #5
 8007c1e:	7223      	strb	r3, [r4, #8]
 8007c20:	e7a7      	b.n	8007b72 <Out0_Process+0x16>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
  {
    pInformation->ControlState = OUT_DATA;
 8007c22:	682c      	ldr	r4, [r5, #0]
 8007c24:	2303      	movs	r3, #3
 8007c26:	7223      	strb	r3, [r4, #8]
 8007c28:	e7a3      	b.n	8007b72 <Out0_Process+0x16>
 8007c2a:	bf00      	nop
 8007c2c:	20003010 	.word	0x20003010
 8007c30:	20003018 	.word	0x20003018
 8007c34:	20003016 	.word	0x20003016
 8007c38:	40005c50 	.word	0x40005c50
 8007c3c:	20003002 	.word	0x20003002
 8007c40:	20003000 	.word	0x20003000

08007c44 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
 8007c44:	b430      	push	{r4, r5}
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;
 8007c46:	4b0b      	ldr	r3, [pc, #44]	; (8007c74 <SetDeviceAddress+0x30>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8007c4c:	b15d      	cbz	r5, 8007c66 <SetDeviceAddress+0x22>
 8007c4e:	490a      	ldr	r1, [pc, #40]	; (8007c78 <SetDeviceAddress+0x34>)
 8007c50:	2300      	movs	r3, #0
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8007c52:	680c      	ldr	r4, [r1, #0]
 8007c54:	f648 728f 	movw	r2, #36751	; 0x8f8f
 8007c58:	4022      	ands	r2, r4
 8007c5a:	431a      	orrs	r2, r3
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	429d      	cmp	r5, r3
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8007c60:	f841 2b04 	str.w	r2, [r1], #4
{
  uint32_t i;
  uint32_t nEP = Device_Table->Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8007c64:	d8f5      	bhi.n	8007c52 <SetDeviceAddress+0xe>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 8007c66:	4b05      	ldr	r3, [pc, #20]	; (8007c7c <SetDeviceAddress+0x38>)
 8007c68:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8007c6c:	6018      	str	r0, [r3, #0]
}
 8007c6e:	bc30      	pop	{r4, r5}
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	2000013c 	.word	0x2000013c
 8007c78:	40005c00 	.word	0x40005c00
 8007c7c:	40005c4c 	.word	0x40005c4c

08007c80 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t In0_Process(void)
{
 8007c80:	b510      	push	{r4, lr}
  uint32_t ControlState = pInformation->ControlState;
 8007c82:	4c18      	ldr	r4, [pc, #96]	; (8007ce4 <In0_Process+0x64>)
 8007c84:	6822      	ldr	r2, [r4, #0]
 8007c86:	7a13      	ldrb	r3, [r2, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d017      	beq.n	8007cbc <In0_Process+0x3c>
 8007c8c:	2b04      	cmp	r3, #4
 8007c8e:	d015      	beq.n	8007cbc <In0_Process+0x3c>
    DataStageIn();
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
 8007c90:	2b06      	cmp	r3, #6
 8007c92:	d005      	beq.n	8007ca0 <In0_Process+0x20>
 8007c94:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007c96:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007c9c:	f7ff bd7a 	b.w	8007794 <Post0_Process>
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8007ca0:	7853      	ldrb	r3, [r2, #1]
 8007ca2:	2b05      	cmp	r3, #5
 8007ca4:	d013      	beq.n	8007cce <In0_Process+0x4e>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
      pUser_Standard_Requests->User_SetDeviceAddress();
    }
    (*pProperty->Process_Status_IN)();
 8007ca6:	4b10      	ldr	r3, [pc, #64]	; (8007ce8 <In0_Process+0x68>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	4798      	blx	r3
 8007cae:	6822      	ldr	r2, [r4, #0]
 8007cb0:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007cb2:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007cb8:	f7ff bd6c 	b.w	8007794 <Post0_Process>
{
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    DataStageIn();
 8007cbc:	f7ff fbb4 	bl	8007428 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8007cc0:	6822      	ldr	r2, [r4, #0]
 8007cc2:	7a13      	ldrb	r3, [r2, #8]
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007cc4:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007cc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007cca:	f7ff bd63 	b.w	8007794 <Post0_Process>
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8007cce:	7813      	ldrb	r3, [r2, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8007cd0:	065b      	lsls	r3, r3, #25
 8007cd2:	d1e8      	bne.n	8007ca6 <In0_Process+0x26>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 8007cd4:	78d0      	ldrb	r0, [r2, #3]
 8007cd6:	f7ff ffb5 	bl	8007c44 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 8007cda:	4b04      	ldr	r3, [pc, #16]	; (8007cec <In0_Process+0x6c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	6a1b      	ldr	r3, [r3, #32]
 8007ce0:	4798      	blx	r3
 8007ce2:	e7e0      	b.n	8007ca6 <In0_Process+0x26>
 8007ce4:	20003010 	.word	0x20003010
 8007ce8:	20003000 	.word	0x20003000
 8007cec:	2000300c 	.word	0x2000300c

08007cf0 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop

08007cf4 <USB_SetDeviceConfiguration>:
																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 8007cf4:	4a17      	ldr	r2, [pc, #92]	; (8007d54 <USB_SetDeviceConfiguration+0x60>)
 8007cf6:	4b18      	ldr	r3, [pc, #96]	; (8007d58 <USB_SetDeviceConfiguration+0x64>)
* Input          : device configuration.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
 8007cf8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
 8007cfc:	f102 0b08 	add.w	fp, r2, #8
 8007d00:	f8c3 b004 	str.w	fp, [r3, #4]
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
 8007d04:	f102 0b10 	add.w	fp, r2, #16
																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
 8007d08:	601a      	str	r2, [r3, #0]
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
 8007d0a:	f8c3 b008 	str.w	fp, [r3, #8]
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
 8007d0e:	f102 0b18 	add.w	fp, r2, #24
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];
 8007d12:	3220      	adds	r2, #32
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
  nGlobalStickState = nGDC;
 8007d14:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8007d74 <USB_SetDeviceConfiguration+0x80>


																  Device_Info               = &CCID_Device_Info;
 8007d18:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8007d78 <USB_SetDeviceConfiguration+0x84>
 8007d1c:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8007d7c <USB_SetDeviceConfiguration+0x88>
																  Device_Property           = &CCID_Device_Property;
 8007d20:	4f0e      	ldr	r7, [pc, #56]	; (8007d5c <USB_SetDeviceConfiguration+0x68>)
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 8007d22:	4d0f      	ldr	r5, [pc, #60]	; (8007d60 <USB_SetDeviceConfiguration+0x6c>)
 8007d24:	4e0f      	ldr	r6, [pc, #60]	; (8007d64 <USB_SetDeviceConfiguration+0x70>)
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8007d26:	4c10      	ldr	r4, [pc, #64]	; (8007d68 <USB_SetDeviceConfiguration+0x74>)
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
 8007d28:	f8c3 b00c 	str.w	fp, [r3, #12]
{
  nGlobalStickState = nGDC;


																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
 8007d2c:	f8df c050 	ldr.w	ip, [pc, #80]	; 8007d80 <USB_SetDeviceConfiguration+0x8c>
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8007d30:	f8df b050 	ldr.w	fp, [pc, #80]	; 8007d84 <USB_SetDeviceConfiguration+0x90>


																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8007d34:	490d      	ldr	r1, [pc, #52]	; (8007d6c <USB_SetDeviceConfiguration+0x78>)
																	Config_Descriptor         = &CCID_Config_Descriptor;
																	String_Descriptor[0]      = &CCID_String_Descriptor[0];
																	String_Descriptor[1]      = &CCID_String_Descriptor[1];
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];
 8007d36:	611a      	str	r2, [r3, #16]

																  Device_Info               = &CCID_Device_Info;
																  Device_Property           = &CCID_Device_Property;
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
																	Device_Descriptor         = &CCID_Device_Descriptor;
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8007d38:	4b0d      	ldr	r3, [pc, #52]	; (8007d70 <USB_SetDeviceConfiguration+0x7c>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_SetDeviceConfiguration(int nGDC)
{
  nGlobalStickState = nGDC;
 8007d3a:	f8ca 0000 	str.w	r0, [sl]


																  Device_Info               = &CCID_Device_Info;
 8007d3e:	f8c8 9000 	str.w	r9, [r8]
																  Device_Property           = &CCID_Device_Property;
 8007d42:	f8c7 c000 	str.w	ip, [r7]
																  User_Standard_Requests    = &CCID_User_Standard_Requests;
 8007d46:	602e      	str	r6, [r5, #0]
																	Device_Descriptor         = &CCID_Device_Descriptor;
 8007d48:	600c      	str	r4, [r1, #0]
																	Config_Descriptor         = &CCID_Config_Descriptor;
 8007d4a:	f8cb 3000 	str.w	r3, [fp]
																	String_Descriptor[2]      = &CCID_String_Descriptor[2];
																	String_Descriptor[3]      = &CCID_String_Descriptor[3];
																	String_Descriptor[4]      = &CCID_String_Descriptor[4];


}
 8007d4e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d52:	4770      	bx	lr
 8007d54:	20000020 	.word	0x20000020
 8007d58:	20000124 	.word	0x20000124
 8007d5c:	20000118 	.word	0x20000118
 8007d60:	20000138 	.word	0x20000138
 8007d64:	20000058 	.word	0x20000058
 8007d68:	20000050 	.word	0x20000050
 8007d6c:	2000011c 	.word	0x2000011c
 8007d70:	20000048 	.word	0x20000048
 8007d74:	20000004 	.word	0x20000004
 8007d78:	20003008 	.word	0x20003008
 8007d7c:	20002f00 	.word	0x20002f00
 8007d80:	2000007c 	.word	0x2000007c
 8007d84:	20000120 	.word	0x20000120

08007d88 <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 8007d88:	4a08      	ldr	r2, [pc, #32]	; (8007dac <USB_Init+0x24>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 8007d8a:	b570      	push	{r4, r5, r6, lr}
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
  pUser_Standard_Requests    = User_Standard_Requests;
 8007d8c:	4908      	ldr	r1, [pc, #32]	; (8007db0 <USB_Init+0x28>)
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 8007d8e:	4b09      	ldr	r3, [pc, #36]	; (8007db4 <USB_Init+0x2c>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 8007d90:	6812      	ldr	r2, [r2, #0]
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 8007d92:	681b      	ldr	r3, [r3, #0]
  pUser_Standard_Requests    = User_Standard_Requests;
 8007d94:	6808      	ldr	r0, [r1, #0]
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
 8007d96:	2602      	movs	r6, #2
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 8007d98:	4d07      	ldr	r5, [pc, #28]	; (8007db8 <USB_Init+0x30>)
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 8007d9a:	4c08      	ldr	r4, [pc, #32]	; (8007dbc <USB_Init+0x34>)
  pUser_Standard_Requests    = User_Standard_Requests;
 8007d9c:	4908      	ldr	r1, [pc, #32]	; (8007dc0 <USB_Init+0x38>)
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
 8007d9e:	7216      	strb	r6, [r2, #8]
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
 8007da0:	602a      	str	r2, [r5, #0]
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
  pUser_Standard_Requests    = User_Standard_Requests;

  /* Initialize devices one by one */
  pProperty->Init();
 8007da2:	681a      	ldr	r2, [r3, #0]
*******************************************************************************/
void USB_Init(void)
{
  pInformation               = Device_Info;
  pInformation->ControlState = 2;
  pProperty                  = Device_Property;
 8007da4:	6023      	str	r3, [r4, #0]
  pUser_Standard_Requests    = User_Standard_Requests;
 8007da6:	6008      	str	r0, [r1, #0]

  /* Initialize devices one by one */
  pProperty->Init();
 8007da8:	4790      	blx	r2
 8007daa:	bd70      	pop	{r4, r5, r6, pc}
 8007dac:	20003008 	.word	0x20003008
 8007db0:	20000138 	.word	0x20000138
 8007db4:	20000118 	.word	0x20000118
 8007db8:	20003010 	.word	0x20003010
 8007dbc:	20003000 	.word	0x20003000
 8007dc0:	2000300c 	.word	0x2000300c

08007dc4 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8007dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dc8:	f8df a158 	ldr.w	sl, [pc, #344]	; 8007f24 <CTR_LP+0x160>
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007dcc:	4d50      	ldr	r5, [pc, #320]	; (8007f10 <CTR_LP+0x14c>)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007dce:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8007f28 <CTR_LP+0x164>
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007dd2:	4656      	mov	r6, sl
 8007dd4:	682b      	ldr	r3, [r5, #0]
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8007dd6:	4c4f      	ldr	r4, [pc, #316]	; (8007f14 <CTR_LP+0x150>)
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007dd8:	b29a      	uxth	r2, r3
 8007dda:	041b      	lsls	r3, r3, #16
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8007ddc:	f8df 814c 	ldr.w	r8, [pc, #332]	; 8007f2c <CTR_LP+0x168>
      SaveTState = _GetEPTxStatus(ENDP0);
 8007de0:	4f4d      	ldr	r7, [pc, #308]	; (8007f18 <CTR_LP+0x154>)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8007de2:	f647 71ff 	movw	r1, #32767	; 0x7fff
*******************************************************************************/
void CTR_LP(void)
{
  uint32_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007de6:	f8aa 2000 	strh.w	r2, [sl]
 8007dea:	d55a      	bpl.n	8007ea2 <CTR_LP+0xde>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8007dec:	6029      	str	r1, [r5, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007dee:	8833      	ldrh	r3, [r6, #0]
 8007df0:	f003 030f 	and.w	r3, r3, #15
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8007df4:	009a      	lsls	r2, r3, #2
 8007df6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007dfa:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007dfe:	f889 3000 	strb.w	r3, [r9]
    if (EPindex == 0)
 8007e02:	bb63      	cbnz	r3, 8007e5e <CTR_LP+0x9a>
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8007e04:	6823      	ldr	r3, [r4, #0]
 8007e06:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007e0a:	f8a8 3000 	strh.w	r3, [r8]
      SaveTState = _GetEPTxStatus(ENDP0);
 8007e0e:	6823      	ldr	r3, [r4, #0]
 8007e10:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007e14:	803b      	strh	r3, [r7, #0]
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8007e16:	6823      	ldr	r3, [r4, #0]
 8007e18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007e26:	6023      	str	r3, [r4, #0]
      _SetEPTxStatus(ENDP0, EP_TX_NAK);
 8007e28:	6823      	ldr	r3, [r4, #0]
 8007e2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	f083 0320 	eor.w	r3, r3, #32
 8007e38:	6023      	str	r3, [r4, #0]


      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8007e3a:	8833      	ldrh	r3, [r6, #0]
 8007e3c:	06d8      	lsls	r0, r3, #27
 8007e3e:	d532      	bpl.n	8007ea6 <CTR_LP+0xe2>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 8007e40:	6823      	ldr	r3, [r4, #0]
        if ((wEPVal & EP_CTR_TX) != 0)
 8007e42:	0619      	lsls	r1, r3, #24
 8007e44:	d42f      	bmi.n	8007ea6 <CTR_LP+0xe2>
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }
        else if ((wEPVal &EP_SETUP) != 0)
 8007e46:	051a      	lsls	r2, r3, #20
 8007e48:	d459      	bmi.n	8007efe <CTR_LP+0x13a>
          _SetEPRxStatus(ENDP0, SaveRState);
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 8007e4a:	041b      	lsls	r3, r3, #16
 8007e4c:	d5c2      	bpl.n	8007dd4 <CTR_LP+0x10>
        {
          _ClearEP_CTR_RX(ENDP0);
 8007e4e:	6822      	ldr	r2, [r4, #0]
 8007e50:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007e54:	4013      	ands	r3, r2
 8007e56:	6023      	str	r3, [r4, #0]
          Out0_Process();
 8007e58:	f7ff fe80 	bl	8007b5c <Out0_Process>
 8007e5c:	e02a      	b.n	8007eb4 <CTR_LP+0xf0>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8007e5e:	6814      	ldr	r4, [r2, #0]
      if ((wEPVal & EP_CTR_RX) != 0)
 8007e60:	0421      	lsls	r1, r4, #16
 8007e62:	d413      	bmi.n	8007e8c <CTR_LP+0xc8>
        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8007e64:	0623      	lsls	r3, r4, #24
 8007e66:	d5b5      	bpl.n	8007dd4 <CTR_LP+0x10>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8007e68:	f899 1000 	ldrb.w	r1, [r9]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8007e6c:	482b      	ldr	r0, [pc, #172]	; (8007f1c <CTR_LP+0x158>)
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8007e6e:	008b      	lsls	r3, r1, #2
 8007e70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e74:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007e78:	681c      	ldr	r4, [r3, #0]
 8007e7a:	f648 720f 	movw	r2, #36623	; 0x8f0f

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8007e7e:	3901      	subs	r1, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8007e80:	4022      	ands	r2, r4
 8007e82:	601a      	str	r2, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8007e84:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8007e88:	4798      	blx	r3
 8007e8a:	e7a3      	b.n	8007dd4 <CTR_LP+0x10>
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8007e8c:	6817      	ldr	r7, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8007e8e:	4824      	ldr	r0, [pc, #144]	; (8007f20 <CTR_LP+0x15c>)
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8007e90:	f640 718f 	movw	r1, #3983	; 0xf8f
 8007e94:	4039      	ands	r1, r7

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8007e96:	3b01      	subs	r3, #1
 8007e98:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8007e9c:	6011      	str	r1, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8007e9e:	4798      	blx	r3
 8007ea0:	e7e0      	b.n	8007e64 <CTR_LP+0xa0>
 8007ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
        if ((wEPVal & EP_CTR_TX) != 0)
        {
          _ClearEP_CTR_TX(ENDP0);
 8007ea6:	6822      	ldr	r2, [r4, #0]
 8007ea8:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8007eac:	4013      	ands	r3, r2
 8007eae:	6023      	str	r3, [r4, #0]
          In0_Process();
 8007eb0:	f7ff fee6 	bl	8007c80 <In0_Process>
        else if ((wEPVal & EP_CTR_RX) != 0)
        {
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
          /* before terminate set Tx & Rx status */
          _SetEPRxStatus(ENDP0, SaveRState);
 8007eb4:	6823      	ldr	r3, [r4, #0]
 8007eb6:	f8b8 2000 	ldrh.w	r2, [r8]
 8007eba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	04d6      	lsls	r6, r2, #19
 8007ec6:	bf48      	it	mi
 8007ec8:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8007ecc:	0495      	lsls	r5, r2, #18
 8007ece:	4a11      	ldr	r2, [pc, #68]	; (8007f14 <CTR_LP+0x150>)
 8007ed0:	bf48      	it	mi
 8007ed2:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8007ed6:	6013      	str	r3, [r2, #0]
          _SetEPTxStatus(ENDP0, SaveTState);
 8007ed8:	6813      	ldr	r3, [r2, #0]
 8007eda:	883a      	ldrh	r2, [r7, #0]
 8007edc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ee0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	06d4      	lsls	r4, r2, #27
 8007ee8:	bf48      	it	mi
 8007eea:	f083 0310 	eormi.w	r3, r3, #16
 8007eee:	0690      	lsls	r0, r2, #26
 8007ef0:	4a08      	ldr	r2, [pc, #32]	; (8007f14 <CTR_LP+0x150>)
 8007ef2:	bf48      	it	mi
 8007ef4:	f083 0320 	eormi.w	r3, r3, #32
 8007ef8:	6013      	str	r3, [r2, #0]
          return;
 8007efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          _SetEPTxStatus(ENDP0, SaveTState);
          return;
        }
        else if ((wEPVal &EP_SETUP) != 0)
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 8007efe:	6822      	ldr	r2, [r4, #0]
 8007f00:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007f04:	4013      	ands	r3, r2
 8007f06:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 8007f08:	f7ff fc66 	bl	80077d8 <Setup0_Process>
 8007f0c:	e7d2      	b.n	8007eb4 <CTR_LP+0xf0>
 8007f0e:	bf00      	nop
 8007f10:	40005c44 	.word	0x40005c44
 8007f14:	40005c00 	.word	0x40005c00
 8007f18:	20003018 	.word	0x20003018
 8007f1c:	200002b0 	.word	0x200002b0
 8007f20:	20000294 	.word	0x20000294
 8007f24:	200034ba 	.word	0x200034ba
 8007f28:	20003004 	.word	0x20003004
 8007f2c:	20003016 	.word	0x20003016

08007f30 <CTR_HP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
 8007f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f32:	4d17      	ldr	r5, [pc, #92]	; (8007f90 <CTR_HP+0x60>)
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007f34:	4c17      	ldr	r4, [pc, #92]	; (8007f94 <CTR_HP+0x64>)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007f36:	4f18      	ldr	r7, [pc, #96]	; (8007f98 <CTR_HP+0x68>)
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007f38:	462e      	mov	r6, r5
 8007f3a:	6823      	ldr	r3, [r4, #0]
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8007f3c:	f647 71ff 	movw	r1, #32767	; 0x7fff
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007f40:	b29a      	uxth	r2, r3
 8007f42:	041b      	lsls	r3, r3, #16
 8007f44:	802a      	strh	r2, [r5, #0]
 8007f46:	d521      	bpl.n	8007f8c <CTR_HP+0x5c>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8007f48:	6021      	str	r1, [r4, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007f4a:	8832      	ldrh	r2, [r6, #0]
 8007f4c:	f002 020f 	and.w	r2, r2, #15
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 8007f50:	0093      	lsls	r3, r2, #2
 8007f52:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007f56:	703a      	strb	r2, [r7, #0]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 8007f58:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007f5c:	6819      	ldr	r1, [r3, #0]
    if ((wEPVal & EP_CTR_RX) != 0)
 8007f5e:	0408      	lsls	r0, r1, #16
 8007f60:	d40e      	bmi.n	8007f80 <CTR_HP+0x50>

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
 8007f62:	0609      	lsls	r1, r1, #24
 8007f64:	d5e9      	bpl.n	8007f3a <CTR_HP+0xa>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8007f66:	f8d3 e000 	ldr.w	lr, [r3]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8007f6a:	480c      	ldr	r0, [pc, #48]	; (8007f9c <CTR_HP+0x6c>)

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8007f6c:	f648 710f 	movw	r1, #36623	; 0x8f0f
 8007f70:	ea0e 0101 	and.w	r1, lr, r1

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8007f74:	3a01      	subs	r2, #1
 8007f76:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8007f7a:	6019      	str	r1, [r3, #0]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8007f7c:	4790      	blx	r2
 8007f7e:	e7dc      	b.n	8007f3a <CTR_HP+0xa>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8007f80:	f8d3 e000 	ldr.w	lr, [r3]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8007f84:	4806      	ldr	r0, [pc, #24]	; (8007fa0 <CTR_HP+0x70>)
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8007f86:	f640 718f 	movw	r1, #3983	; 0xf8f
 8007f8a:	e7f1      	b.n	8007f70 <CTR_HP+0x40>
 8007f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	200034ba 	.word	0x200034ba
 8007f94:	40005c44 	.word	0x40005c44
 8007f98:	20003004 	.word	0x20003004
 8007f9c:	200002b0 	.word	0x200002b0
 8007fa0:	20000294 	.word	0x20000294

08007fa4 <UserToPMABufferCopy>:
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8007fa4:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8007fa8:	3201      	adds	r2, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8007faa:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
 8007fae:	1053      	asrs	r3, r2, #1
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007fb0:	b410      	push	{r4}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8007fb2:	ea4f 0141 	mov.w	r1, r1, lsl #1
  for (i = n; i != 0; i--)
 8007fb6:	d00f      	beq.n	8007fd8 <UserToPMABufferCopy+0x34>
 8007fb8:	1d0a      	adds	r2, r1, #4
 8007fba:	3002      	adds	r0, #2
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8007fbc:	f810 4c01 	ldrb.w	r4, [r0, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8007fc0:	f810 1c02 	ldrb.w	r1, [r0, #-2]
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8007fc4:	3b01      	subs	r3, #1
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8007fc6:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
    *pdwVal++ = temp2;
 8007fca:	f822 1c04 	strh.w	r1, [r2, #-4]
 8007fce:	f100 0002 	add.w	r0, r0, #2
 8007fd2:	f102 0204 	add.w	r2, r2, #4
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8007fd6:	d1f1      	bne.n	8007fbc <UserToPMABufferCopy+0x18>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8007fd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop

08007fe0 <PMAToUserBufferCopy>:
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8007fe0:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8007fe4:	3201      	adds	r2, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8007fe6:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
 8007fea:	1053      	asrs	r3, r2, #1
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8007fec:	ea4f 0141 	mov.w	r1, r1, lsl #1
  for (i = n; i != 0; i--)
 8007ff0:	d005      	beq.n	8007ffe <PMAToUserBufferCopy+0x1e>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8007ff2:	f851 2b04 	ldr.w	r2, [r1], #4
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8007ff6:	3b01      	subs	r3, #1
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8007ff8:	f820 2b02 	strh.w	r2, [r0], #2
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8007ffc:	d1f9      	bne.n	8007ff2 <PMAToUserBufferCopy+0x12>
 8007ffe:	4770      	bx	lr

08008000 <SetCNTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetCNTR(uint16_t wRegValue)
{
  _SetCNTR(wRegValue);
 8008000:	4b01      	ldr	r3, [pc, #4]	; (8008008 <SetCNTR+0x8>)
 8008002:	6018      	str	r0, [r3, #0]
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	40005c40 	.word	0x40005c40

0800800c <GetCNTR>:
* Output         : None.
* Return         : CNTR register Value.
*******************************************************************************/
uint16_t GetCNTR(void)
{
  return(_GetCNTR());
 800800c:	4b01      	ldr	r3, [pc, #4]	; (8008014 <GetCNTR+0x8>)
 800800e:	6818      	ldr	r0, [r3, #0]
}
 8008010:	b280      	uxth	r0, r0
 8008012:	4770      	bx	lr
 8008014:	40005c40 	.word	0x40005c40

08008018 <SetISTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetISTR(uint16_t wRegValue)
{
  _SetISTR(wRegValue);
 8008018:	4b01      	ldr	r3, [pc, #4]	; (8008020 <SetISTR+0x8>)
 800801a:	6018      	str	r0, [r3, #0]
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop
 8008020:	40005c44 	.word	0x40005c44

08008024 <GetISTR>:
* Output         : None.
* Return         : ISTR register Value
*******************************************************************************/
uint16_t GetISTR(void)
{
  return(_GetISTR());
 8008024:	4b01      	ldr	r3, [pc, #4]	; (800802c <GetISTR+0x8>)
 8008026:	6818      	ldr	r0, [r3, #0]
}
 8008028:	b280      	uxth	r0, r0
 800802a:	4770      	bx	lr
 800802c:	40005c44 	.word	0x40005c44

08008030 <GetFNR>:
* Output         : None.
* Return         : FNR register Value
*******************************************************************************/
uint16_t GetFNR(void)
{
  return(_GetFNR());
 8008030:	4b01      	ldr	r3, [pc, #4]	; (8008038 <GetFNR+0x8>)
 8008032:	6818      	ldr	r0, [r3, #0]
}
 8008034:	b280      	uxth	r0, r0
 8008036:	4770      	bx	lr
 8008038:	40005c48 	.word	0x40005c48

0800803c <SetDADDR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDADDR(uint16_t wRegValue)
{
  _SetDADDR(wRegValue);
 800803c:	4b01      	ldr	r3, [pc, #4]	; (8008044 <SetDADDR+0x8>)
 800803e:	6018      	str	r0, [r3, #0]
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	40005c4c 	.word	0x40005c4c

08008048 <GetDADDR>:
* Output         : None.
* Return         : DADDR register Value
*******************************************************************************/
uint16_t GetDADDR(void)
{
  return(_GetDADDR());
 8008048:	4b01      	ldr	r3, [pc, #4]	; (8008050 <GetDADDR+0x8>)
 800804a:	6818      	ldr	r0, [r3, #0]
}
 800804c:	b280      	uxth	r0, r0
 800804e:	4770      	bx	lr
 8008050:	40005c4c 	.word	0x40005c4c

08008054 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(uint16_t wRegValue)
{
  _SetBTABLE(wRegValue);
 8008054:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8008058:	4a01      	ldr	r2, [pc, #4]	; (8008060 <SetBTABLE+0xc>)
 800805a:	4003      	ands	r3, r0
 800805c:	6013      	str	r3, [r2, #0]
 800805e:	4770      	bx	lr
 8008060:	40005c50 	.word	0x40005c50

08008064 <GetBTABLE>:
* Output         : None.
* Return         : BTABLE address.
*******************************************************************************/
uint16_t GetBTABLE(void)
{
  return(_GetBTABLE());
 8008064:	4b01      	ldr	r3, [pc, #4]	; (800806c <GetBTABLE+0x8>)
 8008066:	6818      	ldr	r0, [r3, #0]
}
 8008068:	b280      	uxth	r0, r0
 800806a:	4770      	bx	lr
 800806c:	40005c50 	.word	0x40005c50

08008070 <SetENDPOINT>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetENDPOINT(uint8_t bEpNum, uint16_t wRegValue)
{
  _SetENDPOINT(bEpNum, wRegValue);
 8008070:	0080      	lsls	r0, r0, #2
 8008072:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008076:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800807a:	6001      	str	r1, [r0, #0]
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop

08008080 <GetENDPOINT>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8008080:	0080      	lsls	r0, r0, #2
 8008082:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008086:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800808a:	6800      	ldr	r0, [r0, #0]
}
 800808c:	b280      	uxth	r0, r0
 800808e:	4770      	bx	lr

08008090 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(uint8_t bEpNum, uint16_t wType)
{
  _SetEPType(bEpNum, wType);
 8008090:	0080      	lsls	r0, r0, #2
 8008092:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008096:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800809a:	6803      	ldr	r3, [r0, #0]
 800809c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80080a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080a4:	4319      	orrs	r1, r3
 80080a6:	b28b      	uxth	r3, r1
 80080a8:	6003      	str	r3, [r0, #0]
 80080aa:	4770      	bx	lr

080080ac <GetEPType>:
* Output         : None.
* Return         : Endpoint Type
*******************************************************************************/
uint16_t GetEPType(uint8_t bEpNum)
{
  return(_GetEPType(bEpNum));
 80080ac:	0080      	lsls	r0, r0, #2
 80080ae:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80080b2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80080b6:	6800      	ldr	r0, [r0, #0]
}
 80080b8:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop

080080c0 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPTxStatus(bEpNum, wState);
 80080c0:	0080      	lsls	r0, r0, #2
 80080c2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80080c6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80080ca:	6803      	ldr	r3, [r0, #0]
 80080cc:	06ca      	lsls	r2, r1, #27
 80080ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	bf48      	it	mi
 80080da:	f083 0310 	eormi.w	r3, r3, #16
 80080de:	068a      	lsls	r2, r1, #26
 80080e0:	bf48      	it	mi
 80080e2:	f083 0320 	eormi.w	r3, r3, #32
 80080e6:	6003      	str	r3, [r0, #0]
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop

080080ec <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPRxStatus(bEpNum, wState);
 80080ec:	0080      	lsls	r0, r0, #2
 80080ee:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80080f2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80080f6:	6803      	ldr	r3, [r0, #0]
 80080f8:	04ca      	lsls	r2, r1, #19
 80080fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80080fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008102:	b29b      	uxth	r3, r3
 8008104:	bf48      	it	mi
 8008106:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 800810a:	048a      	lsls	r2, r1, #18
 800810c:	bf48      	it	mi
 800810e:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8008112:	6003      	str	r3, [r0, #0]
 8008114:	4770      	bx	lr
 8008116:	bf00      	nop

08008118 <SetDouBleBuffEPStall>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8008118:	0080      	lsls	r0, r0, #2
 800811a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800811e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 8008122:	2901      	cmp	r1, #1
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8008124:	6803      	ldr	r3, [r0, #0]
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 8008126:	d007      	beq.n	8008138 <SetDouBleBuffEPStall+0x20>
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
  }
  else if (bDir == EP_DBUF_IN)
 8008128:	2902      	cmp	r1, #2
 800812a:	d000      	beq.n	800812e <SetDouBleBuffEPStall+0x16>
 800812c:	4770      	bx	lr
  { /* IN double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPTX_DTOG1);
 800812e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8008132:	401a      	ands	r2, r3
 8008134:	6002      	str	r2, [r0, #0]
 8008136:	4770      	bx	lr
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
 8008138:	f64e 72ff 	movw	r2, #61439	; 0xefff
 800813c:	401a      	ands	r2, r3
 800813e:	6002      	str	r2, [r0, #0]
 8008140:	4770      	bx	lr
 8008142:	bf00      	nop

08008144 <GetEPTxStatus>:
* Output         : None.
* Return         : Endpoint TX Status
*******************************************************************************/
uint16_t GetEPTxStatus(uint8_t bEpNum)
{
  return(_GetEPTxStatus(bEpNum));
 8008144:	0080      	lsls	r0, r0, #2
 8008146:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800814a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800814e:	6800      	ldr	r0, [r0, #0]
}
 8008150:	f000 0030 	and.w	r0, r0, #48	; 0x30
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop

08008158 <GetEPRxStatus>:
* Output         : None.
* Return         : Endpoint RX Status
*******************************************************************************/
uint16_t GetEPRxStatus(uint8_t bEpNum)
{
  return(_GetEPRxStatus(bEpNum));
 8008158:	0080      	lsls	r0, r0, #2
 800815a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800815e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008162:	6800      	ldr	r0, [r0, #0]
}
 8008164:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
 8008168:	4770      	bx	lr
 800816a:	bf00      	nop

0800816c <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 800816c:	0080      	lsls	r0, r0, #2
 800816e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008172:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008176:	6803      	ldr	r3, [r0, #0]
 8008178:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800817c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008180:	b29b      	uxth	r3, r3
 8008182:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8008186:	6003      	str	r3, [r0, #0]
 8008188:	4770      	bx	lr
 800818a:	bf00      	nop

0800818c <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 800818c:	0080      	lsls	r0, r0, #2
 800818e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008192:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008196:	6803      	ldr	r3, [r0, #0]
 8008198:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800819c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80081a6:	6003      	str	r3, [r0, #0]
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop

080081ac <SetEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEP_KIND(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 80081ac:	0080      	lsls	r0, r0, #2
 80081ae:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80081b2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80081b6:	6803      	ldr	r3, [r0, #0]
 80081b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	6003      	str	r3, [r0, #0]
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop

080081cc <ClearEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_KIND(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 80081cc:	0080      	lsls	r0, r0, #2
 80081ce:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80081d2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80081d6:	6802      	ldr	r2, [r0, #0]
 80081d8:	f648 638f 	movw	r3, #36495	; 0x8e8f
 80081dc:	4013      	ands	r3, r2
 80081de:	6003      	str	r3, [r0, #0]
 80081e0:	4770      	bx	lr
 80081e2:	bf00      	nop

080081e4 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 80081e4:	0080      	lsls	r0, r0, #2
 80081e6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80081ea:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80081ee:	6802      	ldr	r2, [r0, #0]
 80081f0:	f648 638f 	movw	r3, #36495	; 0x8e8f
 80081f4:	4013      	ands	r3, r2
 80081f6:	6003      	str	r3, [r0, #0]
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop

080081fc <Set_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_Status_Out(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 80081fc:	0080      	lsls	r0, r0, #2
 80081fe:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008202:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008206:	6803      	ldr	r3, [r0, #0]
 8008208:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800820c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008214:	b29b      	uxth	r3, r3
 8008216:	6003      	str	r3, [r0, #0]
 8008218:	4770      	bx	lr
 800821a:	bf00      	nop

0800821c <SetEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDoubleBuff(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 800821c:	0080      	lsls	r0, r0, #2
 800821e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008222:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008226:	6803      	ldr	r3, [r0, #0]
 8008228:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800822c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008234:	b29b      	uxth	r3, r3
 8008236:	6003      	str	r3, [r0, #0]
 8008238:	4770      	bx	lr
 800823a:	bf00      	nop

0800823c <ClearEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEPDoubleBuff(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 800823c:	0080      	lsls	r0, r0, #2
 800823e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008242:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008246:	6802      	ldr	r2, [r0, #0]
 8008248:	f648 638f 	movw	r3, #36495	; 0x8e8f
 800824c:	4013      	ands	r3, r2
 800824e:	6003      	str	r3, [r0, #0]
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop

08008254 <GetTxStallStatus>:
* Output         : None.
* Return         : Tx Stall status.
*******************************************************************************/
uint16_t GetTxStallStatus(uint8_t bEpNum)
{
  return(_GetTxStallStatus(bEpNum));
 8008254:	0080      	lsls	r0, r0, #2
 8008256:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800825a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800825e:	6800      	ldr	r0, [r0, #0]
 8008260:	f000 0030 	and.w	r0, r0, #48	; 0x30
}
 8008264:	f1b0 0310 	subs.w	r3, r0, #16
 8008268:	4258      	negs	r0, r3
 800826a:	4158      	adcs	r0, r3
 800826c:	4770      	bx	lr
 800826e:	bf00      	nop

08008270 <GetRxStallStatus>:
* Output         : None.
* Return         : Rx Stall status.
*******************************************************************************/
uint16_t GetRxStallStatus(uint8_t bEpNum)
{
  return(_GetRxStallStatus(bEpNum));
 8008270:	0080      	lsls	r0, r0, #2
 8008272:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008276:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800827a:	6800      	ldr	r0, [r0, #0]
 800827c:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
}
 8008280:	f5b0 5380 	subs.w	r3, r0, #4096	; 0x1000
 8008284:	4258      	negs	r0, r3
 8008286:	4158      	adcs	r0, r3
 8008288:	4770      	bx	lr
 800828a:	bf00      	nop

0800828c <ClearEP_CTR_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_RX(uint8_t bEpNum)
{
  _ClearEP_CTR_RX(bEpNum);
 800828c:	0080      	lsls	r0, r0, #2
 800828e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008292:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008296:	6802      	ldr	r2, [r0, #0]
 8008298:	f640 738f 	movw	r3, #3983	; 0xf8f
 800829c:	4013      	ands	r3, r2
 800829e:	6003      	str	r3, [r0, #0]
 80082a0:	4770      	bx	lr
 80082a2:	bf00      	nop

080082a4 <ClearEP_CTR_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_TX(uint8_t bEpNum)
{
  _ClearEP_CTR_TX(bEpNum);
 80082a4:	0080      	lsls	r0, r0, #2
 80082a6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082aa:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082ae:	6802      	ldr	r2, [r0, #0]
 80082b0:	f648 730f 	movw	r3, #36623	; 0x8f0f
 80082b4:	4013      	ands	r3, r2
 80082b6:	6003      	str	r3, [r0, #0]
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop

080082bc <ToggleDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_RX(uint8_t bEpNum)
{
  _ToggleDTOG_RX(bEpNum);
 80082bc:	0080      	lsls	r0, r0, #2
 80082be:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082c2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082c6:	6802      	ldr	r2, [r0, #0]
 80082c8:	f648 738f 	movw	r3, #36751	; 0x8f8f
 80082cc:	4013      	ands	r3, r2
 80082ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80082d2:	6003      	str	r3, [r0, #0]
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop

080082d8 <ToggleDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_TX(uint8_t bEpNum)
{
  _ToggleDTOG_TX(bEpNum);
 80082d8:	0080      	lsls	r0, r0, #2
 80082da:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082de:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082e2:	6802      	ldr	r2, [r0, #0]
 80082e4:	f648 738f 	movw	r3, #36751	; 0x8f8f
 80082e8:	4013      	ands	r3, r2
 80082ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082ee:	6003      	str	r3, [r0, #0]
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop

080082f4 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(uint8_t bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80082f4:	0080      	lsls	r0, r0, #2
 80082f6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082fa:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082fe:	6803      	ldr	r3, [r0, #0]
 8008300:	045b      	lsls	r3, r3, #17
 8008302:	d506      	bpl.n	8008312 <ClearDTOG_RX+0x1e>
 8008304:	6802      	ldr	r2, [r0, #0]
 8008306:	f648 738f 	movw	r3, #36751	; 0x8f8f
 800830a:	4013      	ands	r3, r2
 800830c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008310:	6003      	str	r3, [r0, #0]
 8008312:	4770      	bx	lr

08008314 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(uint8_t bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 8008314:	0080      	lsls	r0, r0, #2
 8008316:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800831a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800831e:	6803      	ldr	r3, [r0, #0]
 8008320:	065b      	lsls	r3, r3, #25
 8008322:	d506      	bpl.n	8008332 <ClearDTOG_TX+0x1e>
 8008324:	6802      	ldr	r2, [r0, #0]
 8008326:	f648 738f 	movw	r3, #36751	; 0x8f8f
 800832a:	4013      	ands	r3, r2
 800832c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008330:	6003      	str	r3, [r0, #0]
 8008332:	4770      	bx	lr

08008334 <SetEPAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPAddress(uint8_t bEpNum, uint8_t bAddr)
{
  _SetEPAddress(bEpNum, bAddr);
 8008334:	0080      	lsls	r0, r0, #2
 8008336:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800833a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800833e:	6802      	ldr	r2, [r0, #0]
 8008340:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008344:	4013      	ands	r3, r2
 8008346:	4319      	orrs	r1, r3
 8008348:	6001      	str	r1, [r0, #0]
 800834a:	4770      	bx	lr

0800834c <GetEPAddress>:
* Output         : None.
* Return         : Endpoint address.
*******************************************************************************/
uint8_t GetEPAddress(uint8_t bEpNum)
{
  return(_GetEPAddress(bEpNum));
 800834c:	0080      	lsls	r0, r0, #2
 800834e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008352:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008356:	6800      	ldr	r0, [r0, #0]
}
 8008358:	f000 000f 	and.w	r0, r0, #15
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop

08008360 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8008360:	4b06      	ldr	r3, [pc, #24]	; (800837c <SetEPTxAddr+0x1c>)
 8008362:	0849      	lsrs	r1, r1, #1
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	0049      	lsls	r1, r1, #1
 8008368:	b29b      	uxth	r3, r3
 800836a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800836e:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8008372:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8008376:	0040      	lsls	r0, r0, #1
 8008378:	6001      	str	r1, [r0, #0]
 800837a:	4770      	bx	lr
 800837c:	40005c50 	.word	0x40005c50

08008380 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8008380:	4a05      	ldr	r2, [pc, #20]	; (8008398 <SetEPRxAddr+0x18>)
 8008382:	4b06      	ldr	r3, [pc, #24]	; (800839c <SetEPRxAddr+0x1c>)
 8008384:	6812      	ldr	r2, [r2, #0]
 8008386:	0849      	lsrs	r1, r1, #1
 8008388:	b292      	uxth	r2, r2
 800838a:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800838e:	4403      	add	r3, r0
 8008390:	0049      	lsls	r1, r1, #1
 8008392:	005b      	lsls	r3, r3, #1
 8008394:	6019      	str	r1, [r3, #0]
 8008396:	4770      	bx	lr
 8008398:	40005c50 	.word	0x40005c50
 800839c:	20003004 	.word	0x20003004

080083a0 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 80083a0:	4b05      	ldr	r3, [pc, #20]	; (80083b8 <GetEPTxAddr+0x18>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80083aa:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 80083ae:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 80083b2:	0040      	lsls	r0, r0, #1
}
 80083b4:	8800      	ldrh	r0, [r0, #0]
 80083b6:	4770      	bx	lr
 80083b8:	40005c50 	.word	0x40005c50

080083bc <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 80083bc:	4a04      	ldr	r2, [pc, #16]	; (80083d0 <GetEPRxAddr+0x14>)
 80083be:	4b05      	ldr	r3, [pc, #20]	; (80083d4 <GetEPRxAddr+0x18>)
 80083c0:	6812      	ldr	r2, [r2, #0]
 80083c2:	b292      	uxth	r2, r2
 80083c4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80083c8:	4403      	add	r3, r0
 80083ca:	005b      	lsls	r3, r3, #1
}
 80083cc:	8818      	ldrh	r0, [r3, #0]
 80083ce:	4770      	bx	lr
 80083d0:	40005c50 	.word	0x40005c50
 80083d4:	20003004 	.word	0x20003004

080083d8 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 80083d8:	4a04      	ldr	r2, [pc, #16]	; (80083ec <SetEPTxCount+0x14>)
 80083da:	4b05      	ldr	r3, [pc, #20]	; (80083f0 <SetEPTxCount+0x18>)
 80083dc:	6812      	ldr	r2, [r2, #0]
 80083de:	b292      	uxth	r2, r2
 80083e0:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80083e4:	4403      	add	r3, r0
 80083e6:	005b      	lsls	r3, r3, #1
 80083e8:	6019      	str	r1, [r3, #0]
 80083ea:	4770      	bx	lr
 80083ec:	40005c50 	.word	0x40005c50
 80083f0:	20003002 	.word	0x20003002

080083f4 <SetEPCountRxReg>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPCountRxReg(uint32_t *pdwReg, uint16_t wCount)
{
  _SetEPCountRxReg(dwReg, wCount);
 80083f4:	293e      	cmp	r1, #62	; 0x3e
 80083f6:	d90a      	bls.n	800840e <SetEPCountRxReg+0x1a>
 80083f8:	094b      	lsrs	r3, r1, #5
 80083fa:	06c9      	lsls	r1, r1, #27
 80083fc:	bf04      	itt	eq
 80083fe:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8008402:	b29b      	uxtheq	r3, r3
 8008404:	029b      	lsls	r3, r3, #10
 8008406:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800840a:	6003      	str	r3, [r0, #0]
 800840c:	4770      	bx	lr
 800840e:	084b      	lsrs	r3, r1, #1
 8008410:	07ca      	lsls	r2, r1, #31
 8008412:	bf48      	it	mi
 8008414:	3301      	addmi	r3, #1
 8008416:	029b      	lsls	r3, r3, #10
 8008418:	6003      	str	r3, [r0, #0]
 800841a:	4770      	bx	lr

0800841c <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 800841c:	4a0e      	ldr	r2, [pc, #56]	; (8008458 <SetEPRxCount+0x3c>)
 800841e:	4b0f      	ldr	r3, [pc, #60]	; (800845c <SetEPRxCount+0x40>)
 8008420:	6812      	ldr	r2, [r2, #0]
 8008422:	293e      	cmp	r1, #62	; 0x3e
 8008424:	b292      	uxth	r2, r2
 8008426:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800842a:	4403      	add	r3, r0
 800842c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008430:	d90a      	bls.n	8008448 <SetEPRxCount+0x2c>
 8008432:	094a      	lsrs	r2, r1, #5
 8008434:	06c8      	lsls	r0, r1, #27
 8008436:	bf04      	itt	eq
 8008438:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 800843c:	b292      	uxtheq	r2, r2
 800843e:	0292      	lsls	r2, r2, #10
 8008440:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008444:	601a      	str	r2, [r3, #0]
 8008446:	4770      	bx	lr
 8008448:	084a      	lsrs	r2, r1, #1
 800844a:	07c9      	lsls	r1, r1, #31
 800844c:	bf48      	it	mi
 800844e:	3201      	addmi	r2, #1
 8008450:	0292      	lsls	r2, r2, #10
 8008452:	601a      	str	r2, [r3, #0]
 8008454:	4770      	bx	lr
 8008456:	bf00      	nop
 8008458:	40005c50 	.word	0x40005c50
 800845c:	20003006 	.word	0x20003006

08008460 <GetEPTxCount>:
* Output         : None
* Return         : Tx count value.
*******************************************************************************/
uint16_t GetEPTxCount(uint8_t bEpNum)
{
  return(_GetEPTxCount(bEpNum));
 8008460:	4a05      	ldr	r2, [pc, #20]	; (8008478 <GetEPTxCount+0x18>)
 8008462:	4b06      	ldr	r3, [pc, #24]	; (800847c <GetEPTxCount+0x1c>)
 8008464:	6812      	ldr	r2, [r2, #0]
 8008466:	b292      	uxth	r2, r2
 8008468:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800846c:	4403      	add	r3, r0
 800846e:	005b      	lsls	r3, r3, #1
 8008470:	6818      	ldr	r0, [r3, #0]
}
 8008472:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008476:	4770      	bx	lr
 8008478:	40005c50 	.word	0x40005c50
 800847c:	20003002 	.word	0x20003002

08008480 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
uint16_t GetEPRxCount(uint8_t bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8008480:	4a05      	ldr	r2, [pc, #20]	; (8008498 <GetEPRxCount+0x18>)
 8008482:	4b06      	ldr	r3, [pc, #24]	; (800849c <GetEPRxCount+0x1c>)
 8008484:	6812      	ldr	r2, [r2, #0]
 8008486:	b292      	uxth	r2, r2
 8008488:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800848c:	4403      	add	r3, r0
 800848e:	005b      	lsls	r3, r3, #1
 8008490:	6818      	ldr	r0, [r3, #0]
}
 8008492:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008496:	4770      	bx	lr
 8008498:	40005c50 	.word	0x40005c50
 800849c:	20003006 	.word	0x20003006

080084a0 <SetEPDblBuffAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 80084a0:	4b0c      	ldr	r3, [pc, #48]	; (80084d4 <SetEPDblBuffAddr+0x34>)
*                  wBuf1Addr: new address of buffer 1.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
 80084a2:	b430      	push	{r4, r5}
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 80084a4:	681c      	ldr	r4, [r3, #0]
 80084a6:	681d      	ldr	r5, [r3, #0]
 80084a8:	00c0      	lsls	r0, r0, #3
 80084aa:	b2a4      	uxth	r4, r4
 80084ac:	4404      	add	r4, r0
 80084ae:	b2ad      	uxth	r5, r5
 80084b0:	4b09      	ldr	r3, [pc, #36]	; (80084d8 <SetEPDblBuffAddr+0x38>)
 80084b2:	4428      	add	r0, r5
 80084b4:	f104 5400 	add.w	r4, r4, #536870912	; 0x20000000
 80084b8:	0849      	lsrs	r1, r1, #1
 80084ba:	0852      	lsrs	r2, r2, #1
 80084bc:	f504 5440 	add.w	r4, r4, #12288	; 0x3000
 80084c0:	4403      	add	r3, r0
 80084c2:	0064      	lsls	r4, r4, #1
 80084c4:	0049      	lsls	r1, r1, #1
 80084c6:	0052      	lsls	r2, r2, #1
 80084c8:	005b      	lsls	r3, r3, #1
 80084ca:	6021      	str	r1, [r4, #0]
 80084cc:	601a      	str	r2, [r3, #0]
}
 80084ce:	bc30      	pop	{r4, r5}
 80084d0:	4770      	bx	lr
 80084d2:	bf00      	nop
 80084d4:	40005c50 	.word	0x40005c50
 80084d8:	20003004 	.word	0x20003004

080084dc <SetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Addr(uint8_t bEpNum, uint16_t wBuf0Addr)
{
  _SetEPDblBuf0Addr(bEpNum, wBuf0Addr);
 80084dc:	4b06      	ldr	r3, [pc, #24]	; (80084f8 <SetEPDblBuf0Addr+0x1c>)
 80084de:	0849      	lsrs	r1, r1, #1
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	0049      	lsls	r1, r1, #1
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80084ea:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 80084ee:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 80084f2:	0040      	lsls	r0, r0, #1
 80084f4:	6001      	str	r1, [r0, #0]
 80084f6:	4770      	bx	lr
 80084f8:	40005c50 	.word	0x40005c50

080084fc <SetEPDblBuf1Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Addr(uint8_t bEpNum, uint16_t wBuf1Addr)
{
  _SetEPDblBuf1Addr(bEpNum, wBuf1Addr);
 80084fc:	4a05      	ldr	r2, [pc, #20]	; (8008514 <SetEPDblBuf1Addr+0x18>)
 80084fe:	4b06      	ldr	r3, [pc, #24]	; (8008518 <SetEPDblBuf1Addr+0x1c>)
 8008500:	6812      	ldr	r2, [r2, #0]
 8008502:	0849      	lsrs	r1, r1, #1
 8008504:	b292      	uxth	r2, r2
 8008506:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800850a:	4403      	add	r3, r0
 800850c:	0049      	lsls	r1, r1, #1
 800850e:	005b      	lsls	r3, r3, #1
 8008510:	6019      	str	r1, [r3, #0]
 8008512:	4770      	bx	lr
 8008514:	40005c50 	.word	0x40005c50
 8008518:	20003004 	.word	0x20003004

0800851c <GetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint16_t GetEPDblBuf0Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Addr(bEpNum));
 800851c:	4b05      	ldr	r3, [pc, #20]	; (8008534 <GetEPDblBuf0Addr+0x18>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	b29b      	uxth	r3, r3
 8008522:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8008526:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 800852a:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 800852e:	0040      	lsls	r0, r0, #1
}
 8008530:	8800      	ldrh	r0, [r0, #0]
 8008532:	4770      	bx	lr
 8008534:	40005c50 	.word	0x40005c50

08008538 <GetEPDblBuf1Addr>:
* Output         : None.
* Return         : Address of the Buffer 1.
*******************************************************************************/
uint16_t GetEPDblBuf1Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Addr(bEpNum));
 8008538:	4a04      	ldr	r2, [pc, #16]	; (800854c <GetEPDblBuf1Addr+0x14>)
 800853a:	4b05      	ldr	r3, [pc, #20]	; (8008550 <GetEPDblBuf1Addr+0x18>)
 800853c:	6812      	ldr	r2, [r2, #0]
 800853e:	b292      	uxth	r2, r2
 8008540:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8008544:	4403      	add	r3, r0
 8008546:	005b      	lsls	r3, r3, #1
}
 8008548:	8818      	ldrh	r0, [r3, #0]
 800854a:	4770      	bx	lr
 800854c:	40005c50 	.word	0x40005c50
 8008550:	20003004 	.word	0x20003004

08008554 <SetEPDblBuffCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008554:	2901      	cmp	r1, #1
* Input          : bEpNum,bDir, wCount
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
 8008556:	b430      	push	{r4, r5}
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008558:	d003      	beq.n	8008562 <SetEPDblBuffCount+0xe>
 800855a:	2902      	cmp	r1, #2
 800855c:	d020      	beq.n	80085a0 <SetEPDblBuffCount+0x4c>
}
 800855e:	bc30      	pop	{r4, r5}
 8008560:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008562:	4927      	ldr	r1, [pc, #156]	; (8008600 <SetEPDblBuffCount+0xac>)
 8008564:	00c0      	lsls	r0, r0, #3
 8008566:	680c      	ldr	r4, [r1, #0]
 8008568:	4b26      	ldr	r3, [pc, #152]	; (8008604 <SetEPDblBuffCount+0xb0>)
 800856a:	b2a4      	uxth	r4, r4
 800856c:	4404      	add	r4, r0
 800856e:	4423      	add	r3, r4
 8008570:	2a3e      	cmp	r2, #62	; 0x3e
 8008572:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008576:	d928      	bls.n	80085ca <SetEPDblBuffCount+0x76>
 8008578:	0954      	lsrs	r4, r2, #5
 800857a:	06d2      	lsls	r2, r2, #27
 800857c:	d13a      	bne.n	80085f4 <SetEPDblBuffCount+0xa0>
 800857e:	680d      	ldr	r5, [r1, #0]
 8008580:	3c01      	subs	r4, #1
 8008582:	b2ad      	uxth	r5, r5
 8008584:	4920      	ldr	r1, [pc, #128]	; (8008608 <SetEPDblBuffCount+0xb4>)
 8008586:	b2a4      	uxth	r4, r4
 8008588:	4428      	add	r0, r5
 800858a:	02a2      	lsls	r2, r4, #10
 800858c:	4401      	add	r1, r0
 800858e:	0049      	lsls	r1, r1, #1
 8008590:	f442 4000 	orr.w	r0, r2, #32768	; 0x8000
 8008594:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008598:	6018      	str	r0, [r3, #0]
}
 800859a:	bc30      	pop	{r4, r5}
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 800859c:	600a      	str	r2, [r1, #0]
}
 800859e:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80085a0:	4b17      	ldr	r3, [pc, #92]	; (8008600 <SetEPDblBuffCount+0xac>)
 80085a2:	00c0      	lsls	r0, r0, #3
 80085a4:	681c      	ldr	r4, [r3, #0]
 80085a6:	681d      	ldr	r5, [r3, #0]
 80085a8:	b2a4      	uxth	r4, r4
 80085aa:	b2ad      	uxth	r5, r5
 80085ac:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 80085b0:	4b15      	ldr	r3, [pc, #84]	; (8008608 <SetEPDblBuffCount+0xb4>)
 80085b2:	4404      	add	r4, r0
 80085b4:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
 80085b8:	4428      	add	r0, r5
 80085ba:	4421      	add	r1, r4
 80085bc:	4403      	add	r3, r0
 80085be:	0049      	lsls	r1, r1, #1
 80085c0:	005b      	lsls	r3, r3, #1
 80085c2:	600a      	str	r2, [r1, #0]
}
 80085c4:	bc30      	pop	{r4, r5}
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80085c6:	601a      	str	r2, [r3, #0]
}
 80085c8:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80085ca:	0854      	lsrs	r4, r2, #1
 80085cc:	f012 0f01 	tst.w	r2, #1
 80085d0:	680a      	ldr	r2, [r1, #0]
 80085d2:	490d      	ldr	r1, [pc, #52]	; (8008608 <SetEPDblBuffCount+0xb4>)
 80085d4:	b292      	uxth	r2, r2
 80085d6:	4410      	add	r0, r2
 80085d8:	d007      	beq.n	80085ea <SetEPDblBuffCount+0x96>
 80085da:	3401      	adds	r4, #1
 80085dc:	02a2      	lsls	r2, r4, #10
 80085de:	4401      	add	r1, r0
 80085e0:	601a      	str	r2, [r3, #0]
 80085e2:	004b      	lsls	r3, r1, #1
 80085e4:	601a      	str	r2, [r3, #0]
}
 80085e6:	bc30      	pop	{r4, r5}
 80085e8:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80085ea:	02a2      	lsls	r2, r4, #10
 80085ec:	4401      	add	r1, r0
 80085ee:	601a      	str	r2, [r3, #0]
 80085f0:	004b      	lsls	r3, r1, #1
 80085f2:	e7f7      	b.n	80085e4 <SetEPDblBuffCount+0x90>
 80085f4:	680a      	ldr	r2, [r1, #0]
 80085f6:	4904      	ldr	r1, [pc, #16]	; (8008608 <SetEPDblBuffCount+0xb4>)
 80085f8:	b292      	uxth	r2, r2
 80085fa:	4410      	add	r0, r2
 80085fc:	e7c5      	b.n	800858a <SetEPDblBuffCount+0x36>
 80085fe:	bf00      	nop
 8008600:	40005c50 	.word	0x40005c50
 8008604:	20003002 	.word	0x20003002
 8008608:	20003006 	.word	0x20003006

0800860c <SetEPDblBuf0Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf0Count(bEpNum, bDir, wCount);
 800860c:	2901      	cmp	r1, #1
 800860e:	d00c      	beq.n	800862a <SetEPDblBuf0Count+0x1e>
 8008610:	2902      	cmp	r1, #2
 8008612:	d000      	beq.n	8008616 <SetEPDblBuf0Count+0xa>
 8008614:	4770      	bx	lr
 8008616:	4913      	ldr	r1, [pc, #76]	; (8008664 <SetEPDblBuf0Count+0x58>)
 8008618:	4b13      	ldr	r3, [pc, #76]	; (8008668 <SetEPDblBuf0Count+0x5c>)
 800861a:	6809      	ldr	r1, [r1, #0]
 800861c:	b289      	uxth	r1, r1
 800861e:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008622:	4403      	add	r3, r0
 8008624:	005b      	lsls	r3, r3, #1
 8008626:	601a      	str	r2, [r3, #0]
 8008628:	4770      	bx	lr
 800862a:	490e      	ldr	r1, [pc, #56]	; (8008664 <SetEPDblBuf0Count+0x58>)
 800862c:	4b0e      	ldr	r3, [pc, #56]	; (8008668 <SetEPDblBuf0Count+0x5c>)
 800862e:	6809      	ldr	r1, [r1, #0]
 8008630:	2a3e      	cmp	r2, #62	; 0x3e
 8008632:	b289      	uxth	r1, r1
 8008634:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008638:	4403      	add	r3, r0
 800863a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800863e:	d90a      	bls.n	8008656 <SetEPDblBuf0Count+0x4a>
 8008640:	0951      	lsrs	r1, r2, #5
 8008642:	06d0      	lsls	r0, r2, #27
 8008644:	bf04      	itt	eq
 8008646:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 800864a:	b289      	uxtheq	r1, r1
 800864c:	0289      	lsls	r1, r1, #10
 800864e:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8008652:	6019      	str	r1, [r3, #0]
 8008654:	4770      	bx	lr
 8008656:	0851      	lsrs	r1, r2, #1
 8008658:	07d2      	lsls	r2, r2, #31
 800865a:	bf48      	it	mi
 800865c:	3101      	addmi	r1, #1
 800865e:	0289      	lsls	r1, r1, #10
 8008660:	6019      	str	r1, [r3, #0]
 8008662:	4770      	bx	lr
 8008664:	40005c50 	.word	0x40005c50
 8008668:	20003002 	.word	0x20003002

0800866c <SetEPDblBuf1Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf1Count(bEpNum, bDir, wCount);
 800866c:	2901      	cmp	r1, #1
 800866e:	d00c      	beq.n	800868a <SetEPDblBuf1Count+0x1e>
 8008670:	2902      	cmp	r1, #2
 8008672:	d000      	beq.n	8008676 <SetEPDblBuf1Count+0xa>
 8008674:	4770      	bx	lr
 8008676:	4913      	ldr	r1, [pc, #76]	; (80086c4 <SetEPDblBuf1Count+0x58>)
 8008678:	4b13      	ldr	r3, [pc, #76]	; (80086c8 <SetEPDblBuf1Count+0x5c>)
 800867a:	6809      	ldr	r1, [r1, #0]
 800867c:	b289      	uxth	r1, r1
 800867e:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008682:	4403      	add	r3, r0
 8008684:	005b      	lsls	r3, r3, #1
 8008686:	601a      	str	r2, [r3, #0]
 8008688:	4770      	bx	lr
 800868a:	490e      	ldr	r1, [pc, #56]	; (80086c4 <SetEPDblBuf1Count+0x58>)
 800868c:	4b0e      	ldr	r3, [pc, #56]	; (80086c8 <SetEPDblBuf1Count+0x5c>)
 800868e:	6809      	ldr	r1, [r1, #0]
 8008690:	2a3e      	cmp	r2, #62	; 0x3e
 8008692:	b289      	uxth	r1, r1
 8008694:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008698:	4403      	add	r3, r0
 800869a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800869e:	d90a      	bls.n	80086b6 <SetEPDblBuf1Count+0x4a>
 80086a0:	0951      	lsrs	r1, r2, #5
 80086a2:	06d0      	lsls	r0, r2, #27
 80086a4:	bf04      	itt	eq
 80086a6:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 80086aa:	b289      	uxtheq	r1, r1
 80086ac:	0289      	lsls	r1, r1, #10
 80086ae:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 80086b2:	6019      	str	r1, [r3, #0]
 80086b4:	4770      	bx	lr
 80086b6:	0851      	lsrs	r1, r2, #1
 80086b8:	07d2      	lsls	r2, r2, #31
 80086ba:	bf48      	it	mi
 80086bc:	3101      	addmi	r1, #1
 80086be:	0289      	lsls	r1, r1, #10
 80086c0:	6019      	str	r1, [r3, #0]
 80086c2:	4770      	bx	lr
 80086c4:	40005c50 	.word	0x40005c50
 80086c8:	20003006 	.word	0x20003006

080086cc <GetEPDblBuf0Count>:
* Output         : None.
* Return         : Endpoint Buffer 0 count
*******************************************************************************/
uint16_t GetEPDblBuf0Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Count(bEpNum));
 80086cc:	4a05      	ldr	r2, [pc, #20]	; (80086e4 <GetEPDblBuf0Count+0x18>)
 80086ce:	4b06      	ldr	r3, [pc, #24]	; (80086e8 <GetEPDblBuf0Count+0x1c>)
 80086d0:	6812      	ldr	r2, [r2, #0]
 80086d2:	b292      	uxth	r2, r2
 80086d4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80086d8:	4403      	add	r3, r0
 80086da:	005b      	lsls	r3, r3, #1
 80086dc:	6818      	ldr	r0, [r3, #0]
}
 80086de:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80086e2:	4770      	bx	lr
 80086e4:	40005c50 	.word	0x40005c50
 80086e8:	20003002 	.word	0x20003002

080086ec <GetEPDblBuf1Count>:
* Output         : None.
* Return         : Endpoint Buffer 1 count.
*******************************************************************************/
uint16_t GetEPDblBuf1Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Count(bEpNum));
 80086ec:	4a05      	ldr	r2, [pc, #20]	; (8008704 <GetEPDblBuf1Count+0x18>)
 80086ee:	4b06      	ldr	r3, [pc, #24]	; (8008708 <GetEPDblBuf1Count+0x1c>)
 80086f0:	6812      	ldr	r2, [r2, #0]
 80086f2:	b292      	uxth	r2, r2
 80086f4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80086f8:	4403      	add	r3, r0
 80086fa:	005b      	lsls	r3, r3, #1
 80086fc:	6818      	ldr	r0, [r3, #0]
}
 80086fe:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008702:	4770      	bx	lr
 8008704:	40005c50 	.word	0x40005c50
 8008708:	20003006 	.word	0x20003006

0800870c <GetEPDblBufDir>:
* Return         : EP_DBUF_OUT, EP_DBUF_IN,
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
 800870c:	4a0d      	ldr	r2, [pc, #52]	; (8008744 <GetEPDblBufDir+0x38>)
 800870e:	00c0      	lsls	r0, r0, #3
 8008710:	6811      	ldr	r1, [r2, #0]
 8008712:	4b0d      	ldr	r3, [pc, #52]	; (8008748 <GetEPDblBufDir+0x3c>)
 8008714:	b289      	uxth	r1, r1
 8008716:	4401      	add	r1, r0
 8008718:	440b      	add	r3, r1
 800871a:	005b      	lsls	r3, r3, #1
 800871c:	881b      	ldrh	r3, [r3, #0]
 800871e:	f413 4f7c 	tst.w	r3, #64512	; 0xfc00
 8008722:	d10d      	bne.n	8008740 <GetEPDblBufDir+0x34>
    return(EP_DBUF_OUT);
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
 8008724:	6812      	ldr	r2, [r2, #0]
 8008726:	4b09      	ldr	r3, [pc, #36]	; (800874c <GetEPDblBufDir+0x40>)
 8008728:	b292      	uxth	r2, r2
 800872a:	4410      	add	r0, r2
 800872c:	4403      	add	r3, r0
 800872e:	005b      	lsls	r3, r3, #1
 8008730:	881b      	ldrh	r3, [r3, #0]
 8008732:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008736:	2b00      	cmp	r3, #0
    return(EP_DBUF_IN);
 8008738:	bf0c      	ite	eq
 800873a:	2000      	moveq	r0, #0
 800873c:	2002      	movne	r0, #2
 800873e:	4770      	bx	lr
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
    return(EP_DBUF_OUT);
 8008740:	2001      	movs	r0, #1
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
    return(EP_DBUF_IN);
  else
    return(EP_DBUF_ERR);
}
 8008742:	4770      	bx	lr
 8008744:	40005c50 	.word	0x40005c50
 8008748:	20003006 	.word	0x20003006
 800874c:	20003002 	.word	0x20003002

08008750 <FreeUserBuffer>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
 8008750:	2901      	cmp	r1, #1
 8008752:	d00f      	beq.n	8008774 <FreeUserBuffer+0x24>
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
  }
  else if (bDir == EP_DBUF_IN)
 8008754:	2902      	cmp	r1, #2
 8008756:	d000      	beq.n	800875a <FreeUserBuffer+0xa>
 8008758:	4770      	bx	lr
  { /* IN double buffered endpoint */
    _ToggleDTOG_RX(bEpNum);
 800875a:	0080      	lsls	r0, r0, #2
 800875c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008760:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008764:	6802      	ldr	r2, [r0, #0]
 8008766:	f648 738f 	movw	r3, #36751	; 0x8f8f
 800876a:	4013      	ands	r3, r2
 800876c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008770:	6003      	str	r3, [r0, #0]
 8008772:	4770      	bx	lr
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
 8008774:	0080      	lsls	r0, r0, #2
 8008776:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800877a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800877e:	6802      	ldr	r2, [r0, #0]
 8008780:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008784:	4013      	ands	r3, r2
 8008786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800878a:	6003      	str	r3, [r0, #0]
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop

08008790 <ToWord>:
uint16_t ToWord(uint8_t bh, uint8_t bl)
{
  uint16_t wRet;
  wRet = (uint16_t)bl | ((uint16_t)bh << 8);
  return(wRet);
}
 8008790:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
 8008794:	4770      	bx	lr
 8008796:	bf00      	nop

08008798 <ByteSwap>:
uint16_t ByteSwap(uint16_t wSwW)
{
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
 8008798:	b2c3      	uxtb	r3, r0
 800879a:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 800879c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop

080087a4 <aes_gen_tables>:
#define MUL(x,y) ( ( x && y ) ? pow[(log[x]+log[y]) % 255] : 0 )

static int aes_init_done = 0;

static void aes_gen_tables( void )
{
 80087a4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80087a8:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
    {
        pow[i] = x;
        log[x] = i;
 80087ac:	2100      	movs	r1, #0
 80087ae:	f50d 6983 	add.w	r9, sp, #1048	; 0x418
    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
    {
        pow[i] = x;
 80087b2:	2301      	movs	r3, #1
        log[x] = i;
        x = ( x ^ XTIME( x ) ) & 0xFF;
 80087b4:	2002      	movs	r0, #2
    int log[256];

    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
 80087b6:	460a      	mov	r2, r1
    {
        pow[i] = x;
        log[x] = i;
 80087b8:	f8c9 1004 	str.w	r1, [r9, #4]
 80087bc:	460d      	mov	r5, r1
    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
    {
        pow[i] = x;
 80087be:	9306      	str	r3, [sp, #24]
 80087c0:	ac06      	add	r4, sp, #24
 80087c2:	4601      	mov	r1, r0
 80087c4:	e009      	b.n	80087da <aes_gen_tables+0x36>
        log[x] = i;
        x = ( x ^ XTIME( x ) ) & 0xFF;
 80087c6:	f011 0f80 	tst.w	r1, #128	; 0x80
    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
    {
        pow[i] = x;
 80087ca:	f844 3f04 	str.w	r3, [r4, #4]!
        log[x] = i;
 80087ce:	f849 2023 	str.w	r2, [r9, r3, lsl #2]
        x = ( x ^ XTIME( x ) ) & 0xFF;
 80087d2:	bf0c      	ite	eq
 80087d4:	2500      	moveq	r5, #0
 80087d6:	251b      	movne	r5, #27
 80087d8:	0059      	lsls	r1, r3, #1
 80087da:	406b      	eors	r3, r5
    int log[256];

    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
 80087dc:	3201      	adds	r2, #1
    {
        pow[i] = x;
        log[x] = i;
        x = ( x ^ XTIME( x ) ) & 0xFF;
 80087de:	4059      	eors	r1, r3
    int log[256];

    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
 80087e0:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    {
        pow[i] = x;
        log[x] = i;
        x = ( x ^ XTIME( x ) ) & 0xFF;
 80087e4:	b2cb      	uxtb	r3, r1
    int log[256];

    /*
     * compute pow and log tables over GF(2^8)
     */
    for( i = 0, x = 1; i < 256; i++ )
 80087e6:	d1ee      	bne.n	80087c6 <aes_gen_tables+0x22>
    /*
     * calculate the round constants
     */
    for( i = 0, x = 1; i < 10; i++ )
    {
        RCON[i] = (unsigned long) x;
 80087e8:	4c78      	ldr	r4, [pc, #480]	; (80089cc <aes_gen_tables+0x228>)
 80087ea:	2201      	movs	r2, #1
 80087ec:	4623      	mov	r3, r4
 80087ee:	f843 2f10 	str.w	r2, [r3, #16]!
 80087f2:	3434      	adds	r4, #52	; 0x34
        x = XTIME( x ) & 0xFF;
 80087f4:	2202      	movs	r2, #2
 80087f6:	2000      	movs	r0, #0
 80087f8:	e008      	b.n	800880c <aes_gen_tables+0x68>
 80087fa:	f012 0f80 	tst.w	r2, #128	; 0x80
    /*
     * calculate the round constants
     */
    for( i = 0, x = 1; i < 10; i++ )
    {
        RCON[i] = (unsigned long) x;
 80087fe:	f843 1f04 	str.w	r1, [r3, #4]!
        x = XTIME( x ) & 0xFF;
 8008802:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008806:	bf0c      	ite	eq
 8008808:	2000      	moveq	r0, #0
 800880a:	201b      	movne	r0, #27
 800880c:	4042      	eors	r2, r0
    }

    /*
     * calculate the round constants
     */
    for( i = 0, x = 1; i < 10; i++ )
 800880e:	42a3      	cmp	r3, r4
    {
        RCON[i] = (unsigned long) x;
        x = XTIME( x ) & 0xFF;
 8008810:	b2d1      	uxtb	r1, r2
    }

    /*
     * calculate the round constants
     */
    for( i = 0, x = 1; i < 10; i++ )
 8008812:	d1f2      	bne.n	80087fa <aes_gen_tables+0x56>
    }

    /*
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
 8008814:	4b6e      	ldr	r3, [pc, #440]	; (80089d0 <aes_gen_tables+0x22c>)
 8008816:	2163      	movs	r1, #99	; 0x63
    RSb[0x63] = 0x00;
 8008818:	2200      	movs	r2, #0
 800881a:	461e      	mov	r6, r3
    }

    /*
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
 800881c:	7019      	strb	r1, [r3, #0]
    RSb[0x63] = 0x00;
 800881e:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
 8008822:	461f      	mov	r7, r3
 8008824:	464d      	mov	r5, r9

    for( i = 1; i < 256; i++ )
 8008826:	2301      	movs	r3, #1
    {
        x = pow[255 - log[i]];
 8008828:	f855 2f04 	ldr.w	r2, [r5, #4]!
 800882c:	a806      	add	r0, sp, #24
 800882e:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 8008832:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]

        y  = x; y = ( (y << 1) | (y >> 7) ) & 0xFF;
 8008836:	0060      	lsls	r0, r4, #1
 8008838:	ea40 10e4 	orr.w	r0, r0, r4, asr #7
 800883c:	b2c0      	uxtb	r0, r0
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
 800883e:	0041      	lsls	r1, r0, #1
 8008840:	ea41 11d0 	orr.w	r1, r1, r0, lsr #7
 8008844:	b2c9      	uxtb	r1, r1
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
 8008846:	004a      	lsls	r2, r1, #1
 8008848:	ea42 12d1 	orr.w	r2, r2, r1, lsr #7
 800884c:	b2d2      	uxtb	r2, r2
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y ^ 0x63;
 800884e:	f084 0463 	eor.w	r4, r4, #99	; 0x63
        x = pow[255 - log[i]];

        y  = x; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
 8008852:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8008856:	4060      	eors	r0, r4
    {
        x = pow[255 - log[i]];

        y  = x; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
 8008858:	4041      	eors	r1, r0
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
 800885a:	ea4c 1cd2 	orr.w	ip, ip, r2, lsr #7
 800885e:	fa5f fc8c 	uxtb.w	ip, ip
    for( i = 1; i < 256; i++ )
    {
        x = pow[255 - log[i]];

        y  = x; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
 8008862:	404a      	eors	r2, r1
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y ^ 0x63;
 8008864:	ea82 020c 	eor.w	r2, r2, ip

        FSb[i] = (unsigned char) x;
        RSb[x] = (unsigned char) i;
 8008868:	18b1      	adds	r1, r6, r2
 800886a:	f881 3100 	strb.w	r3, [r1, #256]	; 0x100
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
    RSb[0x63] = 0x00;

    for( i = 1; i < 256; i++ )
 800886e:	3301      	adds	r3, #1
 8008870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y; y = ( (y << 1) | (y >> 7) ) & 0xFF;
        x ^= y ^ 0x63;

        FSb[i] = (unsigned char) x;
 8008874:	f807 2f01 	strb.w	r2, [r7, #1]!
     * generate the forward and reverse S-boxes
     */
    FSb[0x00] = 0x63;
    RSb[0x63] = 0x00;

    for( i = 1; i < 256; i++ )
 8008878:	d1d6      	bne.n	8008828 <aes_gen_tables+0x84>
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 800887a:	f8d9 1038 	ldr.w	r1, [r9, #56]	; 0x38
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 800887e:	f8d9 2024 	ldr.w	r2, [r9, #36]	; 0x24
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 8008882:	f8d9 3034 	ldr.w	r3, [r9, #52]	; 0x34
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 8008886:	f8d9 502c 	ldr.w	r5, [r9, #44]	; 0x2c
 800888a:	2400      	movs	r4, #0
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 800888c:	9102      	str	r1, [sp, #8]
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 800888e:	9203      	str	r2, [sp, #12]
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 8008890:	9304      	str	r3, [sp, #16]
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 8008892:	9505      	str	r5, [sp, #20]
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 8008894:	4f4f      	ldr	r7, [pc, #316]	; (80089d4 <aes_gen_tables+0x230>)
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 8008896:	46a0      	mov	r8, r4
 8008898:	e060      	b.n	800895c <aes_gen_tables+0x1b8>
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 800889a:	f859 a022 	ldr.w	sl, [r9, r2, lsl #2]
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 800889e:	9d04      	ldr	r5, [sp, #16]
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 80088a0:	f8dd c008 	ldr.w	ip, [sp, #8]
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 80088a4:	4455      	add	r5, sl
 80088a6:	fb85 0107 	smull	r0, r1, r5, r7
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 80088aa:	9803      	ldr	r0, [sp, #12]
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 80088ac:	44d4      	add	ip, sl
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 80088ae:	4450      	add	r0, sl
 80088b0:	fb80 2307 	smull	r2, r3, r0, r7
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 80088b4:	186a      	adds	r2, r5, r1
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 80088b6:	9905      	ldr	r1, [sp, #20]
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 80088b8:	eb00 0b03 	add.w	fp, r0, r3
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 80088bc:	4451      	add	r1, sl

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 80088be:	ea4f 7ae5 	mov.w	sl, r5, asr #31
 80088c2:	ebca 1ae2 	rsb	sl, sl, r2, asr #7
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 80088c6:	fb8c 2307 	smull	r2, r3, ip, r7
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 80088ca:	ebca 220a 	rsb	r2, sl, sl, lsl #8
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 80088ce:	eb0c 0a03 	add.w	sl, ip, r3
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 80088d2:	17c3      	asrs	r3, r0, #31
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 80088d4:	1aad      	subs	r5, r5, r2
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 80088d6:	ebc3 1beb 	rsb	fp, r3, fp, asr #7
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 80088da:	fb81 2307 	smull	r2, r3, r1, r7

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 80088de:	aa06      	add	r2, sp, #24
 80088e0:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 80088e4:	ebcb 2b0b 	rsb	fp, fp, fp, lsl #8
 80088e8:	ebcb 0b00 	rsb	fp, fp, r0
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 80088ec:	ea4f 70ec 	mov.w	r0, ip, asr #31
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 80088f0:	440b      	add	r3, r1

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 80088f2:	9501      	str	r5, [sp, #4]
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 80088f4:	ebc0 1aea 	rsb	sl, r0, sl, asr #7
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 80088f8:	17c8      	asrs	r0, r1, #31
 80088fa:	ebc0 13e3 	rsb	r3, r0, r3, asr #7
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 80088fe:	ebca 2a0a 	rsb	sl, sl, sl, lsl #8
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 8008902:	9801      	ldr	r0, [sp, #4]
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 8008904:	f852 502b 	ldr.w	r5, [r2, fp, lsl #2]
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 8008908:	ebca 0a0c 	rsb	sl, sl, ip
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 800890c:	ebc3 2303 	rsb	r3, r3, r3, lsl #8
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 8008910:	f10d 0c18 	add.w	ip, sp, #24
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
 8008914:	0402      	lsls	r2, r0, #16
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 8008916:	1acb      	subs	r3, r1, r3
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 8008918:	f85c 002a 	ldr.w	r0, [ip, sl, lsl #2]
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 800891c:	ea82 2205 	eor.w	r2, r2, r5, lsl #8
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );
 8008920:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
 8008924:	4050      	eors	r0, r2
 8008926:	ea80 6003 	eor.w	r0, r0, r3, lsl #24
 800892a:	ea4f 6530 	mov.w	r5, r0, ror #24
 800892e:	ea4f 6135 	mov.w	r1, r5, ror #24
 8008932:	ea4f 6331 	mov.w	r3, r1, ror #24
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 8008936:	4a28      	ldr	r2, [pc, #160]	; (80089d8 <aes_gen_tables+0x234>)
    }

    /*
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
 8008938:	f108 0801 	add.w	r8, r8, #1
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 800893c:	5110      	str	r0, [r2, r4]
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );

        RT1[i] = ROTL8( RT0[i] );
        RT2[i] = ROTL8( RT1[i] );
 800893e:	f502 6000 	add.w	r0, r2, #2048	; 0x800
 8008942:	5101      	str	r1, [r0, r4]
        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );

        RT1[i] = ROTL8( RT0[i] );
 8008944:	f502 6c80 	add.w	ip, r2, #1024	; 0x400
        RT2[i] = ROTL8( RT1[i] );
        RT3[i] = ROTL8( RT2[i] );
 8008948:	f502 6140 	add.w	r1, r2, #3072	; 0xc00
    }

    /*
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
 800894c:	f5b8 7f80 	cmp.w	r8, #256	; 0x100
        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
                 ( (unsigned long) MUL( 0x09, x ) <<  8 ) ^
                 ( (unsigned long) MUL( 0x0D, x ) << 16 ) ^
                 ( (unsigned long) MUL( 0x0B, x ) << 24 );

        RT1[i] = ROTL8( RT0[i] );
 8008950:	f84c 5004 	str.w	r5, [ip, r4]
        RT2[i] = ROTL8( RT1[i] );
        RT3[i] = ROTL8( RT2[i] );
 8008954:	510b      	str	r3, [r1, r4]
 8008956:	f104 0404 	add.w	r4, r4, #4
    }

    /*
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
 800895a:	d031      	beq.n	80089c0 <aes_gen_tables+0x21c>
    {
        x = FSb[i];
 800895c:	f816 3008 	ldrb.w	r3, [r6, r8]

        FT1[i] = ROTL8( FT0[i] );
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];
 8008960:	f8df c078 	ldr.w	ip, [pc, #120]	; 80089dc <aes_gen_tables+0x238>
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
    {
        x = FSb[i];
        y = XTIME( x ) & 0xFF;
 8008964:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008968:	bf0c      	ite	eq
 800896a:	2100      	moveq	r1, #0
 800896c:	211b      	movne	r1, #27
 800896e:	ea81 0143 	eor.w	r1, r1, r3, lsl #1
        z =  ( y ^ x ) & 0xFF;

        FT0[i] = ( (unsigned long) y       ) ^
                 ( (unsigned long) x <<  8 ) ^
 8008972:	0218      	lsls	r0, r3, #8
     * generate the forward and reverse tables
     */
    for( i = 0; i < 256; i++ )
    {
        x = FSb[i];
        y = XTIME( x ) & 0xFF;
 8008974:	b2c9      	uxtb	r1, r1
        z =  ( y ^ x ) & 0xFF;

        FT0[i] = ( (unsigned long) y       ) ^
 8008976:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
                 ( (unsigned long) x <<  8 ) ^
 800897a:	4048      	eors	r0, r1
     */
    for( i = 0; i < 256; i++ )
    {
        x = FSb[i];
        y = XTIME( x ) & 0xFF;
        z =  ( y ^ x ) & 0xFF;
 800897c:	ea81 0503 	eor.w	r5, r1, r3

        FT0[i] = ( (unsigned long) y       ) ^
                 ( (unsigned long) x <<  8 ) ^
                 ( (unsigned long) x << 16 ) ^
 8008980:	ea40 6505 	orr.w	r5, r0, r5, lsl #24
                 ( (unsigned long) z << 24 );

        FT1[i] = ROTL8( FT0[i] );
 8008984:	ea4f 6035 	mov.w	r0, r5, ror #24
        FT2[i] = ROTL8( FT1[i] );
        FT3[i] = ROTL8( FT2[i] );

        x = RSb[i];
 8008988:	f81c 2008 	ldrb.w	r2, [ip, r8]
    {
        x = FSb[i];
        y = XTIME( x ) & 0xFF;
        z =  ( y ^ x ) & 0xFF;

        FT0[i] = ( (unsigned long) y       ) ^
 800898c:	f50c 7c80 	add.w	ip, ip, #256	; 0x100
                 ( (unsigned long) x <<  8 ) ^
                 ( (unsigned long) x << 16 ) ^
                 ( (unsigned long) z << 24 );

        FT1[i] = ROTL8( FT0[i] );
        FT2[i] = ROTL8( FT1[i] );
 8008990:	ea4f 6130 	mov.w	r1, r0, ror #24
    {
        x = FSb[i];
        y = XTIME( x ) & 0xFF;
        z =  ( y ^ x ) & 0xFF;

        FT0[i] = ( (unsigned long) y       ) ^
 8008994:	f84c 5004 	str.w	r5, [ip, r4]
                 ( (unsigned long) x <<  8 ) ^
                 ( (unsigned long) x << 16 ) ^
                 ( (unsigned long) z << 24 );

        FT1[i] = ROTL8( FT0[i] );
 8008998:	f50c 6580 	add.w	r5, ip, #1024	; 0x400
        FT2[i] = ROTL8( FT1[i] );
 800899c:	f50c 6c00 	add.w	ip, ip, #2048	; 0x800
        FT0[i] = ( (unsigned long) y       ) ^
                 ( (unsigned long) x <<  8 ) ^
                 ( (unsigned long) x << 16 ) ^
                 ( (unsigned long) z << 24 );

        FT1[i] = ROTL8( FT0[i] );
 80089a0:	5128      	str	r0, [r5, r4]
        FT2[i] = ROTL8( FT1[i] );
 80089a2:	f84c 1004 	str.w	r1, [ip, r4]
        FT3[i] = ROTL8( FT2[i] );
 80089a6:	ea4f 6031 	mov.w	r0, r1, ror #24
 80089aa:	f505 6100 	add.w	r1, r5, #2048	; 0x800
 80089ae:	4613      	mov	r3, r2
 80089b0:	5108      	str	r0, [r1, r4]

        x = RSb[i];

        RT0[i] = ( (unsigned long) MUL( 0x0E, x )       ) ^
 80089b2:	2a00      	cmp	r2, #0
 80089b4:	f47f af71 	bne.w	800889a <aes_gen_tables+0xf6>
 80089b8:	4611      	mov	r1, r2
 80089ba:	4615      	mov	r5, r2
 80089bc:	4610      	mov	r0, r2
 80089be:	e7ba      	b.n	8008936 <aes_gen_tables+0x192>

        RT1[i] = ROTL8( RT0[i] );
        RT2[i] = ROTL8( RT1[i] );
        RT3[i] = ROTL8( RT2[i] );
    }
}
 80089c0:	f60d 0d18 	addw	sp, sp, #2072	; 0x818
 80089c4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop
 80089cc:	20002bac 	.word	0x20002bac
 80089d0:	200009bc 	.word	0x200009bc
 80089d4:	80808081 	.word	0x80808081
 80089d8:	20001bbc 	.word	0x20001bbc
 80089dc:	20000abc 	.word	0x20000abc

080089e0 <aes_setkey_enc>:

/*
 * AES key schedule (encryption)
 */
int aes_setkey_enc( aes_context *ctx, unsigned char *key, int keysize )
{
 80089e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    int i;
    unsigned long *RK;

#if !defined(POLARSSL_AES_ROM_TABLES)
    if( aes_init_done == 0 )
 80089e4:	4d71      	ldr	r5, [pc, #452]	; (8008bac <aes_setkey_enc+0x1cc>)

/*
 * AES key schedule (encryption)
 */
int aes_setkey_enc( aes_context *ctx, unsigned char *key, int keysize )
{
 80089e6:	4680      	mov	r8, r0
    int i;
    unsigned long *RK;

#if !defined(POLARSSL_AES_ROM_TABLES)
    if( aes_init_done == 0 )
 80089e8:	6bab      	ldr	r3, [r5, #56]	; 0x38

/*
 * AES key schedule (encryption)
 */
int aes_setkey_enc( aes_context *ctx, unsigned char *key, int keysize )
{
 80089ea:	460f      	mov	r7, r1
 80089ec:	4614      	mov	r4, r2
    int i;
    unsigned long *RK;

#if !defined(POLARSSL_AES_ROM_TABLES)
    if( aes_init_done == 0 )
 80089ee:	b383      	cbz	r3, 8008a52 <aes_setkey_enc+0x72>
        aes_gen_tables();
        aes_init_done = 1;
    }
#endif

    switch( keysize )
 80089f0:	2cc0      	cmp	r4, #192	; 0xc0
 80089f2:	d034      	beq.n	8008a5e <aes_setkey_enc+0x7e>
 80089f4:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 80089f8:	d035      	beq.n	8008a66 <aes_setkey_enc+0x86>
 80089fa:	2c80      	cmp	r4, #128	; 0x80
 80089fc:	d002      	beq.n	8008a04 <aes_setkey_enc+0x24>
    {
        case 128: ctx->nr = 10; break;
        case 192: ctx->nr = 12; break;
        case 256: ctx->nr = 14; break;
        default : return( POLARSSL_ERR_AES_INVALID_KEY_LENGTH );
 80089fe:	486c      	ldr	r0, [pc, #432]	; (8008bb0 <aes_setkey_enc+0x1d0>)
 8008a00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }
#endif

    switch( keysize )
    {
        case 128: ctx->nr = 10; break;
 8008a04:	200a      	movs	r0, #10
 8008a06:	f8c8 0000 	str.w	r0, [r8]
    }

#if defined(PADLOCK_ALIGN16)
    ctx->rk = RK = PADLOCK_ALIGN16( ctx->buf );
#else
    ctx->rk = RK = ctx->buf;
 8008a0a:	f108 0308 	add.w	r3, r8, #8
 8008a0e:	4646      	mov	r6, r8
#endif

    for( i = 0; i < (keysize >> 5); i++ )
 8008a10:	1162      	asrs	r2, r4, #5
    }

#if defined(PADLOCK_ALIGN16)
    ctx->rk = RK = PADLOCK_ALIGN16( ctx->buf );
#else
    ctx->rk = RK = ctx->buf;
 8008a12:	f846 3f04 	str.w	r3, [r6, #4]!
#endif

    for( i = 0; i < (keysize >> 5); i++ )
 8008a16:	2400      	movs	r4, #0
    {
        GET_ULONG_LE( RK[i], key, i << 2 );
 8008a18:	eb07 0584 	add.w	r5, r7, r4, lsl #2
 8008a1c:	78a9      	ldrb	r1, [r5, #2]
 8008a1e:	f895 9001 	ldrb.w	r9, [r5, #1]
 8008a22:	f817 c024 	ldrb.w	ip, [r7, r4, lsl #2]
 8008a26:	0409      	lsls	r1, r1, #16
 8008a28:	78ed      	ldrb	r5, [r5, #3]
 8008a2a:	ea41 2109 	orr.w	r1, r1, r9, lsl #8
 8008a2e:	ea41 010c 	orr.w	r1, r1, ip
    ctx->rk = RK = PADLOCK_ALIGN16( ctx->buf );
#else
    ctx->rk = RK = ctx->buf;
#endif

    for( i = 0; i < (keysize >> 5); i++ )
 8008a32:	3401      	adds	r4, #1
    {
        GET_ULONG_LE( RK[i], key, i << 2 );
 8008a34:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
    ctx->rk = RK = PADLOCK_ALIGN16( ctx->buf );
#else
    ctx->rk = RK = ctx->buf;
#endif

    for( i = 0; i < (keysize >> 5); i++ )
 8008a38:	42a2      	cmp	r2, r4
    {
        GET_ULONG_LE( RK[i], key, i << 2 );
 8008a3a:	f846 1f04 	str.w	r1, [r6, #4]!
    ctx->rk = RK = PADLOCK_ALIGN16( ctx->buf );
#else
    ctx->rk = RK = ctx->buf;
#endif

    for( i = 0; i < (keysize >> 5); i++ )
 8008a3e:	dceb      	bgt.n	8008a18 <aes_setkey_enc+0x38>
    {
        GET_ULONG_LE( RK[i], key, i << 2 );
    }

    switch( ctx->nr )
 8008a40:	280c      	cmp	r0, #12
 8008a42:	d014      	beq.n	8008a6e <aes_setkey_enc+0x8e>
 8008a44:	280e      	cmp	r0, #14
 8008a46:	d06b      	beq.n	8008b20 <aes_setkey_enc+0x140>
 8008a48:	280a      	cmp	r0, #10
 8008a4a:	d040      	beq.n	8008ace <aes_setkey_enc+0xee>
        default:

            break;
    }

    return( 0 );
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    unsigned long *RK;

#if !defined(POLARSSL_AES_ROM_TABLES)
    if( aes_init_done == 0 )
    {
        aes_gen_tables();
 8008a52:	f7ff fea7 	bl	80087a4 <aes_gen_tables>
        aes_init_done = 1;
 8008a56:	2301      	movs	r3, #1
    }
#endif

    switch( keysize )
 8008a58:	2cc0      	cmp	r4, #192	; 0xc0

#if !defined(POLARSSL_AES_ROM_TABLES)
    if( aes_init_done == 0 )
    {
        aes_gen_tables();
        aes_init_done = 1;
 8008a5a:	63ab      	str	r3, [r5, #56]	; 0x38
    }
#endif

    switch( keysize )
 8008a5c:	d1ca      	bne.n	80089f4 <aes_setkey_enc+0x14>
    {
        case 128: ctx->nr = 10; break;
        case 192: ctx->nr = 12; break;
 8008a5e:	200c      	movs	r0, #12
 8008a60:	f8c8 0000 	str.w	r0, [r8]
 8008a64:	e7d1      	b.n	8008a0a <aes_setkey_enc+0x2a>
        case 256: ctx->nr = 14; break;
 8008a66:	200e      	movs	r0, #14
 8008a68:	f8c8 0000 	str.w	r0, [r8]
 8008a6c:	e7cd      	b.n	8008a0a <aes_setkey_enc+0x2a>
 8008a6e:	f8df c148 	ldr.w	ip, [pc, #328]	; 8008bb8 <aes_setkey_enc+0x1d8>
 8008a72:	4a50      	ldr	r2, [pc, #320]	; (8008bb4 <aes_setkey_enc+0x1d4>)
 8008a74:	f108 08c8 	add.w	r8, r8, #200	; 0xc8
        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
 8008a78:	6959      	ldr	r1, [r3, #20]

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
 8008a7a:	f85c 7f04 	ldr.w	r7, [ip, #4]!
 8008a7e:	6818      	ldr	r0, [r3, #0]
                ( (unsigned long) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
 8008a80:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8008a84:	5d15      	ldrb	r5, [r2, r4]
                ( (unsigned long) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
 8008a86:	0e0c      	lsrs	r4, r1, #24

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
 8008a88:	4078      	eors	r0, r7
                ( (unsigned long) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
 8008a8a:	5d17      	ldrb	r7, [r2, r4]
                ( (unsigned long) FSb[ ( RK[5]       ) & 0xFF ] << 24 );
 8008a8c:	b2cc      	uxtb	r4, r1

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
 8008a8e:	4068      	eors	r0, r5
                ( (unsigned long) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[5]       ) & 0xFF ] << 24 );
 8008a90:	5d15      	ldrb	r5, [r2, r4]

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
 8008a92:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8008a96:	5d14      	ldrb	r4, [r2, r4]
        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
 8008a98:	ea80 4707 	eor.w	r7, r0, r7, lsl #16
                ( (unsigned long) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
 8008a9c:	685e      	ldr	r6, [r3, #4]

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
 8008a9e:	ea87 6705 	eor.w	r7, r7, r5, lsl #24
                ( (unsigned long) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
 8008aa2:	ea87 2704 	eor.w	r7, r7, r4, lsl #8
                ( (unsigned long) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
                RK[8]  = RK[2] ^ RK[7];
 8008aa6:	689d      	ldr	r5, [r3, #8]
                RK[9]  = RK[3] ^ RK[8];
 8008aa8:	68dc      	ldr	r4, [r3, #12]
                ( (unsigned long) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
 8008aaa:	407e      	eors	r6, r7
                RK[8]  = RK[2] ^ RK[7];
                RK[9]  = RK[3] ^ RK[8];
                RK[10] = RK[4] ^ RK[9];
 8008aac:	6918      	ldr	r0, [r3, #16]
                ( (unsigned long) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
                RK[8]  = RK[2] ^ RK[7];
 8008aae:	4075      	eors	r5, r6
                RK[9]  = RK[3] ^ RK[8];
 8008ab0:	406c      	eors	r4, r5
                RK[10] = RK[4] ^ RK[9];
 8008ab2:	4060      	eors	r0, r4
                RK[11] = RK[5] ^ RK[10];
 8008ab4:	4041      	eors	r1, r0

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
            {
                RK[6]  = RK[0] ^ RCON[i] ^
 8008ab6:	619f      	str	r7, [r3, #24]
                ( (unsigned long) FSb[ ( RK[5] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[5] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
 8008ab8:	61de      	str	r6, [r3, #28]
                RK[8]  = RK[2] ^ RK[7];
 8008aba:	621d      	str	r5, [r3, #32]
                RK[9]  = RK[3] ^ RK[8];
 8008abc:	625c      	str	r4, [r3, #36]	; 0x24
                RK[10] = RK[4] ^ RK[9];
                RK[11] = RK[5] ^ RK[10];
 8008abe:	62d9      	str	r1, [r3, #44]	; 0x2c
                ( (unsigned long) FSb[ ( RK[5]       ) & 0xFF ] << 24 );

                RK[7]  = RK[1] ^ RK[6];
                RK[8]  = RK[2] ^ RK[7];
                RK[9]  = RK[3] ^ RK[8];
                RK[10] = RK[4] ^ RK[9];
 8008ac0:	6298      	str	r0, [r3, #40]	; 0x28
            }
            break;

        case 12:

            for( i = 0; i < 8; i++, RK += 6 )
 8008ac2:	3318      	adds	r3, #24
 8008ac4:	4543      	cmp	r3, r8
 8008ac6:	d1d7      	bne.n	8008a78 <aes_setkey_enc+0x98>
        default:

            break;
    }

    return( 0 );
 8008ac8:	2000      	movs	r0, #0
 8008aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ace:	4e3a      	ldr	r6, [pc, #232]	; (8008bb8 <aes_setkey_enc+0x1d8>)
 8008ad0:	4a38      	ldr	r2, [pc, #224]	; (8008bb4 <aes_setkey_enc+0x1d4>)
 8008ad2:	f108 08a8 	add.w	r8, r8, #168	; 0xa8
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
 8008ad6:	68d9      	ldr	r1, [r3, #12]
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
 8008ad8:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8008adc:	6818      	ldr	r0, [r3, #0]
                ( (unsigned long) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
 8008ade:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8008ae2:	5d17      	ldrb	r7, [r2, r4]
                ( (unsigned long) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
 8008ae4:	0e0c      	lsrs	r4, r1, #24
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
 8008ae6:	4068      	eors	r0, r5
                ( (unsigned long) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
 8008ae8:	5d15      	ldrb	r5, [r2, r4]
                ( (unsigned long) FSb[ ( RK[3]       ) & 0xFF ] << 24 );
 8008aea:	b2cc      	uxtb	r4, r1
 8008aec:	5d14      	ldrb	r4, [r2, r4]
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
 8008aee:	4078      	eors	r0, r7
                ( (unsigned long) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
 8008af0:	f3c1 4707 	ubfx	r7, r1, #16, #8
 8008af4:	5dd7      	ldrb	r7, [r2, r7]
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
 8008af6:	ea80 4505 	eor.w	r5, r0, r5, lsl #16
                ( (unsigned long) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
 8008afa:	ea85 6504 	eor.w	r5, r5, r4, lsl #24
                ( (unsigned long) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[3]       ) & 0xFF ] << 24 );

                RK[5]  = RK[1] ^ RK[4];
 8008afe:	685c      	ldr	r4, [r3, #4]
                RK[6]  = RK[2] ^ RK[5];
 8008b00:	6898      	ldr	r0, [r3, #8]
            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
 8008b02:	ea85 2507 	eor.w	r5, r5, r7, lsl #8
                ( (unsigned long) FSb[ ( RK[3]       ) & 0xFF ] << 24 );

                RK[5]  = RK[1] ^ RK[4];
 8008b06:	406c      	eors	r4, r5
                RK[6]  = RK[2] ^ RK[5];
 8008b08:	4060      	eors	r0, r4
                RK[7]  = RK[3] ^ RK[6];
 8008b0a:	4041      	eors	r1, r0
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
            {
                RK[4]  = RK[0] ^ RCON[i] ^
 8008b0c:	611d      	str	r5, [r3, #16]
                ( (unsigned long) FSb[ ( RK[3] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[3]       ) & 0xFF ] << 24 );

                RK[5]  = RK[1] ^ RK[4];
 8008b0e:	615c      	str	r4, [r3, #20]
                RK[6]  = RK[2] ^ RK[5];
                RK[7]  = RK[3] ^ RK[6];
 8008b10:	61d9      	str	r1, [r3, #28]
                ( (unsigned long) FSb[ ( RK[3] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[3] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[3]       ) & 0xFF ] << 24 );

                RK[5]  = RK[1] ^ RK[4];
                RK[6]  = RK[2] ^ RK[5];
 8008b12:	6198      	str	r0, [r3, #24]

    switch( ctx->nr )
    {
        case 10:

            for( i = 0; i < 10; i++, RK += 4 )
 8008b14:	3310      	adds	r3, #16
 8008b16:	4543      	cmp	r3, r8
 8008b18:	d1dd      	bne.n	8008ad6 <aes_setkey_enc+0xf6>
        default:

            break;
    }

    return( 0 );
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b20:	4e25      	ldr	r6, [pc, #148]	; (8008bb8 <aes_setkey_enc+0x1d8>)
 8008b22:	4a24      	ldr	r2, [pc, #144]	; (8008bb4 <aes_setkey_enc+0x1d4>)
 8008b24:	f108 08e8 	add.w	r8, r8, #232	; 0xe8
        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
 8008b28:	69d9      	ldr	r1, [r3, #28]

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
 8008b2a:	f856 7f04 	ldr.w	r7, [r6, #4]!
 8008b2e:	6818      	ldr	r0, [r3, #0]
                ( (unsigned long) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
 8008b30:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8008b34:	5d15      	ldrb	r5, [r2, r4]
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
 8008b36:	0e0c      	lsrs	r4, r1, #24

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
 8008b38:	4078      	eors	r0, r7
                ( (unsigned long) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
 8008b3a:	5d17      	ldrb	r7, [r2, r4]
                ( (unsigned long) FSb[ ( RK[7]       ) & 0xFF ] << 24 );
 8008b3c:	b2cc      	uxtb	r4, r1

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
 8008b3e:	4068      	eors	r0, r5
                ( (unsigned long) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[7]       ) & 0xFF ] << 24 );
 8008b40:	5d15      	ldrb	r5, [r2, r4]

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
 8008b42:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8008b46:	5d14      	ldrb	r4, [r2, r4]
        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
 8008b48:	ea80 4707 	eor.w	r7, r0, r7, lsl #16
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
 8008b4c:	ea87 6705 	eor.w	r7, r7, r5, lsl #24
                ( (unsigned long) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
 8008b50:	685d      	ldr	r5, [r3, #4]
            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
                ( (unsigned long) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
 8008b52:	ea87 2704 	eor.w	r7, r7, r4, lsl #8
                ( (unsigned long) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
 8008b56:	689c      	ldr	r4, [r3, #8]
                ( (unsigned long) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
 8008b58:	407d      	eors	r5, r7
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];
 8008b5a:	68d8      	ldr	r0, [r3, #12]
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
 8008b5c:	406c      	eors	r4, r5
                RK[11] = RK[3] ^ RK[10];
 8008b5e:	4060      	eors	r0, r4

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
            {
                RK[8]  = RK[0] ^ RCON[i] ^
 8008b60:	621f      	str	r7, [r3, #32]
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
 8008b62:	629c      	str	r4, [r3, #40]	; 0x28
                RK[11] = RK[3] ^ RK[10];
 8008b64:	62d8      	str	r0, [r3, #44]	; 0x2c
                ( (unsigned long) FSb[ ( RK[7] >>  8 ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 16 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[7] >> 24 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[7]       ) & 0xFF ] << 24 );

                RK[9]  = RK[1] ^ RK[8];
 8008b66:	625d      	str	r5, [r3, #36]	; 0x24
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
                ( (unsigned long) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
 8008b68:	b2c4      	uxtb	r4, r0
 8008b6a:	5d15      	ldrb	r5, [r2, r4]
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );
 8008b6c:	0e07      	lsrs	r7, r0, #24

                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
 8008b6e:	691c      	ldr	r4, [r3, #16]
                ( (unsigned long) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );
 8008b70:	5dd7      	ldrb	r7, [r2, r7]
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
                ( (unsigned long) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
 8008b72:	f3c0 2c07 	ubfx	ip, r0, #8, #8

                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
 8008b76:	406c      	eors	r4, r5
                ( (unsigned long) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
 8008b78:	f3c0 4007 	ubfx	r0, r0, #16, #8
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
                ( (unsigned long) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
 8008b7c:	f812 500c 	ldrb.w	r5, [r2, ip]
                ( (unsigned long) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
 8008b80:	5c10      	ldrb	r0, [r2, r0]
                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
                ( (unsigned long) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
 8008b82:	ea84 6407 	eor.w	r4, r4, r7, lsl #24
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
 8008b86:	ea84 2505 	eor.w	r5, r4, r5, lsl #8
                ( (unsigned long) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
 8008b8a:	695c      	ldr	r4, [r3, #20]
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
                ( (unsigned long) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
 8008b8c:	ea85 4500 	eor.w	r5, r5, r0, lsl #16
                ( (unsigned long) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
                RK[14] = RK[6] ^ RK[13];
 8008b90:	6998      	ldr	r0, [r3, #24]
                ( (unsigned long) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
 8008b92:	406c      	eors	r4, r5
                RK[14] = RK[6] ^ RK[13];
 8008b94:	4060      	eors	r0, r4
                RK[15] = RK[7] ^ RK[14];
 8008b96:	4041      	eors	r1, r0

                RK[9]  = RK[1] ^ RK[8];
                RK[10] = RK[2] ^ RK[9];
                RK[11] = RK[3] ^ RK[10];

                RK[12] = RK[4] ^
 8008b98:	631d      	str	r5, [r3, #48]	; 0x30
                ( (unsigned long) FSb[ ( RK[11]       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
 8008b9a:	635c      	str	r4, [r3, #52]	; 0x34
                RK[14] = RK[6] ^ RK[13];
                RK[15] = RK[7] ^ RK[14];
 8008b9c:	63d9      	str	r1, [r3, #60]	; 0x3c
                ( (unsigned long) FSb[ ( RK[11] >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( RK[11] >> 24 ) & 0xFF ] << 24 );

                RK[13] = RK[5] ^ RK[12];
                RK[14] = RK[6] ^ RK[13];
 8008b9e:	6398      	str	r0, [r3, #56]	; 0x38
            }
            break;

        case 14:

            for( i = 0; i < 7; i++, RK += 8 )
 8008ba0:	3320      	adds	r3, #32
 8008ba2:	4543      	cmp	r3, r8
 8008ba4:	d1c0      	bne.n	8008b28 <aes_setkey_enc+0x148>
        default:

            break;
    }

    return( 0 );
 8008ba6:	2000      	movs	r0, #0
 8008ba8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bac:	20002bac 	.word	0x20002bac
 8008bb0:	fffff800 	.word	0xfffff800
 8008bb4:	200009bc 	.word	0x200009bc
 8008bb8:	20002bb8 	.word	0x20002bb8

08008bbc <aes_setkey_dec>:

/*
 * AES key schedule (decryption)
 */
int aes_setkey_dec( aes_context *ctx, unsigned char *key, int keysize )
{
 8008bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aes_context cty;
    unsigned long *RK;
    unsigned long *SK;
    int ret;

    switch( keysize )
 8008bc0:	2ac0      	cmp	r2, #192	; 0xc0

/*
 * AES key schedule (decryption)
 */
int aes_setkey_dec( aes_context *ctx, unsigned char *key, int keysize )
{
 8008bc2:	b0c9      	sub	sp, #292	; 0x124
 8008bc4:	4607      	mov	r7, r0
    aes_context cty;
    unsigned long *RK;
    unsigned long *SK;
    int ret;

    switch( keysize )
 8008bc6:	f000 8086 	beq.w	8008cd6 <aes_setkey_dec+0x11a>
 8008bca:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008bce:	d07f      	beq.n	8008cd0 <aes_setkey_dec+0x114>
 8008bd0:	2a80      	cmp	r2, #128	; 0x80
 8008bd2:	d003      	beq.n	8008bdc <aes_setkey_dec+0x20>
    {
        case 128: ctx->nr = 10; break;
        case 192: ctx->nr = 12; break;
        case 256: ctx->nr = 14; break;
        default : return( POLARSSL_ERR_AES_INVALID_KEY_LENGTH );
 8008bd4:	4841      	ldr	r0, [pc, #260]	; (8008cdc <aes_setkey_dec+0x120>)
    *RK++ = *SK++;

    memset( &cty, 0, sizeof( aes_context ) );

    return( 0 );
}
 8008bd6:	b049      	add	sp, #292	; 0x124
 8008bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    unsigned long *SK;
    int ret;

    switch( keysize )
    {
        case 128: ctx->nr = 10; break;
 8008bdc:	230a      	movs	r3, #10
 8008bde:	6003      	str	r3, [r0, #0]
    }

#if defined(PADLOCK_ALIGN16)
    ctx->rk = RK = PADLOCK_ALIGN16( ctx->buf );
#else
    ctx->rk = RK = ctx->buf;
 8008be0:	f107 0308 	add.w	r3, r7, #8
 8008be4:	607b      	str	r3, [r7, #4]
#endif

    ret = aes_setkey_enc( &cty, key, keysize );
 8008be6:	a802      	add	r0, sp, #8
 8008be8:	f7ff fefa 	bl	80089e0 <aes_setkey_enc>
    if( ret != 0 )
 8008bec:	2800      	cmp	r0, #0
 8008bee:	d1f2      	bne.n	8008bd6 <aes_setkey_dec+0x1a>
        return( ret );

    SK = cty.rk + cty.nr * 4;
 8008bf0:	9b02      	ldr	r3, [sp, #8]
 8008bf2:	9a03      	ldr	r2, [sp, #12]
 8008bf4:	011b      	lsls	r3, r3, #4

    *RK++ = *SK++;
 8008bf6:	58d1      	ldr	r1, [r2, r3]

    ret = aes_setkey_enc( &cty, key, keysize );
    if( ret != 0 )
        return( ret );

    SK = cty.rk + cty.nr * 4;
 8008bf8:	eb02 0e03 	add.w	lr, r2, r3

    *RK++ = *SK++;
 8008bfc:	60b9      	str	r1, [r7, #8]
    *RK++ = *SK++;
 8008bfe:	f8de 3004 	ldr.w	r3, [lr, #4]
    *RK++ = *SK++;
    *RK++ = *SK++;

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 8008c02:	f8d7 9000 	ldr.w	r9, [r7]
        return( ret );

    SK = cty.rk + cty.nr * 4;

    *RK++ = *SK++;
    *RK++ = *SK++;
 8008c06:	60fb      	str	r3, [r7, #12]
    *RK++ = *SK++;
 8008c08:	f8de 3008 	ldr.w	r3, [lr, #8]
    *RK++ = *SK++;

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 8008c0c:	f109 38ff 	add.w	r8, r9, #4294967295	; 0xffffffff

    SK = cty.rk + cty.nr * 4;

    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
 8008c10:	613b      	str	r3, [r7, #16]
    *RK++ = *SK++;
 8008c12:	f8de 300c 	ldr.w	r3, [lr, #12]
 8008c16:	3718      	adds	r7, #24
 8008c18:	f847 3c04 	str.w	r3, [r7, #-4]

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 8008c1c:	f1b8 0f00 	cmp.w	r8, #0
 8008c20:	f1ae 0e10 	sub.w	lr, lr, #16
    SK = cty.rk + cty.nr * 4;

    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
 8008c24:	9701      	str	r7, [sp, #4]

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 8008c26:	dd3c      	ble.n	8008ca2 <aes_setkey_dec+0xe6>
 8008c28:	482d      	ldr	r0, [pc, #180]	; (8008ce0 <aes_setkey_dec+0x124>)
 8008c2a:	492e      	ldr	r1, [pc, #184]	; (8008ce4 <aes_setkey_dec+0x128>)
 8008c2c:	46f4      	mov	ip, lr
    SK = cty.rk + cty.nr * 4;

    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
 8008c2e:	463e      	mov	r6, r7

/*
 * AES key schedule (decryption)
 */
int aes_setkey_dec( aes_context *ctx, unsigned char *key, int keysize )
{
 8008c30:	2300      	movs	r3, #0

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = RT0[ FSb[ ( *SK       ) & 0xFF ] ] ^
 8008c32:	f85c 2003 	ldr.w	r2, [ip, r3]
                    RT1[ FSb[ ( *SK >>  8 ) & 0xFF ] ] ^
                    RT2[ FSb[ ( *SK >> 16 ) & 0xFF ] ] ^
                    RT3[ FSb[ ( *SK >> 24 ) & 0xFF ] ];
 8008c36:	0e15      	lsrs	r5, r2, #24

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = RT0[ FSb[ ( *SK       ) & 0xFF ] ] ^
 8008c38:	b2d4      	uxtb	r4, r2
                    RT1[ FSb[ ( *SK >>  8 ) & 0xFF ] ] ^
                    RT2[ FSb[ ( *SK >> 16 ) & 0xFF ] ] ^
                    RT3[ FSb[ ( *SK >> 24 ) & 0xFF ] ];
 8008c3a:	f811 a005 	ldrb.w	sl, [r1, r5]

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = RT0[ FSb[ ( *SK       ) & 0xFF ] ] ^
 8008c3e:	f811 b004 	ldrb.w	fp, [r1, r4]
                    RT1[ FSb[ ( *SK >>  8 ) & 0xFF ] ] ^
 8008c42:	f3c2 2407 	ubfx	r4, r2, #8, #8
 8008c46:	5d0d      	ldrb	r5, [r1, r4]
                    RT2[ FSb[ ( *SK >> 16 ) & 0xFF ] ] ^
 8008c48:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8008c4c:	5c8c      	ldrb	r4, [r1, r2]
                    RT3[ FSb[ ( *SK >> 24 ) & 0xFF ] ];
 8008c4e:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = RT0[ FSb[ ( *SK       ) & 0xFF ] ] ^
 8008c52:	eb00 0b8b 	add.w	fp, r0, fp, lsl #2
 8008c56:	f8da 7d08 	ldr.w	r7, [sl, #3336]	; 0xd08
 8008c5a:	f8db 2108 	ldr.w	r2, [fp, #264]	; 0x108
                    RT1[ FSb[ ( *SK >>  8 ) & 0xFF ] ] ^
 8008c5e:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8008c62:	f8d5 5508 	ldr.w	r5, [r5, #1288]	; 0x508
                    RT2[ FSb[ ( *SK >> 16 ) & 0xFF ] ] ^
 8008c66:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8008c6a:	f8d4 4908 	ldr.w	r4, [r4, #2312]	; 0x908

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = RT0[ FSb[ ( *SK       ) & 0xFF ] ] ^
 8008c6e:	407a      	eors	r2, r7
                    RT1[ FSb[ ( *SK >>  8 ) & 0xFF ] ] ^
 8008c70:	406a      	eors	r2, r5
                    RT2[ FSb[ ( *SK >> 16 ) & 0xFF ] ] ^
 8008c72:	4062      	eors	r2, r4

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
        {
            *RK++ = RT0[ FSb[ ( *SK       ) & 0xFF ] ] ^
 8008c74:	50f2      	str	r2, [r6, r3]
 8008c76:	3304      	adds	r3, #4
    *RK++ = *SK++;
    *RK++ = *SK++;

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
    {
        for( j = 0; j < 4; j++, SK++ )
 8008c78:	2b10      	cmp	r3, #16
 8008c7a:	d1da      	bne.n	8008c32 <aes_setkey_dec+0x76>
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;

    for( i = ctx->nr - 1, SK -= 8; i > 0; i--, SK -= 8 )
 8008c7c:	f1b8 0801 	subs.w	r8, r8, #1
 8008c80:	f106 0610 	add.w	r6, r6, #16
 8008c84:	f1ac 0c10 	sub.w	ip, ip, #16
 8008c88:	d1d2      	bne.n	8008c30 <aes_setkey_dec+0x74>
 8008c8a:	f109 5380 	add.w	r3, r9, #268435456	; 0x10000000
 8008c8e:	9c01      	ldr	r4, [sp, #4]
 8008c90:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8008c94:	3b01      	subs	r3, #1
 8008c96:	f1c9 0910 	rsb	r9, r9, #16
 8008c9a:	eb04 1403 	add.w	r4, r4, r3, lsl #4
 8008c9e:	9401      	str	r4, [sp, #4]
 8008ca0:	44ce      	add	lr, r9
                    RT2[ FSb[ ( *SK >> 16 ) & 0xFF ] ] ^
                    RT3[ FSb[ ( *SK >> 24 ) & 0xFF ] ];
        }
    }

    *RK++ = *SK++;
 8008ca2:	f8de 3000 	ldr.w	r3, [lr]
 8008ca6:	9c01      	ldr	r4, [sp, #4]
    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;

    memset( &cty, 0, sizeof( aes_context ) );
 8008ca8:	a802      	add	r0, sp, #8
                    RT2[ FSb[ ( *SK >> 16 ) & 0xFF ] ] ^
                    RT3[ FSb[ ( *SK >> 24 ) & 0xFF ] ];
        }
    }

    *RK++ = *SK++;
 8008caa:	6023      	str	r3, [r4, #0]
    *RK++ = *SK++;
 8008cac:	f8de 3004 	ldr.w	r3, [lr, #4]
    *RK++ = *SK++;
    *RK++ = *SK++;

    memset( &cty, 0, sizeof( aes_context ) );
 8008cb0:	2100      	movs	r1, #0
                    RT3[ FSb[ ( *SK >> 24 ) & 0xFF ] ];
        }
    }

    *RK++ = *SK++;
    *RK++ = *SK++;
 8008cb2:	6063      	str	r3, [r4, #4]
    *RK++ = *SK++;
 8008cb4:	f8de 3008 	ldr.w	r3, [lr, #8]
    *RK++ = *SK++;

    memset( &cty, 0, sizeof( aes_context ) );
 8008cb8:	f44f 728c 	mov.w	r2, #280	; 0x118
        }
    }

    *RK++ = *SK++;
    *RK++ = *SK++;
    *RK++ = *SK++;
 8008cbc:	60a3      	str	r3, [r4, #8]
    *RK++ = *SK++;
 8008cbe:	f8de 300c 	ldr.w	r3, [lr, #12]
 8008cc2:	60e3      	str	r3, [r4, #12]

    memset( &cty, 0, sizeof( aes_context ) );
 8008cc4:	f003 fea8 	bl	800ca18 <memset>

    return( 0 );
 8008cc8:	2000      	movs	r0, #0
}
 8008cca:	b049      	add	sp, #292	; 0x124
 8008ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

    switch( keysize )
    {
        case 128: ctx->nr = 10; break;
        case 192: ctx->nr = 12; break;
        case 256: ctx->nr = 14; break;
 8008cd0:	230e      	movs	r3, #14
 8008cd2:	6003      	str	r3, [r0, #0]
 8008cd4:	e784      	b.n	8008be0 <aes_setkey_dec+0x24>
    int ret;

    switch( keysize )
    {
        case 128: ctx->nr = 10; break;
        case 192: ctx->nr = 12; break;
 8008cd6:	230c      	movs	r3, #12
 8008cd8:	6003      	str	r3, [r0, #0]
 8008cda:	e781      	b.n	8008be0 <aes_setkey_dec+0x24>
 8008cdc:	fffff800 	.word	0xfffff800
 8008ce0:	20001ab4 	.word	0x20001ab4
 8008ce4:	200009bc 	.word	0x200009bc

08008ce8 <aes_crypt_ecb>:
 */
void aes_crypt_ecb( aes_context *ctx,
                    int mode,
                    unsigned char input[16],
                    unsigned char output[16] )
{
 8008ce8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    }
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
 8008cec:	f892 a002 	ldrb.w	sl, [r2, #2]
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008cf0:	7996      	ldrb	r6, [r2, #6]
    }
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
 8008cf2:	f892 b001 	ldrb.w	fp, [r2, #1]
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008cf6:	f892 9005 	ldrb.w	r9, [r2, #5]
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008cfa:	7a95      	ldrb	r5, [r2, #10]
    }
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
 8008cfc:	7817      	ldrb	r7, [r2, #0]
 8008cfe:	ea4f 4a0a 	mov.w	sl, sl, lsl #16
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008d02:	0436      	lsls	r6, r6, #16
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008d04:	f892 8009 	ldrb.w	r8, [r2, #9]
    }
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
 8008d08:	ea4a 2a0b 	orr.w	sl, sl, fp, lsl #8
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008d0c:	ea46 2609 	orr.w	r6, r6, r9, lsl #8
        if( padlock_xcryptecb( ctx, mode, input, output ) == 0 )
            return;
    }
#endif

    RK = ctx->rk;
 8008d10:	f8d0 b004 	ldr.w	fp, [r0, #4]

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008d14:	f892 9004 	ldrb.w	r9, [r2, #4]
 */
void aes_crypt_ecb( aes_context *ctx,
                    int mode,
                    unsigned char input[16],
                    unsigned char output[16] )
{
 8008d18:	b08c      	sub	sp, #48	; 0x30
    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;
 8008d1a:	7b94      	ldrb	r4, [r2, #14]
    }
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
 8008d1c:	ea4a 0707 	orr.w	r7, sl, r7
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008d20:	042d      	lsls	r5, r5, #16
    }
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
 8008d22:	f892 a003 	ldrb.w	sl, [r2, #3]
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;
 8008d26:	f892 c00d 	ldrb.w	ip, [r2, #13]

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008d2a:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008d2e:	ea46 0609 	orr.w	r6, r6, r9
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008d32:	f892 8008 	ldrb.w	r8, [r2, #8]
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008d36:	f892 9007 	ldrb.w	r9, [r2, #7]
 */
void aes_crypt_ecb( aes_context *ctx,
                    int mode,
                    unsigned char input[16],
                    unsigned char output[16] )
{
 8008d3a:	9308      	str	r3, [sp, #32]
    }
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
 8008d3c:	f8db 3000 	ldr.w	r3, [fp]
 8008d40:	ea47 670a 	orr.w	r7, r7, sl, lsl #24
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;
 8008d44:	0424      	lsls	r4, r4, #16
 8008d46:	ea44 240c 	orr.w	r4, r4, ip, lsl #8

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008d4a:	ea45 0808 	orr.w	r8, r5, r8
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008d4e:	ea46 6609 	orr.w	r6, r6, r9, lsl #24
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008d52:	7ad5      	ldrb	r5, [r2, #11]
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;
 8008d54:	f892 c00c 	ldrb.w	ip, [r2, #12]
    }
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
 8008d58:	ea87 0903 	eor.w	r9, r7, r3
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008d5c:	f8db 7004 	ldr.w	r7, [fp, #4]
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;
 8008d60:	7bd2      	ldrb	r2, [r2, #15]
 8008d62:	ea44 0c0c 	orr.w	ip, r4, ip

    if( mode == AES_DECRYPT )
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 8008d66:	6803      	ldr	r3, [r0, #0]

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008d68:	ea48 6405 	orr.w	r4, r8, r5, lsl #24
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;
 8008d6c:	f8db 500c 	ldr.w	r5, [fp, #12]
#endif

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
 8008d70:	ea86 0807 	eor.w	r8, r6, r7
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008d74:	f8db 6008 	ldr.w	r6, [fp, #8]
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;
 8008d78:	ea4c 6202 	orr.w	r2, ip, r2, lsl #24
 8008d7c:	f10b 0b10 	add.w	fp, fp, #16

    RK = ctx->rk;

    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
 8008d80:	ea84 0c06 	eor.w	ip, r4, r6
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;
 8008d84:	ea82 0a05 	eor.w	sl, r2, r5
 8008d88:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24

    if( mode == AES_DECRYPT )
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 8008d8c:	105b      	asrs	r3, r3, #1
    GET_ULONG_LE( X0, input,  0 ); X0 ^= *RK++;
    GET_ULONG_LE( X1, input,  4 ); X1 ^= *RK++;
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;

    if( mode == AES_DECRYPT )
 8008d8e:	2900      	cmp	r1, #0
 8008d90:	f040 826c 	bne.w	800926c <aes_crypt_ecb+0x584>
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 8008d94:	1e5f      	subs	r7, r3, #1
 8008d96:	2f00      	cmp	r7, #0
 8008d98:	930a      	str	r3, [sp, #40]	; 0x28
 8008d9a:	9705      	str	r7, [sp, #20]
 8008d9c:	f8df b4c8 	ldr.w	fp, [pc, #1224]	; 8009268 <aes_crypt_ecb+0x580>
 8008da0:	f340 811e 	ble.w	8008fe0 <aes_crypt_ecb+0x2f8>
 8008da4:	9f09      	ldr	r7, [sp, #36]	; 0x24
        {
            AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8008da6:	fa5f f289 	uxtb.w	r2, r9
 8008daa:	fa5f f48c 	uxtb.w	r4, ip
 8008dae:	ea4f 6318 	mov.w	r3, r8, lsr #24
 8008db2:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8008db6:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 8008dba:	6838      	ldr	r0, [r7, #0]
 8008dbc:	f8d4 4108 	ldr.w	r4, [r4, #264]	; 0x108
 8008dc0:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8008dc4:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8008dc8:	f8d3 3d08 	ldr.w	r3, [r3, #3336]	; 0xd08
 8008dcc:	fa5f f188 	uxtb.w	r1, r8
 8008dd0:	9404      	str	r4, [sp, #16]
 8008dd2:	fa5f f58a 	uxtb.w	r5, sl
 8008dd6:	ea4f 641c 	mov.w	r4, ip, lsr #24
 8008dda:	4042      	eors	r2, r0
 8008ddc:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 8008de0:	f8d1 1108 	ldr.w	r1, [r1, #264]	; 0x108
 8008de4:	405a      	eors	r2, r3
 8008de6:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8008df0:	f8d4 6d08 	ldr.w	r6, [r4, #3336]	; 0xd08
 8008df4:	f8d5 5108 	ldr.w	r5, [r5, #264]	; 0x108
 8008df8:	f3ca 2007 	ubfx	r0, sl, #8, #8
 8008dfc:	ea4f 641a 	mov.w	r4, sl, lsr #24
 8008e00:	f3ca 4a07 	ubfx	sl, sl, #16, #8
 8008e04:	404b      	eors	r3, r1
 8008e06:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 8008e0a:	eb0b 0a8a 	add.w	sl, fp, sl, lsl #2
 8008e0e:	9507      	str	r5, [sp, #28]
 8008e10:	f8d0 5508 	ldr.w	r5, [r0, #1288]	; 0x508
 8008e14:	f8da 0908 	ldr.w	r0, [sl, #2312]	; 0x908
 8008e18:	ea83 0a06 	eor.w	sl, r3, r6
 8008e1c:	f3c9 2307 	ubfx	r3, r9, #8, #8
 8008e20:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8008e24:	900b      	str	r0, [sp, #44]	; 0x2c
 8008e26:	ea4f 6119 	mov.w	r1, r9, lsr #24
 8008e2a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008e2e:	f3c9 4907 	ubfx	r9, r9, #16, #8
 8008e32:	f3cc 4307 	ubfx	r3, ip, #16, #8
 8008e36:	f3cc 2c07 	ubfx	ip, ip, #8, #8
 8008e3a:	eb0b 0989 	add.w	r9, fp, r9, lsl #2
 8008e3e:	eb0b 0c8c 	add.w	ip, fp, ip, lsl #2
 8008e42:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8008e46:	f8d9 6908 	ldr.w	r6, [r9, #2312]	; 0x908
 8008e4a:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 8008e4e:	ea82 0905 	eor.w	r9, r2, r5
 8008e52:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 8008e56:	f8dc 5508 	ldr.w	r5, [ip, #1288]	; 0x508
 8008e5a:	f8d3 2908 	ldr.w	r2, [r3, #2312]	; 0x908
 8008e5e:	ea8a 0c00 	eor.w	ip, sl, r0
 8008e62:	9b07      	ldr	r3, [sp, #28]
 8008e64:	68f8      	ldr	r0, [r7, #12]
 8008e66:	f8d4 4d08 	ldr.w	r4, [r4, #3336]	; 0xd08
 8008e6a:	f8d1 1d08 	ldr.w	r1, [r1, #3336]	; 0xd08
 8008e6e:	4058      	eors	r0, r3
 8008e70:	9406      	str	r4, [sp, #24]
 8008e72:	4041      	eors	r1, r0
 8008e74:	68bc      	ldr	r4, [r7, #8]
 8008e76:	9804      	ldr	r0, [sp, #16]
 8008e78:	f3c8 2307 	ubfx	r3, r8, #8, #8
 8008e7c:	f3c8 4807 	ubfx	r8, r8, #16, #8
 8008e80:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8008e84:	eb0b 0888 	add.w	r8, fp, r8, lsl #2
 8008e88:	ea89 0202 	eor.w	r2, r9, r2
 8008e8c:	f8d3 9508 	ldr.w	r9, [r3, #1288]	; 0x508
 8008e90:	f8d8 3908 	ldr.w	r3, [r8, #2312]	; 0x908
 8008e94:	ea80 0804 	eor.w	r8, r0, r4
 8008e98:	9c06      	ldr	r4, [sp, #24]
 8008e9a:	4069      	eors	r1, r5
 8008e9c:	ea88 0004 	eor.w	r0, r8, r4
 8008ea0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008ea2:	ea80 0909 	eor.w	r9, r0, r9
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8008ea6:	b2d4      	uxtb	r4, r2

    if( mode == AES_DECRYPT )
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
        {
            AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8008ea8:	ea8c 0a05 	eor.w	sl, ip, r5
 8008eac:	4059      	eors	r1, r3
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8008eae:	eb0b 0484 	add.w	r4, fp, r4, lsl #2

    if( mode == AES_DECRYPT )
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
        {
            AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8008eb2:	ea89 0306 	eor.w	r3, r9, r6
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8008eb6:	f8d4 4108 	ldr.w	r4, [r4, #264]	; 0x108
 8008eba:	fa5f f98a 	uxtb.w	r9, sl
 8008ebe:	ea4f 6813 	mov.w	r8, r3, lsr #24
 8008ec2:	fa5f fc83 	uxtb.w	ip, r3
 8008ec6:	0e0e      	lsrs	r6, r1, #24
 8008ec8:	b2cd      	uxtb	r5, r1
 8008eca:	eb0b 0989 	add.w	r9, fp, r9, lsl #2
 8008ece:	eb0b 0888 	add.w	r8, fp, r8, lsl #2
 8008ed2:	eb0b 0c8c 	add.w	ip, fp, ip, lsl #2
 8008ed6:	eb0b 0686 	add.w	r6, fp, r6, lsl #2
 8008eda:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8008ede:	9406      	str	r4, [sp, #24]
 8008ee0:	ea4f 601a 	mov.w	r0, sl, lsr #24
 8008ee4:	f8d9 4108 	ldr.w	r4, [r9, #264]	; 0x108
 8008ee8:	f8d8 9d08 	ldr.w	r9, [r8, #3336]	; 0xd08
 8008eec:	f8dc 8108 	ldr.w	r8, [ip, #264]	; 0x108
 8008ef0:	f8d6 cd08 	ldr.w	ip, [r6, #3336]	; 0xd08
 8008ef4:	f8d5 6108 	ldr.w	r6, [r5, #264]	; 0x108
 8008ef8:	0e15      	lsrs	r5, r2, #24
 8008efa:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 8008efe:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8008f02:	f8d0 0d08 	ldr.w	r0, [r0, #3336]	; 0xd08
 8008f06:	9404      	str	r4, [sp, #16]
 8008f08:	f8d5 5d08 	ldr.w	r5, [r5, #3336]	; 0xd08
 8008f0c:	9c06      	ldr	r4, [sp, #24]
 8008f0e:	4075      	eors	r5, r6
 8008f10:	4060      	eors	r0, r4
 8008f12:	900b      	str	r0, [sp, #44]	; 0x2c
 8008f14:	9507      	str	r5, [sp, #28]
 8008f16:	f3c2 2507 	ubfx	r5, r2, #8, #8
 8008f1a:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8008f1e:	9804      	ldr	r0, [sp, #16]
 8008f20:	ea88 0c0c 	eor.w	ip, r8, ip
 8008f24:	693c      	ldr	r4, [r7, #16]
 8008f26:	f8d5 8508 	ldr.w	r8, [r5, #1288]	; 0x508
 8008f2a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008f2c:	f3c1 2607 	ubfx	r6, r1, #8, #8
 8008f30:	ea80 0909 	eor.w	r9, r0, r9
 8008f34:	eb0b 0686 	add.w	r6, fp, r6, lsl #2
 8008f38:	ea85 0004 	eor.w	r0, r5, r4
 8008f3c:	f3c3 2407 	ubfx	r4, r3, #8, #8
 8008f40:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8008f44:	f8cd c018 	str.w	ip, [sp, #24]
 8008f48:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8008f4c:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8008f50:	f8d6 2508 	ldr.w	r2, [r6, #1288]	; 0x508
 8008f54:	f8cd 9010 	str.w	r9, [sp, #16]
 8008f58:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 8008f5c:	f3ca 4907 	ubfx	r9, sl, #16, #8
 8008f60:	f3c1 4107 	ubfx	r1, r1, #16, #8
 8008f64:	4050      	eors	r0, r2
 8008f66:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 8008f6a:	eb0b 0989 	add.w	r9, fp, r9, lsl #2
 8008f6e:	697a      	ldr	r2, [r7, #20]
 8008f70:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 8008f74:	f8d1 5908 	ldr.w	r5, [r1, #2312]	; 0x908
 8008f78:	f8d9 1908 	ldr.w	r1, [r9, #2312]	; 0x908
 8008f7c:	ea80 0903 	eor.w	r9, r0, r3
 8008f80:	9804      	ldr	r0, [sp, #16]
 8008f82:	f8d4 6508 	ldr.w	r6, [r4, #1288]	; 0x508
 8008f86:	f3ca 2407 	ubfx	r4, sl, #8, #8
 8008f8a:	69bb      	ldr	r3, [r7, #24]
 8008f8c:	ea80 0a02 	eor.w	sl, r0, r2
 8008f90:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 8008f94:	9a06      	ldr	r2, [sp, #24]
 8008f96:	eb0b 0c8c 	add.w	ip, fp, ip, lsl #2
 8008f9a:	f8d4 4508 	ldr.w	r4, [r4, #1288]	; 0x508
 8008f9e:	4053      	eors	r3, r2
 8008fa0:	f8dc c908 	ldr.w	ip, [ip, #2312]	; 0x908
 8008fa4:	405c      	eors	r4, r3
 8008fa6:	69fa      	ldr	r2, [r7, #28]
 8008fa8:	9b07      	ldr	r3, [sp, #28]
 8008faa:	ea84 0c0c 	eor.w	ip, r4, ip
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;

    if( mode == AES_DECRYPT )
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 8008fae:	9c05      	ldr	r4, [sp, #20]
        {
            AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8008fb0:	ea8a 0808 	eor.w	r8, sl, r8
 8008fb4:	ea83 0a02 	eor.w	sl, r3, r2
 8008fb8:	ea8a 0606 	eor.w	r6, sl, r6
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;

    if( mode == AES_DECRYPT )
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 8008fbc:	3c01      	subs	r4, #1
        {
            AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8008fbe:	ea88 0805 	eor.w	r8, r8, r5
 8008fc2:	ea86 0a01 	eor.w	sl, r6, r1
 8008fc6:	f107 0720 	add.w	r7, r7, #32
    GET_ULONG_LE( X2, input,  8 ); X2 ^= *RK++;
    GET_ULONG_LE( X3, input, 12 ); X3 ^= *RK++;

    if( mode == AES_DECRYPT )
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 8008fca:	9405      	str	r4, [sp, #20]
 8008fcc:	f47f aeeb 	bne.w	8008da6 <aes_crypt_ecb+0xbe>
 8008fd0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008fd2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008fd4:	f105 6300 	add.w	r3, r5, #134217728	; 0x8000000
 8008fd8:	3b01      	subs	r3, #1
 8008fda:	eb06 1643 	add.w	r6, r6, r3, lsl #5
 8008fde:	9609      	str	r6, [sp, #36]	; 0x24
        {
            AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8008fe0:	fa5f f088 	uxtb.w	r0, r8
 8008fe4:	ea4f 611c 	mov.w	r1, ip, lsr #24
 8008fe8:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 8008fec:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 8008ff0:	f3ca 2707 	ubfx	r7, sl, #8, #8
 8008ff4:	9704      	str	r7, [sp, #16]
 8008ff6:	f8d0 7108 	ldr.w	r7, [r0, #264]	; 0x108
 8008ffa:	f8d1 0d08 	ldr.w	r0, [r1, #3336]	; 0xd08
 8008ffe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009000:	fa5f f589 	uxtb.w	r5, r9
 8009004:	6809      	ldr	r1, [r1, #0]
 8009006:	ea4f 6418 	mov.w	r4, r8, lsr #24
 800900a:	9103      	str	r1, [sp, #12]
 800900c:	9904      	ldr	r1, [sp, #16]
 800900e:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8009012:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 8009016:	ea4f 631a 	mov.w	r3, sl, lsr #24
 800901a:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 800901e:	f8d5 6108 	ldr.w	r6, [r5, #264]	; 0x108
 8009022:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 8009026:	f8d4 5d08 	ldr.w	r5, [r4, #3336]	; 0xd08
 800902a:	9104      	str	r1, [sp, #16]
 800902c:	f8d3 4d08 	ldr.w	r4, [r3, #3336]	; 0xd08
 8009030:	fa5f f28a 	uxtb.w	r2, sl
 8009034:	ea4f 6319 	mov.w	r3, r9, lsr #24
 8009038:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 800903c:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8009040:	406e      	eors	r6, r5
 8009042:	f3cc 4107 	ubfx	r1, ip, #16, #8
 8009046:	9d04      	ldr	r5, [sp, #16]
 8009048:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 800904c:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 8009050:	f8d3 3d08 	ldr.w	r3, [r3, #3336]	; 0xd08
 8009054:	f8d5 5508 	ldr.w	r5, [r5, #1288]	; 0x508
 8009058:	9106      	str	r1, [sp, #24]
 800905a:	fa5f f18c 	uxtb.w	r1, ip
 800905e:	4078      	eors	r0, r7
 8009060:	4053      	eors	r3, r2
 8009062:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 8009066:	9504      	str	r5, [sp, #16]
 8009068:	9007      	str	r0, [sp, #28]
 800906a:	f8d1 1108 	ldr.w	r1, [r1, #264]	; 0x108
 800906e:	930a      	str	r3, [sp, #40]	; 0x28
 8009070:	f3cc 2007 	ubfx	r0, ip, #8, #8
 8009074:	f3c9 4307 	ubfx	r3, r9, #16, #8
 8009078:	f3c8 2507 	ubfx	r5, r8, #8, #8
 800907c:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 8009080:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8009084:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8009088:	ea81 0c04 	eor.w	ip, r1, r4
 800908c:	f8d0 2508 	ldr.w	r2, [r0, #1288]	; 0x508
 8009090:	9f03      	ldr	r7, [sp, #12]
 8009092:	f8d5 4508 	ldr.w	r4, [r5, #1288]	; 0x508
 8009096:	f3c8 4007 	ubfx	r0, r8, #16, #8
 800909a:	f8d3 5908 	ldr.w	r5, [r3, #2312]	; 0x908
 800909e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80090a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090a4:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 80090a8:	f3c9 2107 	ubfx	r1, r9, #8, #8
 80090ac:	407e      	eors	r6, r7
 80090ae:	f8d0 9908 	ldr.w	r9, [r0, #2312]	; 0x908
 80090b2:	f8d8 7908 	ldr.w	r7, [r8, #2312]	; 0x908
 80090b6:	6858      	ldr	r0, [r3, #4]
 80090b8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80090bc:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 80090c0:	f8d1 1508 	ldr.w	r1, [r1, #1288]	; 0x508
 80090c4:	9b04      	ldr	r3, [sp, #16]
 80090c6:	ea88 0000 	eor.w	r0, r8, r0
 80090ca:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80090ce:	405e      	eors	r6, r3
 80090d0:	4048      	eors	r0, r1
 80090d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80090d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80090d8:	f3ca 4a07 	ubfx	sl, sl, #16, #8
 80090dc:	404b      	eors	r3, r1
 80090de:	eb0b 0a8a 	add.w	sl, fp, sl, lsl #2
 80090e2:	f8d8 1008 	ldr.w	r1, [r8, #8]
 80090e6:	f8da a908 	ldr.w	sl, [sl, #2312]	; 0x908
 80090ea:	405a      	eors	r2, r3
 80090ec:	407e      	eors	r6, r7

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
 80090ee:	4b5d      	ldr	r3, [pc, #372]	; (8009264 <aes_crypt_ecb+0x57c>)
        {
            AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 80090f0:	ea82 0209 	eor.w	r2, r2, r9
 80090f4:	ea8c 0801 	eor.w	r8, ip, r1

        X0 = *RK++ ^ \
 80090f8:	9f09      	ldr	r7, [sp, #36]	; 0x24
        {
            AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 80090fa:	ea80 000a 	eor.w	r0, r0, sl
 80090fe:	ea88 0404 	eor.w	r4, r8, r4

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
 8009102:	b2f1      	uxtb	r1, r6
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
 8009104:	fa5f fc82 	uxtb.w	ip, r2
        {
            AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8009108:	406c      	eors	r4, r5
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
 800910a:	449c      	add	ip, r3
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
 800910c:	693d      	ldr	r5, [r7, #16]
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
 800910e:	4419      	add	r1, r3
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );
 8009110:	eb03 6710 	add.w	r7, r3, r0, lsr #24
        }

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
 8009114:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
 8009118:	f89c b100 	ldrb.w	fp, [ip, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
 800911c:	fa5f f880 	uxtb.w	r8, r0

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );
 8009120:	f897 c100 	ldrb.w	ip, [r7, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
 8009124:	fa5f f984 	uxtb.w	r9, r4
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
 8009128:	9f09      	ldr	r7, [sp, #36]	; 0x24
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
 800912a:	4499      	add	r9, r3
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
 800912c:	4498      	add	r8, r3
 800912e:	f898 8100 	ldrb.w	r8, [r8, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
 8009132:	f899 a100 	ldrb.w	sl, [r9, #256]	; 0x100
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
 8009136:	404d      	eors	r5, r1
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 8009138:	f3c2 2907 	ubfx	r9, r2, #8, #8
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
 800913c:	6979      	ldr	r1, [r7, #20]

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 800913e:	4499      	add	r9, r3
 8009140:	f899 9100 	ldrb.w	r9, [r9, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
 8009144:	ea88 0101 	eor.w	r1, r8, r1
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 8009148:	f3c6 2807 	ubfx	r8, r6, #8, #8
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
 800914c:	eb03 6714 	add.w	r7, r3, r4, lsr #24
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 8009150:	4498      	add	r8, r3
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
 8009152:	f897 7100 	ldrb.w	r7, [r7, #256]	; 0x100

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 8009156:	f8cd 9014 	str.w	r9, [sp, #20]
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 800915a:	f898 8100 	ldrb.w	r8, [r8, #256]	; 0x100
        }

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
 800915e:	ea85 650c 	eor.w	r5, r5, ip, lsl #24
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 8009162:	f8cd 8010 	str.w	r8, [sp, #16]
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
 8009166:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 800916a:	f3c4 2c07 	ubfx	ip, r4, #8, #8
 800916e:	449c      	add	ip, r3
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
 8009170:	ea81 6107 	eor.w	r1, r1, r7, lsl #24
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
 8009174:	f8d8 7018 	ldr.w	r7, [r8, #24]
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8009178:	f89c 9100 	ldrb.w	r9, [ip, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
 800917c:	f8d8 c01c 	ldr.w	ip, [r8, #28]
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
 8009180:	ea8a 0a07 	eor.w	sl, sl, r7
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );
 8009184:	eb03 6712 	add.w	r7, r3, r2, lsr #24

        X3 = *RK++ ^ \
 8009188:	ea8b 0b0c 	eor.w	fp, fp, ip

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );
 800918c:	f897 7100 	ldrb.w	r7, [r7, #256]	; 0x100

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 8009190:	eb03 6c16 	add.w	ip, r3, r6, lsr #24
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8009194:	f3c0 2807 	ubfx	r8, r0, #8, #8
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 8009198:	f3c6 4607 	ubfx	r6, r6, #16, #8
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 800919c:	f3c0 4007 	ubfx	r0, r0, #16, #8
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 80091a0:	441e      	add	r6, r3
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 80091a2:	4498      	add	r8, r3
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 80091a4:	4418      	add	r0, r3
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 80091a6:	f3c4 4407 	ubfx	r4, r4, #16, #8
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 80091aa:	f3c2 4207 	ubfx	r2, r2, #16, #8

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 80091ae:	f89c c100 	ldrb.w	ip, [ip, #256]	; 0x100
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 80091b2:	441c      	add	r4, r3
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 80091b4:	441a      	add	r2, r3
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
 80091b6:	ea8a 6a07 	eor.w	sl, sl, r7, lsl #24
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 80091ba:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 80091be:	f898 8100 	ldrb.w	r8, [r8, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 80091c2:	f896 0100 	ldrb.w	r0, [r6, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 80091c6:	9f04      	ldr	r7, [sp, #16]

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 80091c8:	9e05      	ldr	r6, [sp, #20]
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
 80091ca:	ea8b 6c0c 	eor.w	ip, fp, ip, lsl #24
        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 80091ce:	f894 4100 	ldrb.w	r4, [r4, #256]	; 0x100
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 80091d2:	f892 2100 	ldrb.w	r2, [r2, #256]	; 0x100

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 80091d6:	ea85 2506 	eor.w	r5, r5, r6, lsl #8
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 80091da:	ea81 2107 	eor.w	r1, r1, r7, lsl #8
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 80091de:	ea8a 2a08 	eor.w	sl, sl, r8, lsl #8
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) RSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 80091e2:	ea8c 2909 	eor.w	r9, ip, r9, lsl #8
            AES_RROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_RROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
 80091e6:	ea85 4b04 	eor.w	fp, r5, r4, lsl #16
                ( (unsigned long) RSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
 80091ea:	ea81 4202 	eor.w	r2, r1, r2, lsl #16
                ( (unsigned long) RSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
 80091ee:	ea8a 4000 	eor.w	r0, sl, r0, lsl #16
                ( (unsigned long) RSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) RSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
 80091f2:	ea89 4303 	eor.w	r3, r9, r3, lsl #16
                ( (unsigned long) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
    }

    PUT_ULONG_LE( X0, output,  0 );
 80091f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80091fa:	ea4f 291b 	mov.w	r9, fp, lsr #8
 80091fe:	ea4f 461b 	mov.w	r6, fp, lsr #16
 8009202:	ea4f 681b 	mov.w	r8, fp, lsr #24
    PUT_ULONG_LE( X1, output,  4 );
 8009206:	ea4f 2c12 	mov.w	ip, r2, lsr #8
 800920a:	0c17      	lsrs	r7, r2, #16
 800920c:	0e15      	lsrs	r5, r2, #24
    PUT_ULONG_LE( X2, output,  8 );
 800920e:	0a04      	lsrs	r4, r0, #8
 8009210:	0c01      	lsrs	r1, r0, #16
                ( (unsigned long) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
    }

    PUT_ULONG_LE( X0, output,  0 );
 8009212:	f88a b000 	strb.w	fp, [sl]
    PUT_ULONG_LE( X1, output,  4 );
 8009216:	f88a 2004 	strb.w	r2, [sl, #4]
    PUT_ULONG_LE( X2, output,  8 );
 800921a:	ea4f 6b10 	mov.w	fp, r0, lsr #24
    PUT_ULONG_LE( X3, output, 12 );
 800921e:	0a1a      	lsrs	r2, r3, #8
                ( (unsigned long) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
    }

    PUT_ULONG_LE( X0, output,  0 );
    PUT_ULONG_LE( X1, output,  4 );
    PUT_ULONG_LE( X2, output,  8 );
 8009220:	f88a 0008 	strb.w	r0, [sl, #8]
    PUT_ULONG_LE( X3, output, 12 );
 8009224:	f88a 300c 	strb.w	r3, [sl, #12]
 8009228:	0c18      	lsrs	r0, r3, #16
 800922a:	0e1b      	lsrs	r3, r3, #24
                ( (unsigned long) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
    }

    PUT_ULONG_LE( X0, output,  0 );
 800922c:	f88a 9001 	strb.w	r9, [sl, #1]
 8009230:	f88a 6002 	strb.w	r6, [sl, #2]
 8009234:	f88a 8003 	strb.w	r8, [sl, #3]
    PUT_ULONG_LE( X1, output,  4 );
 8009238:	f88a c005 	strb.w	ip, [sl, #5]
 800923c:	f88a 7006 	strb.w	r7, [sl, #6]
 8009240:	f88a 5007 	strb.w	r5, [sl, #7]
    PUT_ULONG_LE( X2, output,  8 );
 8009244:	f88a 4009 	strb.w	r4, [sl, #9]
 8009248:	f88a 100a 	strb.w	r1, [sl, #10]
 800924c:	f88a b00b 	strb.w	fp, [sl, #11]
    PUT_ULONG_LE( X3, output, 12 );
 8009250:	f88a 200d 	strb.w	r2, [sl, #13]
 8009254:	f88a 000e 	strb.w	r0, [sl, #14]
 8009258:	f88a 300f 	strb.w	r3, [sl, #15]
}
 800925c:	b00c      	add	sp, #48	; 0x30
 800925e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009262:	4770      	bx	lr
 8009264:	200009bc 	.word	0x200009bc
 8009268:	20001ab4 	.word	0x20001ab4
                ( (unsigned long) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
    }
    else /* AES_ENCRYPT */
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 800926c:	1e58      	subs	r0, r3, #1
 800926e:	2800      	cmp	r0, #0
 8009270:	930b      	str	r3, [sp, #44]	; 0x2c
 8009272:	9004      	str	r0, [sp, #16]
 8009274:	f8df b42c 	ldr.w	fp, [pc, #1068]	; 80096a4 <aes_crypt_ecb+0x9bc>
 8009278:	f340 811b 	ble.w	80094b2 <aes_crypt_ecb+0x7ca>
 800927c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800927e:	4647      	mov	r7, r8
        {
            AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8009280:	fa5f f289 	uxtb.w	r2, r9
 8009284:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8009288:	6831      	ldr	r1, [r6, #0]
 800928a:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800928e:	b2fd      	uxtb	r5, r7
 8009290:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8009294:	f8d5 5200 	ldr.w	r5, [r5, #512]	; 0x200
 8009298:	ea82 0801 	eor.w	r8, r2, r1
 800929c:	fa5f f38a 	uxtb.w	r3, sl
 80092a0:	fa5f f08c 	uxtb.w	r0, ip
 80092a4:	f3c7 2207 	ubfx	r2, r7, #8, #8
 80092a8:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 80092ac:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 80092b0:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 80092b4:	9506      	str	r5, [sp, #24]
 80092b6:	f8d0 0200 	ldr.w	r0, [r0, #512]	; 0x200
 80092ba:	f8d2 5600 	ldr.w	r5, [r2, #1536]	; 0x600
 80092be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80092c2:	68f2      	ldr	r2, [r6, #12]
 80092c4:	0e39      	lsrs	r1, r7, #24
 80092c6:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 80092ca:	9007      	str	r0, [sp, #28]
 80092cc:	f8d1 1e00 	ldr.w	r1, [r1, #3584]	; 0xe00
 80092d0:	ea4f 601c 	mov.w	r0, ip, lsr #24
 80092d4:	4053      	eors	r3, r2
 80092d6:	ea4f 6219 	mov.w	r2, r9, lsr #24
 80092da:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 80092de:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 80092e2:	f8d0 0e00 	ldr.w	r0, [r0, #3584]	; 0xe00
 80092e6:	910a      	str	r1, [sp, #40]	; 0x28
 80092e8:	ea4f 641a 	mov.w	r4, sl, lsr #24
 80092ec:	f8d2 1e00 	ldr.w	r1, [r2, #3584]	; 0xe00
 80092f0:	f3c9 2207 	ubfx	r2, r9, #8, #8
 80092f4:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 80092f8:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 80092fc:	f8d4 4e00 	ldr.w	r4, [r4, #3584]	; 0xe00
 8009300:	4043      	eors	r3, r0
 8009302:	f8d2 0600 	ldr.w	r0, [r2, #1536]	; 0x600
 8009306:	f3cc 4207 	ubfx	r2, ip, #16, #8
 800930a:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 800930e:	ea88 0804 	eor.w	r8, r8, r4
 8009312:	f8d2 2a00 	ldr.w	r2, [r2, #2560]	; 0xa00
 8009316:	ea88 0805 	eor.w	r8, r8, r5
 800931a:	ea88 0202 	eor.w	r2, r8, r2
 800931e:	9205      	str	r2, [sp, #20]
 8009320:	4043      	eors	r3, r0
 8009322:	9a06      	ldr	r2, [sp, #24]
 8009324:	6870      	ldr	r0, [r6, #4]
 8009326:	68b4      	ldr	r4, [r6, #8]
 8009328:	4050      	eors	r0, r2
 800932a:	4041      	eors	r1, r0
 800932c:	f3c7 4707 	ubfx	r7, r7, #16, #8
 8009330:	9807      	ldr	r0, [sp, #28]
 8009332:	f3ca 2207 	ubfx	r2, sl, #8, #8
 8009336:	eb0b 0787 	add.w	r7, fp, r7, lsl #2
 800933a:	f3cc 2c07 	ubfx	ip, ip, #8, #8
 800933e:	f8d7 7a00 	ldr.w	r7, [r7, #2560]	; 0xa00
 8009342:	ea80 0804 	eor.w	r8, r0, r4
 8009346:	eb0b 0c8c 	add.w	ip, fp, ip, lsl #2
 800934a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800934c:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8009350:	f3c9 4907 	ubfx	r9, r9, #16, #8
 8009354:	f3ca 4a07 	ubfx	sl, sl, #16, #8
 8009358:	f8dc 5600 	ldr.w	r5, [ip, #1536]	; 0x600
 800935c:	eb0b 0989 	add.w	r9, fp, r9, lsl #2
 8009360:	f8d2 c600 	ldr.w	ip, [r2, #1536]	; 0x600
 8009364:	eb0b 0a8a 	add.w	sl, fp, sl, lsl #2
 8009368:	f8da 2a00 	ldr.w	r2, [sl, #2560]	; 0xa00
 800936c:	ea88 0004 	eor.w	r0, r8, r4
 8009370:	9701      	str	r7, [sp, #4]
 8009372:	f8d9 7a00 	ldr.w	r7, [r9, #2560]	; 0xa00
 8009376:	ea80 0c0c 	eor.w	ip, r0, ip
 800937a:	4069      	eors	r1, r5
 800937c:	4051      	eors	r1, r2
 800937e:	9d01      	ldr	r5, [sp, #4]
 8009380:	ea8c 0207 	eor.w	r2, ip, r7
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009384:	9f05      	ldr	r7, [sp, #20]
    }
    else /* AES_ENCRYPT */
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
        {
            AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 8009386:	406b      	eors	r3, r5
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009388:	b2fc      	uxtb	r4, r7
 800938a:	fa5f f981 	uxtb.w	r9, r1
 800938e:	ea4f 6817 	mov.w	r8, r7, lsr #24
 8009392:	fa5f fc82 	uxtb.w	ip, r2
 8009396:	0e0f      	lsrs	r7, r1, #24
 8009398:	0e18      	lsrs	r0, r3, #24
 800939a:	eb0b 0989 	add.w	r9, fp, r9, lsl #2
 800939e:	eb0b 0888 	add.w	r8, fp, r8, lsl #2
 80093a2:	eb0b 0c8c 	add.w	ip, fp, ip, lsl #2
 80093a6:	eb0b 0787 	add.w	r7, fp, r7, lsl #2
 80093aa:	f8d9 a200 	ldr.w	sl, [r9, #512]	; 0x200
 80093ae:	0e15      	lsrs	r5, r2, #24
 80093b0:	f8d8 9e00 	ldr.w	r9, [r8, #3584]	; 0xe00
 80093b4:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 80093b8:	f8dc 8200 	ldr.w	r8, [ip, #512]	; 0x200
 80093bc:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 80093c0:	f8d7 ce00 	ldr.w	ip, [r7, #3584]	; 0xe00
 80093c4:	b2df      	uxtb	r7, r3
 80093c6:	f8d0 0e00 	ldr.w	r0, [r0, #3584]	; 0xe00
 80093ca:	f8d4 4200 	ldr.w	r4, [r4, #512]	; 0x200
 80093ce:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 80093d2:	eb0b 0787 	add.w	r7, fp, r7, lsl #2
 80093d6:	f8d7 7200 	ldr.w	r7, [r7, #512]	; 0x200
 80093da:	f8d5 5e00 	ldr.w	r5, [r5, #3584]	; 0xe00
 80093de:	4044      	eors	r4, r0
 80093e0:	ea88 0c0c 	eor.w	ip, r8, ip
 80093e4:	6930      	ldr	r0, [r6, #16]
 80093e6:	ea8a 0a09 	eor.w	sl, sl, r9
 80093ea:	f8cd c018 	str.w	ip, [sp, #24]
 80093ee:	407d      	eors	r5, r7
 80093f0:	f3c1 2c07 	ubfx	ip, r1, #8, #8
 80093f4:	f3c2 2707 	ubfx	r7, r2, #8, #8
 80093f8:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80093fc:	ea84 0800 	eor.w	r8, r4, r0
 8009400:	eb0b 0c8c 	add.w	ip, fp, ip, lsl #2
 8009404:	eb0b 0787 	add.w	r7, fp, r7, lsl #2
 8009408:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800940c:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8009410:	9507      	str	r5, [sp, #28]
 8009412:	f3c2 4507 	ubfx	r5, r2, #16, #8
 8009416:	f8dc 2600 	ldr.w	r2, [ip, #1536]	; 0x600
 800941a:	f8d7 c600 	ldr.w	ip, [r7, #1536]	; 0x600
 800941e:	eb0b 0783 	add.w	r7, fp, r3, lsl #2
 8009422:	f3c9 2307 	ubfx	r3, r9, #8, #8
 8009426:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 800942a:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 800942e:	f8d3 4600 	ldr.w	r4, [r3, #1536]	; 0x600
 8009432:	ea88 0802 	eor.w	r8, r8, r2
 8009436:	f8d5 3a00 	ldr.w	r3, [r5, #2560]	; 0xa00
 800943a:	6972      	ldr	r2, [r6, #20]
 800943c:	f3c9 4907 	ubfx	r9, r9, #16, #8
 8009440:	eb0b 0989 	add.w	r9, fp, r9, lsl #2
 8009444:	f8d9 5a00 	ldr.w	r5, [r9, #2560]	; 0xa00
 8009448:	ea8a 0202 	eor.w	r2, sl, r2
 800944c:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 8009450:	f8dd a018 	ldr.w	sl, [sp, #24]
 8009454:	ea88 0903 	eor.w	r9, r8, r3
 8009458:	69b3      	ldr	r3, [r6, #24]
 800945a:	f8d0 0600 	ldr.w	r0, [r0, #1536]	; 0x600
 800945e:	ea82 020c 	eor.w	r2, r2, ip
 8009462:	ea8a 0c03 	eor.w	ip, sl, r3
 8009466:	ea8c 0c00 	eor.w	ip, ip, r0
 800946a:	69f3      	ldr	r3, [r6, #28]
 800946c:	f3c1 4107 	ubfx	r1, r1, #16, #8
 8009470:	9807      	ldr	r0, [sp, #28]
 8009472:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 8009476:	f8d1 1a00 	ldr.w	r1, [r1, #2560]	; 0xa00
 800947a:	ea80 0a03 	eor.w	sl, r0, r3
 800947e:	ea8a 0404 	eor.w	r4, sl, r4
 8009482:	ea84 0a01 	eor.w	sl, r4, r1
                ( (unsigned long) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
    }
    else /* AES_ENCRYPT */
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 8009486:	9904      	ldr	r1, [sp, #16]
        {
            AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 8009488:	f8d7 7a00 	ldr.w	r7, [r7, #2560]	; 0xa00
                ( (unsigned long) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
    }
    else /* AES_ENCRYPT */
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 800948c:	3901      	subs	r1, #1
        {
            AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
 800948e:	ea82 0707 	eor.w	r7, r2, r7
 8009492:	ea8c 0c05 	eor.w	ip, ip, r5
 8009496:	f106 0620 	add.w	r6, r6, #32
                ( (unsigned long) RSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) RSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
    }
    else /* AES_ENCRYPT */
    {
        for( i = (ctx->nr >> 1) - 1; i > 0; i-- )
 800949a:	9104      	str	r1, [sp, #16]
 800949c:	f47f aef0 	bne.w	8009280 <aes_crypt_ecb+0x598>
 80094a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80094a2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80094a4:	f102 6300 	add.w	r3, r2, #134217728	; 0x8000000
 80094a8:	3b01      	subs	r3, #1
 80094aa:	eb04 1443 	add.w	r4, r4, r3, lsl #5
 80094ae:	46b8      	mov	r8, r7
 80094b0:	9409      	str	r4, [sp, #36]	; 0x24
        {
            AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 80094b2:	ea4f 6318 	mov.w	r3, r8, lsr #24
 80094b6:	fa5f f589 	uxtb.w	r5, r9
 80094ba:	fa5f f48a 	uxtb.w	r4, sl
 80094be:	ea4f 621c 	mov.w	r2, ip, lsr #24
 80094c2:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 80094c6:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 80094ca:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 80094ce:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80094d2:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 80094d6:	f8d5 7200 	ldr.w	r7, [r5, #512]	; 0x200
 80094da:	f8d2 2e00 	ldr.w	r2, [r2, #3584]	; 0xe00
 80094de:	f8d4 5200 	ldr.w	r5, [r4, #512]	; 0x200
 80094e2:	9304      	str	r3, [sp, #16]
 80094e4:	ea4f 611a 	mov.w	r1, sl, lsr #24
 80094e8:	fa5f f088 	uxtb.w	r0, r8
 80094ec:	ea4f 6319 	mov.w	r3, r9, lsr #24
 80094f0:	406a      	eors	r2, r5
 80094f2:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
 80094f6:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 80094fa:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 80094fe:	f8d1 1e00 	ldr.w	r1, [r1, #3584]	; 0xe00
 8009502:	f8d0 0200 	ldr.w	r0, [r0, #512]	; 0x200
 8009506:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800950a:	9206      	str	r2, [sp, #24]
 800950c:	f3c8 2607 	ubfx	r6, r8, #8, #8
 8009510:	f3c8 4407 	ubfx	r4, r8, #16, #8
 8009514:	fa5f f28c 	uxtb.w	r2, ip
 8009518:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800951c:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8009520:	404f      	eors	r7, r1
 8009522:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8009526:	f8d8 1000 	ldr.w	r1, [r8]
 800952a:	ea80 0803 	eor.w	r8, r0, r3
 800952e:	9804      	ldr	r0, [sp, #16]
 8009530:	eb0b 0686 	add.w	r6, fp, r6, lsl #2
 8009534:	4042      	eors	r2, r0
 8009536:	f8d6 6600 	ldr.w	r6, [r6, #1536]	; 0x600
 800953a:	9204      	str	r2, [sp, #16]
 800953c:	f3cc 2007 	ubfx	r0, ip, #8, #8
 8009540:	f3c9 2207 	ubfx	r2, r9, #8, #8
 8009544:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8009548:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 800954c:	4079      	eors	r1, r7
 800954e:	f3c9 4307 	ubfx	r3, r9, #16, #8
 8009552:	f8d0 7600 	ldr.w	r7, [r0, #1536]	; 0x600
 8009556:	f8d2 9600 	ldr.w	r9, [r2, #1536]	; 0x600
 800955a:	f3ca 2007 	ubfx	r0, sl, #8, #8
 800955e:	f3cc 4207 	ubfx	r2, ip, #16, #8
 8009562:	4071      	eors	r1, r6
 8009564:	f3ca 4a07 	ubfx	sl, sl, #16, #8
 8009568:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800956a:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
 800956e:	eb0b 0a8a 	add.w	sl, fp, sl, lsl #2
 8009572:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8009576:	f8d0 5600 	ldr.w	r5, [r0, #1536]	; 0x600
 800957a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800957e:	f8d2 2a00 	ldr.w	r2, [r2, #2560]	; 0xa00
 8009582:	f8da 0a00 	ldr.w	r0, [sl, #2560]	; 0xa00
 8009586:	68f6      	ldr	r6, [r6, #12]
 8009588:	f8dd a018 	ldr.w	sl, [sp, #24]
 800958c:	4051      	eors	r1, r2
 800958e:	eb0b 0484 	add.w	r4, fp, r4, lsl #2
 8009592:	ea8a 0206 	eor.w	r2, sl, r6
 8009596:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800959a:	f8d4 4a00 	ldr.w	r4, [r4, #2560]	; 0xa00
 800959e:	ea88 0606 	eor.w	r6, r8, r6
 80095a2:	ea82 0209 	eor.w	r2, r2, r9
 80095a6:	4062      	eors	r2, r4
 80095a8:	4077      	eors	r7, r6
 80095aa:	f8dc 4008 	ldr.w	r4, [ip, #8]
 80095ae:	9e04      	ldr	r6, [sp, #16]
 80095b0:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 80095b4:	ea86 0c04 	eor.w	ip, r6, r4
 80095b8:	f8d3 3a00 	ldr.w	r3, [r3, #2560]	; 0xa00
 80095bc:	ea8c 0805 	eor.w	r8, ip, r5
 80095c0:	ea88 0303 	eor.w	r3, r8, r3

        X0 = *RK++ ^ \
 80095c4:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
        {
            AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );
 80095c8:	4078      	eors	r0, r7

        X0 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
 80095ca:	b2cc      	uxtb	r4, r1
 80095cc:	f81b 4004 	ldrb.w	r4, [fp, r4]
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
 80095d0:	fa5f fc80 	uxtb.w	ip, r0
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
 80095d4:	f8d8 5010 	ldr.w	r5, [r8, #16]
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
 80095d8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
 80095dc:	f81b 900c 	ldrb.w	r9, [fp, ip]

        X0 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );
 80095e0:	ea4f 6c12 	mov.w	ip, r2, lsr #24
 80095e4:	f81b 800c 	ldrb.w	r8, [fp, ip]
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
 80095e8:	4065      	eors	r5, r4
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
 80095ea:	f8da 4014 	ldr.w	r4, [sl, #20]
        }

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
 80095ee:	ea85 6808 	eor.w	r8, r5, r8, lsl #24
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
 80095f2:	b2df      	uxtb	r7, r3
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y3       ) & 0xFF ]       ) ^
 80095f4:	b2d6      	uxtb	r6, r2

        X1 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 80095f6:	ea4f 6c11 	mov.w	ip, r1, lsr #24
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
 80095fa:	ea89 0404 	eor.w	r4, r9, r4

        X3 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 24 ) & 0xFF ] << 24 );
 80095fe:	ea4f 6913 	mov.w	r9, r3, lsr #24
 8009602:	f81b a009 	ldrb.w	sl, [fp, r9]

        X1 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );
 8009606:	f81b c00c 	ldrb.w	ip, [fp, ip]

        X2 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
 800960a:	f81b 7007 	ldrb.w	r7, [fp, r7]
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y3       ) & 0xFF ]       ) ^
 800960e:	f81b 6006 	ldrb.w	r6, [fp, r6]
        }

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
 8009612:	f8cd 8010 	str.w	r8, [sp, #16]
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
 8009616:	9d09      	ldr	r5, [sp, #36]	; 0x24
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
 8009618:	ea84 640c 	eor.w	r4, r4, ip, lsl #24
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
 800961c:	f8d5 c018 	ldr.w	ip, [r5, #24]
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
 8009620:	f8d5 901c 	ldr.w	r9, [r5, #28]
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
 8009624:	ea87 070c 	eor.w	r7, r7, ip
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );
 8009628:	ea4f 6c10 	mov.w	ip, r0, lsr #24
 800962c:	f81b c00c 	ldrb.w	ip, [fp, ip]

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8009630:	f3c0 2807 	ubfx	r8, r0, #8, #8
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
 8009634:	ea87 670c 	eor.w	r7, r7, ip, lsl #24
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8009638:	f3c3 2c07 	ubfx	ip, r3, #8, #8
        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 800963c:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8009640:	f81b 3003 	ldrb.w	r3, [fp, r3]
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 8009644:	f3c0 4007 	ubfx	r0, r0, #16, #8
        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
 8009648:	9305      	str	r3, [sp, #20]
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 16 ) & 0xFF ] << 16 ) ^
 800964a:	f81b 3000 	ldrb.w	r3, [fp, r0]
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 800964e:	f3c2 2007 	ubfx	r0, r2, #8, #8
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
 8009652:	ea86 0609 	eor.w	r6, r6, r9
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 8009656:	f81b 0000 	ldrb.w	r0, [fp, r0]
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 800965a:	f3c1 2907 	ubfx	r9, r1, #8, #8
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 800965e:	f3c1 4107 	ubfx	r1, r1, #16, #8

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8009662:	f81b 8008 	ldrb.w	r8, [fp, r8]
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 8009666:	f81b c00c 	ldrb.w	ip, [fp, ip]
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y3       ) & 0xFF ]       ) ^
 800966a:	ea86 660a 	eor.w	r6, r6, sl, lsl #24
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 800966e:	f3c2 4207 	ubfx	r2, r2, #16, #8
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 8009672:	f81b a009 	ldrb.w	sl, [fp, r9]
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
 8009676:	f81b 9001 	ldrb.w	r9, [fp, r1]

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 800967a:	9904      	ldr	r1, [sp, #16]
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
 800967c:	f81b 2002 	ldrb.w	r2, [fp, r2]
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
 8009680:	ea87 2000 	eor.w	r0, r7, r0, lsl #8
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
 8009684:	9f05      	ldr	r7, [sp, #20]
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
 8009686:	ea81 2508 	eor.w	r5, r1, r8, lsl #8
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
 800968a:	ea84 240c 	eor.w	r4, r4, ip, lsl #8
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
                ( (unsigned long) FSb[ ( Y3       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y0 >>  8 ) & 0xFF ] <<  8 ) ^
 800968e:	ea86 260a 	eor.w	r6, r6, sl, lsl #8
            AES_FROUND( X0, X1, X2, X3, Y0, Y1, Y2, Y3 );
        }

        AES_FROUND( Y0, Y1, Y2, Y3, X0, X1, X2, X3 );

        X0 = *RK++ ^ \
 8009692:	ea85 4b07 	eor.w	fp, r5, r7, lsl #16
                ( (unsigned long) FSb[ ( Y0       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y1 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y2 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 24 ) & 0xFF ] << 24 );

        X1 = *RK++ ^ \
 8009696:	ea84 4202 	eor.w	r2, r4, r2, lsl #16
                ( (unsigned long) FSb[ ( Y1       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y2 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y3 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 24 ) & 0xFF ] << 24 );

        X2 = *RK++ ^ \
 800969a:	ea80 4009 	eor.w	r0, r0, r9, lsl #16
                ( (unsigned long) FSb[ ( Y2       ) & 0xFF ]       ) ^
                ( (unsigned long) FSb[ ( Y3 >>  8 ) & 0xFF ] <<  8 ) ^
                ( (unsigned long) FSb[ ( Y0 >> 16 ) & 0xFF ] << 16 ) ^
                ( (unsigned long) FSb[ ( Y1 >> 24 ) & 0xFF ] << 24 );

        X3 = *RK++ ^ \
 800969e:	ea86 4303 	eor.w	r3, r6, r3, lsl #16
 80096a2:	e5a8      	b.n	80091f6 <aes_crypt_ecb+0x50e>
 80096a4:	200009bc 	.word	0x200009bc

080096a8 <aes_crypt_cbc>:
                    int mode,
                    int length,
                    unsigned char iv[16],
                    unsigned char *input,
                    unsigned char *output )
{
 80096a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096ac:	b084      	sub	sp, #16
        if( padlock_xcryptcbc( ctx, mode, length, iv, input, output ) == 0 )
            return;
    }
#endif

    if( mode == AES_DECRYPT )
 80096ae:	468a      	mov	sl, r1
                    int mode,
                    int length,
                    unsigned char iv[16],
                    unsigned char *input,
                    unsigned char *output )
{
 80096b0:	4680      	mov	r8, r0
 80096b2:	4691      	mov	r9, r2
 80096b4:	461e      	mov	r6, r3
 80096b6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80096b8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
        if( padlock_xcryptcbc( ctx, mode, length, iv, input, output ) == 0 )
            return;
    }
#endif

    if( mode == AES_DECRYPT )
 80096ba:	2900      	cmp	r1, #0
 80096bc:	d139      	bne.n	8009732 <aes_crypt_cbc+0x8a>
    {
        while( length > 0 )
 80096be:	2a00      	cmp	r2, #0
 80096c0:	dd22      	ble.n	8009708 <aes_crypt_cbc+0x60>
        {
            memcpy( temp, input, 16 );
 80096c2:	6838      	ldr	r0, [r7, #0]
 80096c4:	6879      	ldr	r1, [r7, #4]
 80096c6:	68ba      	ldr	r2, [r7, #8]
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	466c      	mov	r4, sp
 80096cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
            aes_crypt_ecb( ctx, mode, input, output );
 80096ce:	2100      	movs	r1, #0
 80096d0:	4640      	mov	r0, r8
 80096d2:	463a      	mov	r2, r7
 80096d4:	462b      	mov	r3, r5
 80096d6:	f7ff fb07 	bl	8008ce8 <aes_crypt_ecb>

            for( i = 0; i < 16; i++ )
 80096da:	2100      	movs	r1, #0
                output[i] = (unsigned char)( output[i] ^ iv[i] );
 80096dc:	5c72      	ldrb	r2, [r6, r1]
 80096de:	5c6b      	ldrb	r3, [r5, r1]
 80096e0:	4053      	eors	r3, r2
 80096e2:	546b      	strb	r3, [r5, r1]
        while( length > 0 )
        {
            memcpy( temp, input, 16 );
            aes_crypt_ecb( ctx, mode, input, output );

            for( i = 0; i < 16; i++ )
 80096e4:	3101      	adds	r1, #1
 80096e6:	2910      	cmp	r1, #16
 80096e8:	d1f8      	bne.n	80096dc <aes_crypt_cbc+0x34>

            memcpy( iv, temp, 16 );

            input  += 16;
            output += 16;
            length -= 16;
 80096ea:	f1a9 0910 	sub.w	r9, r9, #16
            aes_crypt_ecb( ctx, mode, input, output );

            for( i = 0; i < 16; i++ )
                output[i] = (unsigned char)( output[i] ^ iv[i] );

            memcpy( iv, temp, 16 );
 80096ee:	466c      	mov	r4, sp
    }
#endif

    if( mode == AES_DECRYPT )
    {
        while( length > 0 )
 80096f0:	f1b9 0f00 	cmp.w	r9, #0
            aes_crypt_ecb( ctx, mode, input, output );

            for( i = 0; i < 16; i++ )
                output[i] = (unsigned char)( output[i] ^ iv[i] );

            memcpy( iv, temp, 16 );
 80096f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}

            input  += 16;
 80096f6:	f107 0710 	add.w	r7, r7, #16
            output += 16;
 80096fa:	f105 0510 	add.w	r5, r5, #16
            aes_crypt_ecb( ctx, mode, input, output );

            for( i = 0; i < 16; i++ )
                output[i] = (unsigned char)( output[i] ^ iv[i] );

            memcpy( iv, temp, 16 );
 80096fe:	6030      	str	r0, [r6, #0]
 8009700:	6071      	str	r1, [r6, #4]
 8009702:	60b2      	str	r2, [r6, #8]
 8009704:	60f3      	str	r3, [r6, #12]
    }
#endif

    if( mode == AES_DECRYPT )
    {
        while( length > 0 )
 8009706:	dcdc      	bgt.n	80096c2 <aes_crypt_cbc+0x1a>
            input  += 16;
            output += 16;
            length -= 16;
        }
    }
}
 8009708:	b004      	add	sp, #16
 800970a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        while( length > 0 )
        {
            for( i = 0; i < 16; i++ )
                output[i] = (unsigned char)( input[i] ^ iv[i] );

            aes_crypt_ecb( ctx, mode, output, output );
 800970e:	462a      	mov	r2, r5
 8009710:	462b      	mov	r3, r5
 8009712:	4640      	mov	r0, r8
 8009714:	4651      	mov	r1, sl
 8009716:	f7ff fae7 	bl	8008ce8 <aes_crypt_ecb>
            memcpy( iv, output, 16 );
 800971a:	6828      	ldr	r0, [r5, #0]
 800971c:	6869      	ldr	r1, [r5, #4]
 800971e:	68aa      	ldr	r2, [r5, #8]
 8009720:	68eb      	ldr	r3, [r5, #12]

            input  += 16;
            output += 16;
            length -= 16;
 8009722:	f1a9 0910 	sub.w	r9, r9, #16
                output[i] = (unsigned char)( input[i] ^ iv[i] );

            aes_crypt_ecb( ctx, mode, output, output );
            memcpy( iv, output, 16 );

            input  += 16;
 8009726:	3710      	adds	r7, #16
        {
            for( i = 0; i < 16; i++ )
                output[i] = (unsigned char)( input[i] ^ iv[i] );

            aes_crypt_ecb( ctx, mode, output, output );
            memcpy( iv, output, 16 );
 8009728:	6030      	str	r0, [r6, #0]
 800972a:	6071      	str	r1, [r6, #4]
 800972c:	60b2      	str	r2, [r6, #8]
 800972e:	60f3      	str	r3, [r6, #12]

            input  += 16;
            output += 16;
 8009730:	3510      	adds	r5, #16
            length -= 16;
        }
    }
    else
    {
        while( length > 0 )
 8009732:	f1b9 0f00 	cmp.w	r9, #0
 8009736:	dde7      	ble.n	8009708 <aes_crypt_cbc+0x60>
        while( length > 0 )
        {
            memcpy( temp, input, 16 );
            aes_crypt_ecb( ctx, mode, input, output );

            for( i = 0; i < 16; i++ )
 8009738:	2400      	movs	r4, #0
    else
    {
        while( length > 0 )
        {
            for( i = 0; i < 16; i++ )
                output[i] = (unsigned char)( input[i] ^ iv[i] );
 800973a:	5d32      	ldrb	r2, [r6, r4]
 800973c:	5d3b      	ldrb	r3, [r7, r4]
 800973e:	4053      	eors	r3, r2
 8009740:	552b      	strb	r3, [r5, r4]
    }
    else
    {
        while( length > 0 )
        {
            for( i = 0; i < 16; i++ )
 8009742:	3401      	adds	r4, #1
 8009744:	2c10      	cmp	r4, #16
 8009746:	d1f8      	bne.n	800973a <aes_crypt_cbc+0x92>
 8009748:	e7e1      	b.n	800970e <aes_crypt_cbc+0x66>
 800974a:	bf00      	nop

0800974c <aes_crypt_cfb128>:
                       int length,
                       int *iv_off,
                       unsigned char iv[16],
                       unsigned char *input,
                       unsigned char *output )
{
 800974c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009750:	ad08      	add	r5, sp, #32
 8009752:	469a      	mov	sl, r3
 8009754:	4681      	mov	r9, r0
    int c, n = *iv_off;
 8009756:	681c      	ldr	r4, [r3, #0]
                       int length,
                       int *iv_off,
                       unsigned char iv[16],
                       unsigned char *input,
                       unsigned char *output )
{
 8009758:	cde0      	ldmia	r5, {r5, r6, r7}
    int c, n = *iv_off;

    if( mode == AES_DECRYPT )
 800975a:	b1d1      	cbz	r1, 8009792 <aes_crypt_cfb128+0x46>
 800975c:	4690      	mov	r8, r2
            n = (n + 1) & 0x0F;
        }
    }
    else
    {
        while( length-- )
 800975e:	b16a      	cbz	r2, 800977c <aes_crypt_cfb128+0x30>
        {
            if( n == 0 )
 8009760:	b184      	cbz	r4, 8009784 <aes_crypt_cfb128+0x38>
                aes_crypt_ecb( ctx, AES_ENCRYPT, iv, iv );

            iv[n] = *output++ = (unsigned char)( iv[n] ^ *input++ );
 8009762:	5d29      	ldrb	r1, [r5, r4]
 8009764:	f816 3b01 	ldrb.w	r3, [r6], #1

            n = (n + 1) & 0x0F;
 8009768:	1c62      	adds	r2, r4, #1
        while( length-- )
        {
            if( n == 0 )
                aes_crypt_ecb( ctx, AES_ENCRYPT, iv, iv );

            iv[n] = *output++ = (unsigned char)( iv[n] ^ *input++ );
 800976a:	404b      	eors	r3, r1
            n = (n + 1) & 0x0F;
        }
    }
    else
    {
        while( length-- )
 800976c:	f1b8 0801 	subs.w	r8, r8, #1
        {
            if( n == 0 )
                aes_crypt_ecb( ctx, AES_ENCRYPT, iv, iv );

            iv[n] = *output++ = (unsigned char)( iv[n] ^ *input++ );
 8009770:	f807 3b01 	strb.w	r3, [r7], #1
 8009774:	552b      	strb	r3, [r5, r4]

            n = (n + 1) & 0x0F;
 8009776:	f002 040f 	and.w	r4, r2, #15
            n = (n + 1) & 0x0F;
        }
    }
    else
    {
        while( length-- )
 800977a:	d1f1      	bne.n	8009760 <aes_crypt_cfb128+0x14>

            n = (n + 1) & 0x0F;
        }
    }

    *iv_off = n;
 800977c:	f8ca 4000 	str.w	r4, [sl]
 8009780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else
    {
        while( length-- )
        {
            if( n == 0 )
                aes_crypt_ecb( ctx, AES_ENCRYPT, iv, iv );
 8009784:	4648      	mov	r0, r9
 8009786:	2101      	movs	r1, #1
 8009788:	462a      	mov	r2, r5
 800978a:	462b      	mov	r3, r5
 800978c:	f7ff faac 	bl	8008ce8 <aes_crypt_ecb>
 8009790:	e7e7      	b.n	8009762 <aes_crypt_cfb128+0x16>
{
    int c, n = *iv_off;

    if( mode == AES_DECRYPT )
    {
        while( length-- )
 8009792:	2a00      	cmp	r2, #0
 8009794:	d0f2      	beq.n	800977c <aes_crypt_cfb128+0x30>
 8009796:	4690      	mov	r8, r2
        {
            if( n == 0 )
 8009798:	b174      	cbz	r4, 80097b8 <aes_crypt_cfb128+0x6c>
                aes_crypt_ecb( ctx, AES_ENCRYPT, iv, iv );

            c = *input++;
            *output++ = (unsigned char)( c ^ iv[n] );
 800979a:	5d29      	ldrb	r1, [r5, r4]
        while( length-- )
        {
            if( n == 0 )
                aes_crypt_ecb( ctx, AES_ENCRYPT, iv, iv );

            c = *input++;
 800979c:	f816 3b01 	ldrb.w	r3, [r6], #1
            *output++ = (unsigned char)( c ^ iv[n] );
            iv[n] = (unsigned char) c;

            n = (n + 1) & 0x0F;
 80097a0:	1c62      	adds	r2, r4, #1
        {
            if( n == 0 )
                aes_crypt_ecb( ctx, AES_ENCRYPT, iv, iv );

            c = *input++;
            *output++ = (unsigned char)( c ^ iv[n] );
 80097a2:	4059      	eors	r1, r3
{
    int c, n = *iv_off;

    if( mode == AES_DECRYPT )
    {
        while( length-- )
 80097a4:	f1b8 0801 	subs.w	r8, r8, #1
        {
            if( n == 0 )
                aes_crypt_ecb( ctx, AES_ENCRYPT, iv, iv );

            c = *input++;
            *output++ = (unsigned char)( c ^ iv[n] );
 80097a8:	f807 1b01 	strb.w	r1, [r7], #1
            iv[n] = (unsigned char) c;
 80097ac:	552b      	strb	r3, [r5, r4]

            n = (n + 1) & 0x0F;
 80097ae:	f002 040f 	and.w	r4, r2, #15
{
    int c, n = *iv_off;

    if( mode == AES_DECRYPT )
    {
        while( length-- )
 80097b2:	d0e3      	beq.n	800977c <aes_crypt_cfb128+0x30>
        {
            if( n == 0 )
 80097b4:	2c00      	cmp	r4, #0
 80097b6:	d1f0      	bne.n	800979a <aes_crypt_cfb128+0x4e>
                aes_crypt_ecb( ctx, AES_ENCRYPT, iv, iv );
 80097b8:	4648      	mov	r0, r9
 80097ba:	2101      	movs	r1, #1
 80097bc:	462a      	mov	r2, r5
 80097be:	462b      	mov	r3, r5
 80097c0:	f7ff fa92 	bl	8008ce8 <aes_crypt_ecb>
 80097c4:	e7e9      	b.n	800979a <aes_crypt_cfb128+0x4e>
 80097c6:	bf00      	nop

080097c8 <ch>:


/* three SHA-1 inner functions */
const
uint32_t ch(uint32_t x, uint32_t y, uint32_t z){
	return ((x&y)^((~x)&z));
 80097c8:	ea22 0200 	bic.w	r2, r2, r0
 80097cc:	4008      	ands	r0, r1
}
 80097ce:	4050      	eors	r0, r2
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop

080097d4 <maj>:

const
uint32_t maj(uint32_t x, uint32_t y, uint32_t z){
	return ((x&y)^(x&z)^(y&z));
 80097d4:	ea82 0301 	eor.w	r3, r2, r1
 80097d8:	4018      	ands	r0, r3
 80097da:	4011      	ands	r1, r2
}
 80097dc:	4048      	eors	r0, r1
 80097de:	4770      	bx	lr

080097e0 <parity>:

const
uint32_t parity(uint32_t x, uint32_t y, uint32_t z){
	return ((x^y)^z);
 80097e0:	404a      	eors	r2, r1
}
 80097e2:	4050      	eors	r0, r2
 80097e4:	4770      	bx	lr
 80097e6:	bf00      	nop

080097e8 <sha1_init>:

/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
 80097e8:	b430      	push	{r4, r5}
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
	state->h[4] = 0xc3d2e1f0;
	state->length = 0;
 80097ea:	2200      	movs	r2, #0
 80097ec:	2300      	movs	r3, #0
 80097ee:	e9c0 2306 	strd	r2, r3, [r0, #24]
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 80097f2:	4d06      	ldr	r5, [pc, #24]	; (800980c <sha1_init+0x24>)
	state->h[1] = 0xefcdab89;
 80097f4:	4c06      	ldr	r4, [pc, #24]	; (8009810 <sha1_init+0x28>)
	state->h[2] = 0x98badcfe;
 80097f6:	4907      	ldr	r1, [pc, #28]	; (8009814 <sha1_init+0x2c>)
	state->h[3] = 0x10325476;
 80097f8:	4a07      	ldr	r2, [pc, #28]	; (8009818 <sha1_init+0x30>)
	state->h[4] = 0xc3d2e1f0;
 80097fa:	4b08      	ldr	r3, [pc, #32]	; (800981c <sha1_init+0x34>)
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 80097fc:	6005      	str	r5, [r0, #0]
	state->h[1] = 0xefcdab89;
 80097fe:	6044      	str	r4, [r0, #4]
	state->h[2] = 0x98badcfe;
 8009800:	6081      	str	r1, [r0, #8]
	state->h[3] = 0x10325476;
 8009802:	60c2      	str	r2, [r0, #12]
	state->h[4] = 0xc3d2e1f0;
 8009804:	6103      	str	r3, [r0, #16]
	state->length = 0;
}
 8009806:	bc30      	pop	{r4, r5}
 8009808:	4770      	bx	lr
 800980a:	bf00      	nop
 800980c:	67452301 	.word	0x67452301
 8009810:	efcdab89 	.word	0xefcdab89
 8009814:	98badcfe 	.word	0x98badcfe
 8009818:	10325476 	.word	0x10325476
 800981c:	c3d2e1f0 	.word	0xc3d2e1f0

08009820 <sha1_nextBlock>:

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 8009820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8009824:	4b50      	ldr	r3, [pc, #320]	; (8009968 <sha1_nextBlock+0x148>)

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 8009826:	b0a1      	sub	sp, #132	; 0x84
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
	uint32_t k[4]={	0x5a827999,
 8009828:	f103 0710 	add.w	r7, r3, #16
void sha1_nextBlock (sha1_ctx_t *state, const void* block){
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 800982c:	f10d 0e0c 	add.w	lr, sp, #12
	uint32_t k[4]={	0x5a827999,
 8009830:	ad07      	add	r5, sp, #28

#define MASK 0x0000000f

typedef const uint32_t (*pf_t)(uint32_t x, uint32_t y, uint32_t z);

void sha1_nextBlock (sha1_ctx_t *state, const void* block){
 8009832:	9001      	str	r0, [sp, #4]
 8009834:	460c      	mov	r4, r1
	uint32_t a[5];
	uint32_t w[16];
	uint32_t temp;
	uint8_t t,s,fi, fib;
	pf_t f[] = {ch,parity,maj,parity};
 8009836:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009838:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	uint32_t k[4]={	0x5a827999,
 800983c:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8009840:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8009844:	2300      	movs	r3, #0
 8009846:	a910      	add	r1, sp, #64	; 0x40
 8009848:	58e2      	ldr	r2, [r4, r3]
 800984a:	ba12      	rev	r2, r2
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
		w[t] = change_endian32(((uint32_t*)block)[t]);
 800984c:	50ca      	str	r2, [r1, r3]
 800984e:	3304      	adds	r3, #4
					0x6ed9eba1,
					0x8f1bbcdc,
					0xca62c1d6};

	/* load the w array (changing the endian and so) */
	for(t=0; t<16; ++t){
 8009850:	2b40      	cmp	r3, #64	; 0x40
 8009852:	d1f9      	bne.n	8009848 <sha1_nextBlock+0x28>
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8009854:	9c01      	ldr	r4, [sp, #4]
 8009856:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
 800985a:	6820      	ldr	r0, [r4, #0]
 800985c:	6861      	ldr	r1, [r4, #4]
 800985e:	68a2      	ldr	r2, [r4, #8]
 8009860:	68e3      	ldr	r3, [r4, #12]
 8009862:	464c      	mov	r4, r9
 8009864:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009866:	f8dd e004 	ldr.w	lr, [sp, #4]


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 800986a:	2500      	movs	r5, #0
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 800986c:	f8de 0010 	ldr.w	r0, [lr, #16]


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8009870:	46a8      	mov	r8, r5
		cli_hexdump(&(w[dbgi]) ,4);
	}
#endif

	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));
 8009872:	6020      	str	r0, [r4, #0]
 8009874:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8009876:	990d      	ldr	r1, [sp, #52]	; 0x34


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8009878:	462c      	mov	r4, r5
 800987a:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
 800987e:	e02b      	b.n	80098d8 <sha1_nextBlock+0xb8>
 8009880:	2c50      	cmp	r4, #80	; 0x50
 8009882:	d054      	beq.n	800992e <sha1_nextBlock+0x10e>
		s = t & MASK;
		if(t>=16){
 8009884:	2c0f      	cmp	r4, #15
 8009886:	d95d      	bls.n	8009944 <sha1_nextBlock+0x124>
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 8009888:	f103 0208 	add.w	r2, r3, #8
 800988c:	a820      	add	r0, sp, #128	; 0x80
 800988e:	f103 0e0d 	add.w	lr, r3, #13
 8009892:	f002 020f 	and.w	r2, r2, #15
 8009896:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800989a:	f00e 0e0f 	and.w	lr, lr, #15
 800989e:	f852 bc40 	ldr.w	fp, [r2, #-64]
 80098a2:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 80098a6:	aa20      	add	r2, sp, #128	; 0x80
 80098a8:	1c98      	adds	r0, r3, #2

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 80098aa:	f85e 6c40 	ldr.w	r6, [lr, #-64]
				 w[(s+ 2)&MASK] ^ w[s] ,1);
 80098ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80098b2:	f000 000f 	and.w	r0, r0, #15
 80098b6:	eb02 0080 	add.w	r0, r2, r0, lsl #2

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 80098ba:	f853 2c40 	ldr.w	r2, [r3, #-64]
 80098be:	f850 0c40 	ldr.w	r0, [r0, #-64]
 80098c2:	ea86 0b0b 	eor.w	fp, r6, fp
 80098c6:	ea8b 0b02 	eor.w	fp, fp, r2
 80098ca:	ea8b 0b00 	eor.w	fp, fp, r0

/********************************************************************************************************/
/* some helping functions */
static const
uint32_t rotl32(uint32_t n, uint8_t bits){
	return ((n<<bits) | (n>>(32-bits)));
 80098ce:	ea4f 72fb 	mov.w	r2, fp, ror #31

	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
		if(t>=16){
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
 80098d2:	f843 2c40 	str.w	r2, [r3, #-64]
 80098d6:	4693      	mov	fp, r2
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 80098d8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80098dc:	ab20      	add	r3, sp, #128	; 0x80
 80098de:	eb03 0688 	add.w	r6, r3, r8, lsl #2
 80098e2:	f856 3c74 	ldr.w	r3, [r6, #-116]
 80098e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80098e8:	4650      	mov	r0, sl
 80098ea:	4798      	blx	r3
 80098ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80098ee:	f856 2c64 	ldr.w	r2, [r6, #-100]
 80098f2:	eb03 67f7 	add.w	r7, r3, r7, ror #27
 80098f6:	4438      	add	r0, r7
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
 80098f8:	3501      	adds	r5, #1
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 80098fa:	1887      	adds	r7, r0, r2
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
 80098fc:	4649      	mov	r1, r9
 80098fe:	a80c      	add	r0, sp, #48	; 0x30
 8009900:	2210      	movs	r2, #16
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8009902:	3401      	adds	r4, #1
		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
 8009904:	b2ed      	uxtb	r5, r5
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
 8009906:	f003 f821 	bl	800c94c <memmove>
			w[s] = rotl32( w[(s+13)&MASK] ^ w[(s+8)&MASK] ^
				 w[(s+ 2)&MASK] ^ w[s] ,1);
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
 800990a:	445f      	add	r7, fp

/********************************************************************************************************/
/* some helping functions */
static const
uint32_t rotl32(uint32_t n, uint8_t bits){
	return ((n<<bits) | (n>>(32-bits)));
 800990c:	ea4f 01ba 	mov.w	r1, sl, ror #2
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8009910:	b2e4      	uxtb	r4, r4
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
 8009912:	2d14      	cmp	r5, #20
		}

		uint32_t dtemp;
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
 8009914:	970b      	str	r7, [sp, #44]	; 0x2c
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
 8009916:	910d      	str	r1, [sp, #52]	; 0x34
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
		s = t & MASK;
 8009918:	f004 030f 	and.w	r3, r4, #15
		temp = rotl32(a[0],5) + (dtemp=f[fi](a[1],a[2],a[3])) + a[4] + k[fi] + w[s];
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
 800991c:	d1b0      	bne.n	8009880 <sha1_nextBlock+0x60>
			fib=0;
			fi = (fi+1)%4;
 800991e:	f108 0801 	add.w	r8, r8, #1
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 8009922:	2c50      	cmp	r4, #80	; 0x50
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
			fi = (fi+1)%4;
 8009924:	f008 0803 	and.w	r8, r8, #3
		memmove(&(a[1]), &(a[0]), 4*sizeof(uint32_t)); /* e=d; d=c; c=b; b=a; */
		a[0] = temp;
		a[2] = rotl32(a[2],30); /* we might also do rotr32(c,2) */
		fib++;
		if(fib==20){
			fib=0;
 8009928:	f04f 0500 	mov.w	r5, #0
	/* load the state */
	memcpy(a, state->h, 5*sizeof(uint32_t));


	/* the fun stuff */
	for(fi=0,fib=0,t=0; t<=79; ++t){
 800992c:	d1aa      	bne.n	8009884 <sha1_nextBlock+0x64>
 800992e:	2300      	movs	r3, #0
		}
	}

	/* update the state */
	for(t=0; t<5; ++t){
		state->h[t] += a[t];
 8009930:	9c01      	ldr	r4, [sp, #4]
 8009932:	58e2      	ldr	r2, [r4, r3]
 8009934:	4417      	add	r7, r2
 8009936:	50e7      	str	r7, [r4, r3]
 8009938:	3304      	adds	r3, #4
			fi = (fi+1)%4;
		}
	}

	/* update the state */
	for(t=0; t<5; ++t){
 800993a:	2b14      	cmp	r3, #20
 800993c:	d008      	beq.n	8009950 <sha1_nextBlock+0x130>
 800993e:	f859 7003 	ldr.w	r7, [r9, r3]
 8009942:	e7f5      	b.n	8009930 <sha1_nextBlock+0x110>
 8009944:	a820      	add	r0, sp, #128	; 0x80
 8009946:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800994a:	f853 bc40 	ldr.w	fp, [r3, #-64]
 800994e:	e7c3      	b.n	80098d8 <sha1_nextBlock+0xb8>
		state->h[t] += a[t];
	}
	state->length += 512;
 8009950:	9c01      	ldr	r4, [sp, #4]
 8009952:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8009956:	f512 7200 	adds.w	r2, r2, #512	; 0x200
 800995a:	f143 0300 	adc.w	r3, r3, #0
 800995e:	e9c4 2306 	strd	r2, r3, [r4, #24]
}
 8009962:	b021      	add	sp, #132	; 0x84
 8009964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009968:	0800cfd4 	.word	0x0800cfd4

0800996c <sha1_lastBlock>:

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 800996c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 8009970:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
	state->length += 512;
}

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
 8009974:	b090      	sub	sp, #64	; 0x40
 8009976:	4690      	mov	r8, r2
 8009978:	4606      	mov	r6, r0
 800997a:	460c      	mov	r4, r1
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 800997c:	d35a      	bcc.n	8009a34 <sha1_lastBlock+0xc8>
 800997e:	f5a2 7700 	sub.w	r7, r2, #512	; 0x200
 8009982:	f3c7 2746 	ubfx	r7, r7, #9, #7
 8009986:	3701      	adds	r7, #1
 8009988:	eb01 1787 	add.w	r7, r1, r7, lsl #6
		sha1_nextBlock(state, block);
 800998c:	4621      	mov	r1, r4
 800998e:	4630      	mov	r0, r6
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 8009990:	3440      	adds	r4, #64	; 0x40
/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
 8009992:	f7ff ff45 	bl	8009820 <sha1_nextBlock>

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 8009996:	42bc      	cmp	r4, r7
 8009998:	d1f8      	bne.n	800998c <sha1_lastBlock+0x20>
 800999a:	f3c8 0808 	ubfx	r8, r8, #0, #9
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
	}
	state->length += length;
 800999e:	fa1f f288 	uxth.w	r2, r8
 80099a2:	2300      	movs	r3, #0
 80099a4:	e9d6 4506 	ldrd	r4, r5, [r6, #24]
 80099a8:	18a4      	adds	r4, r4, r2
 80099aa:	eb45 0503 	adc.w	r5, r5, r3
	memset(lb, 0, SHA1_BLOCK_BYTES);
 80099ae:	2100      	movs	r1, #0
 80099b0:	2240      	movs	r2, #64	; 0x40
	while(length>=SHA1_BLOCK_BITS){
		sha1_nextBlock(state, block);
		length -= SHA1_BLOCK_BITS;
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
	}
	state->length += length;
 80099b2:	e9c6 4506 	strd	r4, r5, [r6, #24]
	memset(lb, 0, SHA1_BLOCK_BYTES);
 80099b6:	4668      	mov	r0, sp
 80099b8:	f003 f82e 	bl	800ca18 <memset>
	memcpy (lb, block, (length+7)>>3);
 80099bc:	f108 0207 	add.w	r2, r8, #7
 80099c0:	4639      	mov	r1, r7
 80099c2:	10d2      	asrs	r2, r2, #3
 80099c4:	4668      	mov	r0, sp
 80099c6:	f002 fb27 	bl	800c018 <memcpy>

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);
 80099ca:	f008 0307 	and.w	r3, r8, #7
 80099ce:	2280      	movs	r2, #128	; 0x80
 80099d0:	411a      	asrs	r2, r3
 80099d2:	a910      	add	r1, sp, #64	; 0x40
 80099d4:	eb01 03d8 	add.w	r3, r1, r8, lsr #3
 80099d8:	f813 1c40 	ldrb.w	r1, [r3, #-64]

	if (length>512-64-1){ /* not enouth space for 64bit length value */
 80099dc:	f5b8 7fe0 	cmp.w	r8, #448	; 0x1c0
	state->length += length;
	memset(lb, 0, SHA1_BLOCK_BYTES);
	memcpy (lb, block, (length+7)>>3);

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);
 80099e0:	ea42 0201 	orr.w	r2, r2, r1
 80099e4:	f803 2c40 	strb.w	r2, [r3, #-64]

	if (length>512-64-1){ /* not enouth space for 64bit length value */
 80099e8:	d212      	bcs.n	8009a10 <sha1_lastBlock+0xa4>
 80099ea:	f106 0220 	add.w	r2, r6, #32
 80099ee:	f10d 0337 	add.w	r3, sp, #55	; 0x37
 80099f2:	f10d 003f 	add.w	r0, sp, #63	; 0x3f
	/* store the 64bit length value */
#if defined LITTLE_ENDIAN
	 	/* this is now rolled up */
	uint8_t i;
	for (i=0; i<8; ++i){
		lb[56+i] = ((uint8_t*)&(state->length))[7-i];
 80099f6:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 80099fa:	f803 1f01 	strb.w	r1, [r3, #1]!
	}
	/* store the 64bit length value */
#if defined LITTLE_ENDIAN
	 	/* this is now rolled up */
	uint8_t i;
	for (i=0; i<8; ++i){
 80099fe:	4283      	cmp	r3, r0
 8009a00:	d1f9      	bne.n	80099f6 <sha1_lastBlock+0x8a>
		lb[56+i] = ((uint8_t*)&(state->length))[7-i];
	}
#elif defined BIG_ENDIAN
	*((uint64_t)&(lb[56])) = state->length;
#endif
	sha1_nextBlock(state, lb);
 8009a02:	4630      	mov	r0, r6
 8009a04:	4669      	mov	r1, sp
 8009a06:	f7ff ff0b 	bl	8009820 <sha1_nextBlock>
}
 8009a0a:	b010      	add	sp, #64	; 0x40
 8009a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	/* set the final one bit */
	lb[length>>3] |= 0x80>>(length & 0x07);

	if (length>512-64-1){ /* not enouth space for 64bit length value */
		sha1_nextBlock(state, lb);
 8009a10:	4630      	mov	r0, r6
 8009a12:	4669      	mov	r1, sp
 8009a14:	f7ff ff04 	bl	8009820 <sha1_nextBlock>
		state->length -= 512;
 8009a18:	e9d6 2306 	ldrd	r2, r3, [r6, #24]
 8009a1c:	f5b2 7200 	subs.w	r2, r2, #512	; 0x200
 8009a20:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 8009a24:	e9c6 2306 	strd	r2, r3, [r6, #24]
		memset(lb, 0, SHA1_BLOCK_BYTES);
 8009a28:	4668      	mov	r0, sp
 8009a2a:	2100      	movs	r1, #0
 8009a2c:	2240      	movs	r2, #64	; 0x40
 8009a2e:	f002 fff3 	bl	800ca18 <memset>
 8009a32:	e7da      	b.n	80099ea <sha1_lastBlock+0x7e>

/********************************************************************************************************/

void sha1_lastBlock(sha1_ctx_t *state, const void* block, uint16_t length){
	uint8_t lb[SHA1_BLOCK_BYTES]; /* local block */
	while(length>=SHA1_BLOCK_BITS){
 8009a34:	460f      	mov	r7, r1
 8009a36:	e7b2      	b.n	800999e <sha1_lastBlock+0x32>

08009a38 <sha1_ctx2hash>:
	sha1_nextBlock(state, lb);
}

/********************************************************************************************************/

void sha1_ctx2hash (void *dest, sha1_ctx_t *state){
 8009a38:	2300      	movs	r3, #0
 8009a3a:	58ca      	ldr	r2, [r1, r3]
 8009a3c:	ba12      	rev	r2, r2
#if defined LITTLE_ENDIAN
	uint8_t i;
	for(i=0; i<5; ++i){
		((uint32_t*)dest)[i] = change_endian32(state->h[i]);
 8009a3e:	50c2      	str	r2, [r0, r3]
 8009a40:	3304      	adds	r3, #4
/********************************************************************************************************/

void sha1_ctx2hash (void *dest, sha1_ctx_t *state){
#if defined LITTLE_ENDIAN
	uint8_t i;
	for(i=0; i<5; ++i){
 8009a42:	2b14      	cmp	r3, #20
 8009a44:	d1f9      	bne.n	8009a3a <sha1_ctx2hash+0x2>
	if (dest != state->h)
		memcpy(dest, state->h, SHA1_HASH_BITS/8);
#else
# error unsupported endian type!
#endif
}
 8009a46:	4770      	bx	lr

08009a48 <sha1>:
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8009a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009a4c:	f422 73ff 	bic.w	r3, r2, #510	; 0x1fe
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8009a50:	4616      	mov	r6, r2
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 8009a52:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8009ac0 <sha1+0x78>
	state->h[1] = 0xefcdab89;
 8009a56:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8009ac4 <sha1+0x7c>
	state->h[2] = 0x98badcfe;
 8009a5a:	f8df c06c 	ldr.w	ip, [pc, #108]	; 8009ac8 <sha1+0x80>
	state->h[3] = 0x10325476;
 8009a5e:	f8df e06c 	ldr.w	lr, [pc, #108]	; 8009acc <sha1+0x84>
	state->h[4] = 0xc3d2e1f0;
 8009a62:	4a16      	ldr	r2, [pc, #88]	; (8009abc <sha1+0x74>)
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8009a64:	b088      	sub	sp, #32
	state->h[0] = 0x67452301;
	state->h[1] = 0xefcdab89;
	state->h[2] = 0x98badcfe;
	state->h[3] = 0x10325476;
	state->h[4] = 0xc3d2e1f0;
	state->length = 0;
 8009a66:	2400      	movs	r4, #0
 8009a68:	2500      	movs	r5, #0
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009a6a:	f023 0301 	bic.w	r3, r3, #1
/********************************************************************************************************/
/**
 *
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
 8009a6e:	4680      	mov	r8, r0
 8009a70:	460f      	mov	r7, r1
/**
 * \brief initialises given SHA-1 context
 *
 */
void sha1_init(sha1_ctx_t *state){
	state->h[0] = 0x67452301;
 8009a72:	f8cd a000 	str.w	sl, [sp]
	state->h[1] = 0xefcdab89;
 8009a76:	f8cd 9004 	str.w	r9, [sp, #4]
	state->h[2] = 0x98badcfe;
 8009a7a:	f8cd c008 	str.w	ip, [sp, #8]
	state->h[3] = 0x10325476;
 8009a7e:	f8cd e00c 	str.w	lr, [sp, #12]
	state->h[4] = 0xc3d2e1f0;
 8009a82:	9204      	str	r2, [sp, #16]
	state->length = 0;
 8009a84:	e9cd 4506 	strd	r4, r5, [sp, #24]
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009a88:	b163      	cbz	r3, 8009aa4 <sha1+0x5c>
		sha1_nextBlock(&s, msg);
 8009a8a:	4639      	mov	r1, r7
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
		length -= SHA1_BLOCK_BITS;
 8009a8c:	f5a6 7600 	sub.w	r6, r6, #512	; 0x200
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
		sha1_nextBlock(&s, msg);
 8009a90:	4668      	mov	r0, sp
 8009a92:	f7ff fec5 	bl	8009820 <sha1_nextBlock>
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009a96:	f426 73ff 	bic.w	r3, r6, #510	; 0x1fe
 8009a9a:	f023 0301 	bic.w	r3, r3, #1
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
 8009a9e:	3740      	adds	r7, #64	; 0x40
 *
 */
void sha1 (void *dest, const void* msg, uint32_t length){
	sha1_ctx_t s;
	sha1_init(&s);
	while(length & (~0x0001ff)){ /* length>=512 */
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d1f2      	bne.n	8009a8a <sha1+0x42>
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BITS/8; /* increment pointer to next block */
		length -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, length);
 8009aa4:	4639      	mov	r1, r7
 8009aa6:	b2b2      	uxth	r2, r6
 8009aa8:	4668      	mov	r0, sp
 8009aaa:	f7ff ff5f 	bl	800996c <sha1_lastBlock>
	sha1_ctx2hash(dest, &s);
 8009aae:	4640      	mov	r0, r8
 8009ab0:	4669      	mov	r1, sp
 8009ab2:	f7ff ffc1 	bl	8009a38 <sha1_ctx2hash>
}
 8009ab6:	b008      	add	sp, #32
 8009ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009abc:	c3d2e1f0 	.word	0xc3d2e1f0
 8009ac0:	67452301 	.word	0x67452301
 8009ac4:	efcdab89 	.word	0xefcdab89
 8009ac8:	98badcfe 	.word	0x98badcfe
 8009acc:	10325476 	.word	0x10325476

08009ad0 <hmac_sha1_init>:
#define OPAD 0x5C


#ifndef HMAC_SHORTONLY

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
 8009ad0:	b570      	push	{r4, r5, r6, lr}
 8009ad2:	b090      	sub	sp, #64	; 0x40
 8009ad4:	4614      	mov	r4, r2
 8009ad6:	4605      	mov	r5, r0
 8009ad8:	460e      	mov	r6, r1
	uint8_t buffer[SHA1_BLOCK_BYTES];
	uint8_t i;
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8009ada:	4668      	mov	r0, sp
 8009adc:	2100      	movs	r1, #0
 8009ade:	2240      	movs	r2, #64	; 0x40
 8009ae0:	f002 ff9a 	bl	800ca18 <memset>
	if (keylength_b > SHA1_BLOCK_BITS){
 8009ae4:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8009ae8:	d926      	bls.n	8009b38 <hmac_sha1_init+0x68>
		sha1((void*)buffer, key, keylength_b);
 8009aea:	4631      	mov	r1, r6
 8009aec:	4622      	mov	r2, r4
 8009aee:	4668      	mov	r0, sp
 8009af0:	f7ff ffaa 	bl	8009a48 <sha1>
 8009af4:	ac10      	add	r4, sp, #64	; 0x40
#define OPAD 0x5C


#ifndef HMAC_SHORTONLY

void hmac_sha1_init(hmac_sha1_ctx_t *s, const void* key, uint16_t keylength_b){
 8009af6:	466b      	mov	r3, sp
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
 8009af8:	781a      	ldrb	r2, [r3, #0]
 8009afa:	f082 0236 	eor.w	r2, r2, #54	; 0x36
 8009afe:	f803 2b01 	strb.w	r2, [r3], #1
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8009b02:	42a3      	cmp	r3, r4
 8009b04:	d1f8      	bne.n	8009af8 <hmac_sha1_init+0x28>
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
 8009b06:	4628      	mov	r0, r5
 8009b08:	f7ff fe6e 	bl	80097e8 <sha1_init>
	sha1_nextBlock(&(s->a), buffer);
 8009b0c:	4628      	mov	r0, r5
 8009b0e:	4669      	mov	r1, sp
 8009b10:	f7ff fe86 	bl	8009820 <sha1_nextBlock>
 8009b14:	466b      	mov	r3, sp
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD^OPAD;
 8009b16:	781a      	ldrb	r2, [r3, #0]
 8009b18:	f082 026a 	eor.w	r2, r2, #106	; 0x6a
 8009b1c:	f803 2b01 	strb.w	r2, [r3], #1
		buffer[i] ^= IPAD;
	}
	sha1_init(&(s->a));
	sha1_nextBlock(&(s->a), buffer);
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8009b20:	42a3      	cmp	r3, r4
 8009b22:	d1f8      	bne.n	8009b16 <hmac_sha1_init+0x46>
		buffer[i] ^= IPAD^OPAD;
	}
	sha1_init(&(s->b));
 8009b24:	3520      	adds	r5, #32
 8009b26:	4628      	mov	r0, r5
 8009b28:	f7ff fe5e 	bl	80097e8 <sha1_init>
	sha1_nextBlock(&(s->b), buffer);
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	4669      	mov	r1, sp
 8009b30:	f7ff fe76 	bl	8009820 <sha1_nextBlock>
	
	
#if defined SECURE_WIPE_BUFFER
	memset(buffer, 0, SHA1_BLOCK_BYTES);
#endif
}
 8009b34:	b010      	add	sp, #64	; 0x40
 8009b36:	bd70      	pop	{r4, r5, r6, pc}
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
	if (keylength_b > SHA1_BLOCK_BITS){
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
 8009b38:	1de2      	adds	r2, r4, #7
 8009b3a:	08d2      	lsrs	r2, r2, #3
 8009b3c:	4631      	mov	r1, r6
 8009b3e:	4668      	mov	r0, sp
 8009b40:	f002 fa6a 	bl	800c018 <memcpy>
 8009b44:	e7d6      	b.n	8009af4 <hmac_sha1_init+0x24>
 8009b46:	bf00      	nop

08009b48 <hmac_sha1_nextBlock>:
	memset(buffer, 0, SHA1_BLOCK_BYTES);
#endif
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
 8009b48:	f7ff be6a 	b.w	8009820 <sha1_nextBlock>

08009b4c <hmac_sha1_lastBlock>:
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 8009b4c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
}

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
 8009b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b52:	4617      	mov	r7, r2
 8009b54:	4605      	mov	r5, r0
 8009b56:	460c      	mov	r4, r1
	while(length_b>=SHA1_BLOCK_BITS){
 8009b58:	bf38      	it	cc
 8009b5a:	460e      	movcc	r6, r1
 8009b5c:	d30f      	bcc.n	8009b7e <hmac_sha1_lastBlock+0x32>
 8009b5e:	f5a2 7600 	sub.w	r6, r2, #512	; 0x200
 8009b62:	f3c6 2646 	ubfx	r6, r6, #9, #7
 8009b66:	3601      	adds	r6, #1
 8009b68:	eb01 1686 	add.w	r6, r1, r6, lsl #6
		sha1_nextBlock(&(s->a), block);
 8009b6c:	4621      	mov	r1, r4
 8009b6e:	4628      	mov	r0, r5
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
 8009b70:	3440      	adds	r4, #64	; 0x40
void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
 8009b72:	f7ff fe55 	bl	8009820 <sha1_nextBlock>

void hmac_sha1_nextBlock(hmac_sha1_ctx_t *s, const void* block){
	sha1_nextBlock(&(s->a), block);
}
void hmac_sha1_lastBlock(hmac_sha1_ctx_t *s, const void* block, uint16_t length_b){
	while(length_b>=SHA1_BLOCK_BITS){
 8009b76:	42b4      	cmp	r4, r6
 8009b78:	d1f8      	bne.n	8009b6c <hmac_sha1_lastBlock+0x20>
 8009b7a:	f3c7 0708 	ubfx	r7, r7, #0, #9
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
 8009b7e:	4628      	mov	r0, r5
 8009b80:	4631      	mov	r1, r6
 8009b82:	463a      	mov	r2, r7
}
 8009b84:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	while(length_b>=SHA1_BLOCK_BITS){
		sha1_nextBlock(&(s->a), block);
		block = (uint8_t*)block + SHA1_BLOCK_BYTES;
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
 8009b88:	f7ff bef0 	b.w	800996c <sha1_lastBlock>

08009b8c <hmac_sha1_final>:
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
 8009b8c:	b538      	push	{r3, r4, r5, lr}
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
 8009b8e:	f101 0420 	add.w	r4, r1, #32
		length_b -= SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&(s->a), block, length_b);
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
 8009b92:	4605      	mov	r5, r0
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
 8009b94:	f7ff ff50 	bl	8009a38 <sha1_ctx2hash>
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
 8009b98:	4620      	mov	r0, r4
 8009b9a:	4629      	mov	r1, r5
 8009b9c:	22a0      	movs	r2, #160	; 0xa0
 8009b9e:	f7ff fee5 	bl	800996c <sha1_lastBlock>
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->b));
 8009ba2:	4628      	mov	r0, r5
 8009ba4:	4621      	mov	r1, r4
}
 8009ba6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
}

void hmac_sha1_final(void* dest, hmac_sha1_ctx_t *s){
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->a));
	sha1_lastBlock(&(s->b), dest, SHA1_HASH_BITS);
	sha1_ctx2hash((sha1_hash_t*)dest, &(s->b));
 8009baa:	f7ff bf45 	b.w	8009a38 <sha1_ctx2hash>
 8009bae:	bf00      	nop

08009bb0 <hmac_sha1>:

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 8009bb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bb4:	b099      	sub	sp, #100	; 0x64
 8009bb6:	4614      	mov	r4, r2
 8009bb8:	4607      	mov	r7, r0
 8009bba:	460d      	mov	r5, r1
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8009bbc:	a808      	add	r0, sp, #32
 8009bbe:	2100      	movs	r1, #0
 8009bc0:	2240      	movs	r2, #64	; 0x40

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 8009bc2:	4699      	mov	r9, r3
 8009bc4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
	sha1_ctx_t s;
	uint8_t i;
	uint8_t buffer[SHA1_BLOCK_BYTES];
	
	memset(buffer, 0, SHA1_BLOCK_BYTES);
 8009bc8:	f002 ff26 	bl	800ca18 <memset>
	
	/* if key is larger than a block we have to hash it*/
	if (keylength_b > SHA1_BLOCK_BITS){
 8009bcc:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8009bd0:	d951      	bls.n	8009c76 <hmac_sha1+0xc6>
		sha1((void*)buffer, key, keylength_b);
 8009bd2:	4629      	mov	r1, r5
 8009bd4:	4622      	mov	r2, r4
 8009bd6:	a808      	add	r0, sp, #32
 8009bd8:	f7ff ff36 	bl	8009a48 <sha1>
 8009bdc:	ad18      	add	r5, sp, #96	; 0x60

/*
 * keylength in bits!
 * message length in bits!
 */
void hmac_sha1(void* dest, const void* key, uint16_t keylength_b, const void* msg, uint32_t msglength_b){ /* a one-shot*/
 8009bde:	ac08      	add	r4, sp, #32
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
 8009be0:	7826      	ldrb	r6, [r4, #0]
 8009be2:	f086 0636 	eor.w	r6, r6, #54	; 0x36
 8009be6:	f804 6b01 	strb.w	r6, [r4], #1
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
	}
	
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8009bea:	42ac      	cmp	r4, r5
 8009bec:	d1f8      	bne.n	8009be0 <hmac_sha1+0x30>
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
 8009bee:	4668      	mov	r0, sp
 8009bf0:	f7ff fdfa 	bl	80097e8 <sha1_init>
	sha1_nextBlock(&s, buffer);
 8009bf4:	4668      	mov	r0, sp
 8009bf6:	a908      	add	r1, sp, #32
 8009bf8:	f7ff fe12 	bl	8009820 <sha1_nextBlock>
	while (msglength_b >= SHA1_BLOCK_BITS){
 8009bfc:	f5b8 7f00 	cmp.w	r8, #512	; 0x200
 8009c00:	d314      	bcc.n	8009c2c <hmac_sha1+0x7c>
 8009c02:	4646      	mov	r6, r8
 8009c04:	464c      	mov	r4, r9
		sha1_nextBlock(&s, msg);
 8009c06:	4621      	mov	r1, r4
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
 8009c08:	f5a6 7600 	sub.w	r6, r6, #512	; 0x200
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
		sha1_nextBlock(&s, msg);
 8009c0c:	4668      	mov	r0, sp
 8009c0e:	f7ff fe07 	bl	8009820 <sha1_nextBlock>
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 8009c12:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
 8009c16:	f104 0440 	add.w	r4, r4, #64	; 0x40
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD;
	}
	sha1_init(&s);
	sha1_nextBlock(&s, buffer);
	while (msglength_b >= SHA1_BLOCK_BITS){
 8009c1a:	d2f4      	bcs.n	8009c06 <hmac_sha1+0x56>
 8009c1c:	f5a8 7300 	sub.w	r3, r8, #512	; 0x200
 8009c20:	0a5b      	lsrs	r3, r3, #9
 8009c22:	3301      	adds	r3, #1
 8009c24:	eb09 1983 	add.w	r9, r9, r3, lsl #6
 8009c28:	f3c8 0808 	ubfx	r8, r8, #0, #9
		sha1_nextBlock(&s, msg);
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
 8009c2c:	4649      	mov	r1, r9
 8009c2e:	fa1f f288 	uxth.w	r2, r8
 8009c32:	4668      	mov	r0, sp
 8009c34:	f7ff fe9a 	bl	800996c <sha1_lastBlock>
 8009c38:	ab08      	add	r3, sp, #32
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
		buffer[i] ^= IPAD ^ OPAD;
 8009c3a:	781a      	ldrb	r2, [r3, #0]
 8009c3c:	f082 026a 	eor.w	r2, r2, #106	; 0x6a
 8009c40:	f803 2b01 	strb.w	r2, [r3], #1
		msg = (uint8_t*)msg + SHA1_BLOCK_BYTES;
		msglength_b -=  SHA1_BLOCK_BITS;
	}
	sha1_lastBlock(&s, msg, msglength_b);
	/* since buffer still contains key xor ipad we can do ... */
	for (i=0; i<SHA1_BLOCK_BYTES; ++i){
 8009c44:	42ab      	cmp	r3, r5
 8009c46:	d1f8      	bne.n	8009c3a <hmac_sha1+0x8a>
		buffer[i] ^= IPAD ^ OPAD;
	}
	sha1_ctx2hash(dest, &s); /* save inner hash temporary to dest */
 8009c48:	4669      	mov	r1, sp
 8009c4a:	4638      	mov	r0, r7
 8009c4c:	f7ff fef4 	bl	8009a38 <sha1_ctx2hash>
	sha1_init(&s);
 8009c50:	4668      	mov	r0, sp
 8009c52:	f7ff fdc9 	bl	80097e8 <sha1_init>
	sha1_nextBlock(&s, buffer);
 8009c56:	4668      	mov	r0, sp
 8009c58:	a908      	add	r1, sp, #32
 8009c5a:	f7ff fde1 	bl	8009820 <sha1_nextBlock>
	sha1_lastBlock(&s, dest, SHA1_HASH_BITS);
 8009c5e:	4668      	mov	r0, sp
 8009c60:	4639      	mov	r1, r7
 8009c62:	22a0      	movs	r2, #160	; 0xa0
 8009c64:	f7ff fe82 	bl	800996c <sha1_lastBlock>
	sha1_ctx2hash(dest, &s);
 8009c68:	4638      	mov	r0, r7
 8009c6a:	4669      	mov	r1, sp
 8009c6c:	f7ff fee4 	bl	8009a38 <sha1_ctx2hash>
}
 8009c70:	b019      	add	sp, #100	; 0x64
 8009c72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	
	/* if key is larger than a block we have to hash it*/
	if (keylength_b > SHA1_BLOCK_BITS){
		sha1((void*)buffer, key, keylength_b);
	} else {
		memcpy(buffer, key, (keylength_b+7)/8);
 8009c76:	1de2      	adds	r2, r4, #7
 8009c78:	08d2      	lsrs	r2, r2, #3
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	a808      	add	r0, sp, #32
 8009c7e:	f002 f9cb 	bl	800c018 <memcpy>
 8009c82:	e7ab      	b.n	8009bdc <hmac_sha1+0x2c>

08009c84 <endian_swap>:
						      TOTP_SLOT13_OFFSET,TOTP_SLOT14_OFFSET,TOTP_SLOT15_OFFSET};

uint8_t page_buffer[SLOT_PAGE_SIZE];

uint64_t endian_swap (uint64_t x)
{
 8009c84:	ba0a      	rev	r2, r1
 8009c86:	ba03      	rev	r3, r0
	((x << 8) & 0x000000FF00000000) |
	((x >> 8) & 0x00000000FF000000) |
	((x >> 24) & 0x0000000000FF0000) |
	((x >> 40) & 0x000000000000FF00) | (x << 56);
	return x;
}
 8009c88:	4619      	mov	r1, r3
 8009c8a:	4610      	mov	r0, r2
 8009c8c:	4770      	bx	lr
 8009c8e:	bf00      	nop

08009c90 <dynamic_truncate>:

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
 8009c90:	7cc2      	ldrb	r2, [r0, #19]
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 8009c92:	f002 020f 	and.w	r2, r2, #15
	| (hmac_result[offset + 1] & 0xff) << 16
 8009c96:	1883      	adds	r3, r0, r2
 8009c98:	7859      	ldrb	r1, [r3, #1]

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 8009c9a:	5c80      	ldrb	r0, [r0, r2]
	| (hmac_result[offset + 1] & 0xff) << 16
 8009c9c:	0409      	lsls	r1, r1, #16

uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
 8009c9e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	| (hmac_result[offset + 1] & 0xff) << 16
	| (hmac_result[offset + 2] & 0xff) << 8
	| (hmac_result[offset + 3] & 0xff);
 8009ca2:	78da      	ldrb	r2, [r3, #3]
uint32_t dynamic_truncate (uint8_t * hmac_result)
{

	uint8_t offset = hmac_result[19] & 0xf;
	uint32_t bin_code = (hmac_result[offset] & 0x7f) << 24
	| (hmac_result[offset + 1] & 0xff) << 16
 8009ca4:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
	| (hmac_result[offset + 2] & 0xff) << 8
 8009ca8:	7898      	ldrb	r0, [r3, #2]
 8009caa:	ea41 0302 	orr.w	r3, r1, r2
	| (hmac_result[offset + 3] & 0xff);

	return bin_code;
}
 8009cae:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8009cb2:	4770      	bx	lr

08009cb4 <crc>:
extern uint8_t HID_GetReport_Value[32+1];

uint32_t crc(uint32_t time){

  int i,j;
  uint32_t value = time << 8;
 8009cb4:	0200      	lsls	r0, r0, #8
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	2218      	movs	r2, #24
  uint32_t crc;

  for(i=0; i<24; i++){
        if (value & 0x80000000)
 8009cba:	2b00      	cmp	r3, #0
            value = (value) ^ 0x98800000; // Polynomial used in STM32
 8009cbc:	bfbc      	itt	lt
 8009cbe:	f083 4318 	eorlt.w	r3, r3, #2550136832	; 0x98000000
 8009cc2:	f483 0300 	eorlt.w	r3, r3, #8388608	; 0x800000

  int i,j;
  uint32_t value = time << 8;
  uint32_t crc;

  for(i=0; i<24; i++){
 8009cc6:	3a01      	subs	r2, #1
        if (value & 0x80000000)
            value = (value) ^ 0x98800000; // Polynomial used in STM32

  value = value << 1;
 8009cc8:	ea4f 0343 	mov.w	r3, r3, lsl #1

  int i,j;
  uint32_t value = time << 8;
  uint32_t crc;

  for(i=0; i<24; i++){
 8009ccc:	d1f5      	bne.n	8009cba <crc+0x6>
  }

  time = (time<<8) + (value>>24);

  return time;
}
 8009cce:	eb00 6013 	add.w	r0, r0, r3, lsr #24
 8009cd2:	4770      	bx	lr

08009cd4 <write_data_to_flash>:

void write_data_to_flash(uint8_t *data,uint16_t len,uint32_t addr){
 8009cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009cd8:	460f      	mov	r7, r1
  time = (time<<8) + (value>>24);

  return time;
}

void write_data_to_flash(uint8_t *data,uint16_t len,uint32_t addr){
 8009cda:	4605      	mov	r5, r0
 8009cdc:	4690      	mov	r8, r2
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009cde:	b171      	cbz	r1, 8009cfe <write_data_to_flash+0x2a>
 8009ce0:	2400      	movs	r4, #0
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8009ce2:	192b      	adds	r3, r5, r4
 8009ce4:	785e      	ldrb	r6, [r3, #1]
 8009ce6:	5d2b      	ldrb	r3, [r5, r4]
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009ce8:	eb04 0008 	add.w	r0, r4, r8
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
		uint16_t halfword=(data[i])+(data[i+1]<<8);
 8009cec:	eb03 2106 	add.w	r1, r3, r6, lsl #8
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009cf0:	3402      	adds	r4, #2
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009cf2:	b289      	uxth	r1, r1
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009cf4:	b2a4      	uxth	r4, r4
		uint16_t halfword=(data[i])+(data[i+1]<<8);
		FLASH_ProgramHalfWord(addr+i, halfword);
 8009cf6:	f7fa fead 	bl	8004a54 <FLASH_ProgramHalfWord>
	
	//	for (i = 0; i < len; i++){	
	//	FLASH_ProgramHalfWord(addr+(i*2), data[i]);
	//	}
	
	for (i = 0; i < len; i+=2){	
 8009cfa:	42a7      	cmp	r7, r4
 8009cfc:	d8f1      	bhi.n	8009ce2 <write_data_to_flash+0xe>
 8009cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d02:	bf00      	nop

08009d04 <get_hotp_value>:
counter - HOTP/TOTP counter value
secret - pointer to secret stored in memory
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
 8009d04:	b570      	push	{r4, r5, r6, lr}
 8009d06:	b08a      	sub	sp, #40	; 0x28
 8009d08:	4614      	mov	r4, r2
 8009d0a:	461e      	mov	r6, r3
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
 8009d0c:	f7ff ffba 	bl	8009c84 <endian_swap>
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 8009d10:	2540      	movs	r5, #64	; 0x40
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
 8009d12:	e9cd 0102 	strd	r0, r1, [sp, #8]
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 8009d16:	00f2      	lsls	r2, r6, #3
 8009d18:	4621      	mov	r1, r4
 8009d1a:	a805      	add	r0, sp, #20
counter - HOTP/TOTP counter value
secret - pointer to secret stored in memory
secret_length - length of the secret
len - length of the truncated result, 6 or 8
*/
uint32_t get_hotp_value(uint64_t counter,uint8_t * secret,uint8_t secret_length,uint8_t len){
 8009d1c:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
 8009d20:	ab02      	add	r3, sp, #8
 8009d22:	9500      	str	r5, [sp, #0]
 8009d24:	f7ff ff44 	bl	8009bb0 <hmac_sha1>
	uint32_t hotp_result = dynamic_truncate (hmac_result);
 8009d28:	a805      	add	r0, sp, #20
 8009d2a:	f7ff ffb1 	bl	8009c90 <dynamic_truncate>
	if (len==6)
 8009d2e:	2c06      	cmp	r4, #6
 8009d30:	d011      	beq.n	8009d56 <get_hotp_value+0x52>
	hotp_result = hotp_result % 1000000;
	else if (len==8)
 8009d32:	2c08      	cmp	r4, #8
 8009d34:	d002      	beq.n	8009d3c <get_hotp_value+0x38>
	hotp_result = hotp_result % 100000000;
	else return 0;
 8009d36:	2000      	movs	r0, #0
	StartBlinkingOATHLED(2);
	return hotp_result;
}
 8009d38:	b00a      	add	sp, #40	; 0x28
 8009d3a:	bd70      	pop	{r4, r5, r6, pc}
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
	uint32_t hotp_result = dynamic_truncate (hmac_result);
	if (len==6)
	hotp_result = hotp_result % 1000000;
	else if (len==8)
	hotp_result = hotp_result % 100000000;
 8009d3c:	4c0a      	ldr	r4, [pc, #40]	; (8009d68 <get_hotp_value+0x64>)
 8009d3e:	4b0b      	ldr	r3, [pc, #44]	; (8009d6c <get_hotp_value+0x68>)
 8009d40:	fba4 2400 	umull	r2, r4, r4, r0
 8009d44:	0e64      	lsrs	r4, r4, #25
 8009d46:	fb03 0414 	mls	r4, r3, r4, r0
	else return 0;
	StartBlinkingOATHLED(2);
 8009d4a:	2002      	movs	r0, #2
 8009d4c:	f7f6 fb5a 	bl	8000404 <StartBlinkingOATHLED>
	return hotp_result;
 8009d50:	4620      	mov	r0, r4
}
 8009d52:	b00a      	add	sp, #40	; 0x28
 8009d54:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t hmac_result[20];
	uint64_t c = endian_swap(counter);
	hmac_sha1 (hmac_result, secret, secret_length*8, &c, 64);
	uint32_t hotp_result = dynamic_truncate (hmac_result);
	if (len==6)
	hotp_result = hotp_result % 1000000;
 8009d56:	4c06      	ldr	r4, [pc, #24]	; (8009d70 <get_hotp_value+0x6c>)
 8009d58:	4b06      	ldr	r3, [pc, #24]	; (8009d74 <get_hotp_value+0x70>)
 8009d5a:	fba4 2400 	umull	r2, r4, r4, r0
 8009d5e:	0ca4      	lsrs	r4, r4, #18
 8009d60:	fb03 0414 	mls	r4, r3, r4, r0
 8009d64:	e7f1      	b.n	8009d4a <get_hotp_value+0x46>
 8009d66:	bf00      	nop
 8009d68:	55e63b89 	.word	0x55e63b89
 8009d6c:	05f5e100 	.word	0x05f5e100
 8009d70:	431bde83 	.word	0x431bde83
 8009d74:	000f4240 	.word	0x000f4240

08009d78 <get_counter_value>:
}

/*Get the HOTP counter stored in flash
addr - counter page address
*/
uint64_t get_counter_value(uint32_t addr){
 8009d78:	b410      	push	{r4}
 8009d7a:	1dc3      	adds	r3, r0, #7
 8009d7c:	f200 34ff 	addw	r4, r0, #1023	; 0x3ff
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009d80:	c803      	ldmia	r0, {r0, r1}
 8009d82:	e004      	b.n	8009d8e <get_counter_value+0x16>
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 8009d84:	3001      	adds	r0, #1
 8009d86:	f141 0100 	adc.w	r1, r1, #0

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 8009d8a:	42a3      	cmp	r3, r4
 8009d8c:	d003      	beq.n	8009d96 <get_counter_value+0x1e>
		if (*ptr==0xff)
 8009d8e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8009d92:	2aff      	cmp	r2, #255	; 0xff
 8009d94:	d1f6      	bne.n	8009d84 <get_counter_value+0xc>
		counter++;
		i++;
	}

	return counter;
}
 8009d96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <get_time_value>:

uint32_t get_time_value(){
 8009d9c:	b538      	push	{r3, r4, r5, lr}
	//uint64_t time = *((uint64_t *)TIME_ADDRESS);
	//return time;
	int i, flag =0;
	uint32_t time=0;
        
	if(getu32(TIME_ADDRESS) == 0xffffffff)
 8009d9e:	481a      	ldr	r0, [pc, #104]	; (8009e08 <get_time_value+0x6c>)
 8009da0:	f7f6 fc64 	bl	800066c <getu32>
 8009da4:	1c42      	adds	r2, r0, #1
 8009da6:	d029      	beq.n	8009dfc <get_time_value+0x60>
 8009da8:	4c18      	ldr	r4, [pc, #96]	; (8009e0c <get_time_value+0x70>)
 8009daa:	2501      	movs	r5, #1
 8009dac:	e002      	b.n	8009db4 <get_time_value+0x18>
		return 0xffffffff;

	for (i=1;i<32;i++){
 8009dae:	3501      	adds	r5, #1
 8009db0:	2d20      	cmp	r5, #32
 8009db2:	d024      	beq.n	8009dfe <get_time_value+0x62>
                if(getu32(TIME_ADDRESS + TIME_OFFSET*i) == 0xffffffff) {
 8009db4:	4620      	mov	r0, r4
 8009db6:	f7f6 fc59 	bl	800066c <getu32>
 8009dba:	1c43      	adds	r3, r0, #1
 8009dbc:	f104 0404 	add.w	r4, r4, #4
 8009dc0:	d1f5      	bne.n	8009dae <get_time_value+0x12>
                        time = getu32(TIME_ADDRESS+TIME_OFFSET*(i-1));
 8009dc2:	f100 7000 	add.w	r0, r0, #33554432	; 0x2000000
 8009dc6:	f500 40f2 	add.w	r0, r0, #30976	; 0x7900
 8009dca:	4428      	add	r0, r5
 8009dcc:	0080      	lsls	r0, r0, #2
 8009dce:	f7f6 fc4d 	bl	800066c <getu32>
 8009dd2:	4604      	mov	r4, r0
                }
        }
	
	if(!flag) time = getu32(TIME_ADDRESS+TIME_OFFSET*31);

        if(time != crc(time>>8)) return 0;
 8009dd4:	0a20      	lsrs	r0, r4, #8
extern uint8_t HID_GetReport_Value[32+1];

uint32_t crc(uint32_t time){

  int i,j;
  uint32_t value = time << 8;
 8009dd6:	0201      	lsls	r1, r0, #8
 8009dd8:	460b      	mov	r3, r1
 8009dda:	2218      	movs	r2, #24
  uint32_t crc;

  for(i=0; i<24; i++){
        if (value & 0x80000000)
 8009ddc:	2b00      	cmp	r3, #0
            value = (value) ^ 0x98800000; // Polynomial used in STM32
 8009dde:	bfbc      	itt	lt
 8009de0:	f083 4318 	eorlt.w	r3, r3, #2550136832	; 0x98000000
 8009de4:	f483 0300 	eorlt.w	r3, r3, #8388608	; 0x800000

  int i,j;
  uint32_t value = time << 8;
  uint32_t crc;

  for(i=0; i<24; i++){
 8009de8:	3a01      	subs	r2, #1
        if (value & 0x80000000)
            value = (value) ^ 0x98800000; // Polynomial used in STM32

  value = value << 1;
 8009dea:	ea4f 0343 	mov.w	r3, r3, lsl #1

  int i,j;
  uint32_t value = time << 8;
  uint32_t crc;

  for(i=0; i<24; i++){
 8009dee:	d1f5      	bne.n	8009ddc <get_time_value+0x40>
            value = (value) ^ 0x98800000; // Polynomial used in STM32

  value = value << 1;
  }

  time = (time<<8) + (value>>24);
 8009df0:	eb01 6313 	add.w	r3, r1, r3, lsr #24
                }
        }
	
	if(!flag) time = getu32(TIME_ADDRESS+TIME_OFFSET*31);

        if(time != crc(time>>8)) return 0;
 8009df4:	429c      	cmp	r4, r3
 8009df6:	bf18      	it	ne
 8009df8:	2000      	movne	r0, #0
 8009dfa:	bd38      	pop	{r3, r4, r5, pc}
        //ptr++;
        //}

	return time>>8;

}
 8009dfc:	bd38      	pop	{r3, r4, r5, pc}
  			flag = 1;
                        break;
                }
        }
	
	if(!flag) time = getu32(TIME_ADDRESS+TIME_OFFSET*31);
 8009dfe:	4804      	ldr	r0, [pc, #16]	; (8009e10 <get_time_value+0x74>)
 8009e00:	f7f6 fc34 	bl	800066c <getu32>
 8009e04:	4604      	mov	r4, r0
 8009e06:	e7e5      	b.n	8009dd4 <get_time_value+0x38>
 8009e08:	0801e400 	.word	0x0801e400
 8009e0c:	0801e404 	.word	0x0801e404
 8009e10:	0801e47c 	.word	0x0801e47c

08009e14 <set_time_value>:

	return time>>8;

}

uint8_t set_time_value(uint32_t time){
 8009e14:	b570      	push	{r4, r5, r6, lr}
 8009e16:	4604      	mov	r4, r0
        
	int i,flag = 0;
	FLASH_Status err=FLASH_COMPLETE;

        FLASH_Unlock();
 8009e18:	f7fa fcea 	bl	80047f0 <FLASH_Unlock>
extern uint8_t HID_GetReport_Value[32+1];

uint32_t crc(uint32_t time){

  int i,j;
  uint32_t value = time << 8;
 8009e1c:	0220      	lsls	r0, r4, #8
 8009e1e:	4603      	mov	r3, r0
 8009e20:	2218      	movs	r2, #24
  uint32_t crc;

  for(i=0; i<24; i++){
        if (value & 0x80000000)
 8009e22:	2b00      	cmp	r3, #0
            value = (value) ^ 0x98800000; // Polynomial used in STM32
 8009e24:	bfbc      	itt	lt
 8009e26:	f083 4318 	eorlt.w	r3, r3, #2550136832	; 0x98000000
 8009e2a:	f483 0300 	eorlt.w	r3, r3, #8388608	; 0x800000

  int i,j;
  uint32_t value = time << 8;
  uint32_t crc;

  for(i=0; i<24; i++){
 8009e2e:	3a01      	subs	r2, #1
        if (value & 0x80000000)
            value = (value) ^ 0x98800000; // Polynomial used in STM32

  value = value << 1;
 8009e30:	ea4f 0343 	mov.w	r3, r3, lsl #1

  int i,j;
  uint32_t value = time << 8;
  uint32_t crc;

  for(i=0; i<24; i++){
 8009e34:	d1f5      	bne.n	8009e22 <set_time_value+0xe>
            value = (value) ^ 0x98800000; // Polynomial used in STM32

  value = value << 1;
  }

  time = (time<<8) + (value>>24);
 8009e36:	4c12      	ldr	r4, [pc, #72]	; (8009e80 <set_time_value+0x6c>)

        FLASH_Unlock();

        time = crc(time);

	for (i=0;i<32;i++){
 8009e38:	4d12      	ldr	r5, [pc, #72]	; (8009e84 <set_time_value+0x70>)
            value = (value) ^ 0x98800000; // Polynomial used in STM32

  value = value << 1;
  }

  time = (time<<8) + (value>>24);
 8009e3a:	eb00 6613 	add.w	r6, r0, r3, lsr #24
 8009e3e:	e002      	b.n	8009e46 <set_time_value+0x32>
 8009e40:	3404      	adds	r4, #4

        FLASH_Unlock();

        time = crc(time);

	for (i=0;i<32;i++){
 8009e42:	42ac      	cmp	r4, r5
 8009e44:	d00b      	beq.n	8009e5e <set_time_value+0x4a>
		if(getu32(TIME_ADDRESS + TIME_OFFSET*i) == 0xffffffff) {
 8009e46:	4620      	mov	r0, r4
 8009e48:	f7f6 fc10 	bl	800066c <getu32>
 8009e4c:	3001      	adds	r0, #1
 8009e4e:	d1f7      	bne.n	8009e40 <set_time_value+0x2c>
			err=FLASH_ProgramWord(TIME_ADDRESS+TIME_OFFSET*i,  (time)&0xffffffff);
 8009e50:	4620      	mov	r0, r4
 8009e52:	4631      	mov	r1, r6
 8009e54:	f7fa fdd6 	bl	8004a04 <FLASH_ProgramWord>
			if (err!=FLASH_COMPLETE) return err;
 8009e58:	2804      	cmp	r0, #4
 8009e5a:	d00b      	beq.n	8009e74 <set_time_value+0x60>
        //if (err!=FLASH_COMPLETE) return err;

        FLASH_Lock();

        return 0;
}
 8009e5c:	bd70      	pop	{r4, r5, r6, pc}
			break;
		}
	}
	
	if(!flag){	
        	err=FLASH_ErasePage(TIME_ADDRESS);
 8009e5e:	4808      	ldr	r0, [pc, #32]	; (8009e80 <set_time_value+0x6c>)
 8009e60:	f7fa fd50 	bl	8004904 <FLASH_ErasePage>
        	if (err!=FLASH_COMPLETE) return err;
 8009e64:	2804      	cmp	r0, #4
 8009e66:	d1f9      	bne.n	8009e5c <set_time_value+0x48>
		err=FLASH_ProgramWord(TIME_ADDRESS,  (time)&0xffffffff);
 8009e68:	4631      	mov	r1, r6
 8009e6a:	4805      	ldr	r0, [pc, #20]	; (8009e80 <set_time_value+0x6c>)
 8009e6c:	f7fa fdca 	bl	8004a04 <FLASH_ProgramWord>
                if (err!=FLASH_COMPLETE) return err;
 8009e70:	2804      	cmp	r0, #4
 8009e72:	d103      	bne.n	8009e7c <set_time_value+0x68>
        //err=FLASH_ProgramWord(TIME_ADDRESS, (time)&0xffffffff);
        //if (err!=FLASH_COMPLETE) return err;
        //err=FLASH_ProgramWord(TIME_ADDRESS+4,  (time>>32)&0xffffffff);
        //if (err!=FLASH_COMPLETE) return err;

        FLASH_Lock();
 8009e74:	f7fa fcc8 	bl	8004808 <FLASH_Lock>

        return 0;
 8009e78:	2000      	movs	r0, #0
 8009e7a:	bd70      	pop	{r4, r5, r6, pc}
 8009e7c:	bd70      	pop	{r4, r5, r6, pc}
 8009e7e:	bf00      	nop
 8009e80:	0801e400 	.word	0x0801e400
 8009e84:	0801e480 	.word	0x0801e480

08009e88 <set_counter_value>:
}
	

uint8_t set_counter_value(uint32_t addr, uint64_t counter){
 8009e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e8c:	4680      	mov	r8, r0
 8009e8e:	4614      	mov	r4, r2
 8009e90:	461d      	mov	r5, r3
	FLASH_Status err=FLASH_COMPLETE;

	FLASH_Unlock();
 8009e92:	f7fa fcad 	bl	80047f0 <FLASH_Unlock>

	err=FLASH_ErasePage(addr);
 8009e96:	4640      	mov	r0, r8
 8009e98:	f7fa fd34 	bl	8004904 <FLASH_ErasePage>
	if (err!=FLASH_COMPLETE) return err;
 8009e9c:	2804      	cmp	r0, #4
 8009e9e:	d001      	beq.n	8009ea4 <set_counter_value+0x1c>
	if (err!=FLASH_COMPLETE) return err;

	FLASH_Lock();

	return 0;
}
 8009ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	FLASH_Unlock();

	err=FLASH_ErasePage(addr);
	if (err!=FLASH_COMPLETE) return err;

	err=FLASH_ProgramWord(addr, counter&0xffffffff);
 8009ea4:	4640      	mov	r0, r8
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	f7fa fdac 	bl	8004a04 <FLASH_ProgramWord>
	if (err!=FLASH_COMPLETE) return err;
 8009eac:	2804      	cmp	r0, #4
 8009eae:	d1f7      	bne.n	8009ea0 <set_counter_value+0x18>
	err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 8009eb0:	f108 0004 	add.w	r0, r8, #4
 8009eb4:	4629      	mov	r1, r5
 8009eb6:	f7fa fda5 	bl	8004a04 <FLASH_ProgramWord>
	if (err!=FLASH_COMPLETE) return err;
 8009eba:	2804      	cmp	r0, #4
	err=FLASH_ErasePage(addr);
	if (err!=FLASH_COMPLETE) return err;

	err=FLASH_ProgramWord(addr, counter&0xffffffff);
	if (err!=FLASH_COMPLETE) return err;
	err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 8009ebc:	f04f 0700 	mov.w	r7, #0
	if (err!=FLASH_COMPLETE) return err;
 8009ec0:	d1ee      	bne.n	8009ea0 <set_counter_value+0x18>

	FLASH_Lock();
 8009ec2:	f7fa fca1 	bl	8004808 <FLASH_Lock>

	return 0;
 8009ec6:	4638      	mov	r0, r7
 8009ec8:	e7ea      	b.n	8009ea0 <set_counter_value+0x18>
 8009eca:	bf00      	nop

08009ecc <increment_counter_page>:


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t i;
	uint8_t *ptr=(uint8_t *)addr;
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
 8009ed0:	f890 33ff 	ldrb.w	r3, [r0, #1023]	; 0x3ff


/*Increment the HOTP counter stored in flash
addr - counter page address
*/
uint8_t increment_counter_page(uint32_t addr){
 8009ed4:	4680      	mov	r8, r0
	uint16_t i;
	uint8_t *ptr=(uint8_t *)addr;
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
 8009ed6:	b9bb      	cbnz	r3, 8009f08 <increment_counter_page+0x3c>
 8009ed8:	1dc3      	adds	r3, r0, #7
 8009eda:	f200 36ff 	addw	r6, r0, #1023	; 0x3ff
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009ede:	e9d0 4500 	ldrd	r4, r5, [r0]
 8009ee2:	e004      	b.n	8009eee <increment_counter_page+0x22>
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 8009ee4:	3401      	adds	r4, #1
 8009ee6:	f145 0500 	adc.w	r5, r5, #0

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 8009eea:	42b3      	cmp	r3, r6
 8009eec:	d003      	beq.n	8009ef6 <increment_counter_page+0x2a>
		if (*ptr==0xff)
 8009eee:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8009ef2:	2aff      	cmp	r2, #255	; 0xff
 8009ef4:	d1f6      	bne.n	8009ee4 <increment_counter_page+0x18>
err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+4, counter&0xffffffff);
if (err!=FLASH_COMPLETE) return err;
err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+8, (counter>>32)&0xffffffff);
if (err!=FLASH_COMPLETE) return err; */

		FLASH_Unlock();
 8009ef6:	f7fa fc7b 	bl	80047f0 <FLASH_Unlock>
		err=FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 8009efa:	482f      	ldr	r0, [pc, #188]	; (8009fb8 <increment_counter_page+0xec>)
 8009efc:	f7fa fd02 	bl	8004904 <FLASH_ErasePage>
		if (err!=FLASH_COMPLETE) return err;
 8009f00:	2804      	cmp	r0, #4
 8009f02:	d020      	beq.n	8009f46 <increment_counter_page+0x7a>
		FLASH_Lock();

	}

	return err; //no error
}
 8009f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f08:	f100 0308 	add.w	r3, r0, #8
 8009f0c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8009f10:	e002      	b.n	8009f18 <increment_counter_page+0x4c>
	}
	else{

		ptr+=8;
		i=0;
		while(i<1016){
 8009f12:	4283      	cmp	r3, r0
			if (*ptr==0xff)
			break;
			ptr++;
 8009f14:	461c      	mov	r4, r3
	}
	else{

		ptr+=8;
		i=0;
		while(i<1016){
 8009f16:	d004      	beq.n	8009f22 <increment_counter_page+0x56>
 8009f18:	461c      	mov	r4, r3
			if (*ptr==0xff)
 8009f1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f1e:	2aff      	cmp	r2, #255	; 0xff
 8009f20:	d1f7      	bne.n	8009f12 <increment_counter_page+0x46>
			break;
			ptr++;
			i++;
		}

		FLASH_Unlock();
 8009f22:	f7fa fc65 	bl	80047f0 <FLASH_Unlock>

		if ((uint32_t)ptr%2){ //odd byte
 8009f26:	07e3      	lsls	r3, r4, #31

			err=FLASH_ProgramHalfWord((uint32_t)ptr-1, 0x0000);
 8009f28:	bf4b      	itete	mi
 8009f2a:	f104 30ff 	addmi.w	r0, r4, #4294967295	; 0xffffffff


		}
		else{ //even byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr, 0xff00);
 8009f2e:	4620      	movpl	r0, r4

		FLASH_Unlock();

		if ((uint32_t)ptr%2){ //odd byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr-1, 0x0000);
 8009f30:	2100      	movmi	r1, #0


		}
		else{ //even byte

			err=FLASH_ProgramHalfWord((uint32_t)ptr, 0xff00);
 8009f32:	f44f 417f 	movpl.w	r1, #65280	; 0xff00
 8009f36:	f7fa fd8d 	bl	8004a54 <FLASH_ProgramHalfWord>
 8009f3a:	4604      	mov	r4, r0

		}
		FLASH_Lock();
 8009f3c:	f7fa fc64 	bl	8004808 <FLASH_Lock>
 8009f40:	4620      	mov	r0, r4
 8009f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
		//Entire page is filled, erase cycle
		counter=get_counter_value(addr)+1;
 8009f46:	3401      	adds	r4, #1
		if (err!=FLASH_COMPLETE) return err;

		//write address to backup page


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS, counter&0xffffffff);
 8009f48:	4621      	mov	r1, r4
 8009f4a:	481b      	ldr	r0, [pc, #108]	; (8009fb8 <increment_counter_page+0xec>)
	uint64_t counter;
	FLASH_Status err=FLASH_COMPLETE;

	if (ptr[1023]==0x00){
		//Entire page is filled, erase cycle
		counter=get_counter_value(addr)+1;
 8009f4c:	f145 0500 	adc.w	r5, r5, #0
		if (err!=FLASH_COMPLETE) return err;

		//write address to backup page


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS, counter&0xffffffff);
 8009f50:	f7fa fd58 	bl	8004a04 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009f54:	2804      	cmp	r0, #4
 8009f56:	d1d5      	bne.n	8009f04 <increment_counter_page+0x38>
		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+4, (counter>>32)&0xffffffff);
 8009f58:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 8009f5c:	4629      	mov	r1, r5
 8009f5e:	f500 30fe 	add.w	r0, r0, #130048	; 0x1fc00
 8009f62:	f7fa fd4f 	bl	8004a04 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err; 
 8009f66:	2804      	cmp	r0, #4
 8009f68:	d1cc      	bne.n	8009f04 <increment_counter_page+0x38>


		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);
 8009f6a:	4814      	ldr	r0, [pc, #80]	; (8009fbc <increment_counter_page+0xf0>)
 8009f6c:	4641      	mov	r1, r8
 8009f6e:	f7fa fd49 	bl	8004a04 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009f72:	2804      	cmp	r0, #4
 8009f74:	d1c6      	bne.n	8009f04 <increment_counter_page+0x38>

		err=FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, 8);
 8009f76:	4812      	ldr	r0, [pc, #72]	; (8009fc0 <increment_counter_page+0xf4>)
 8009f78:	2108      	movs	r1, #8
 8009f7a:	f7fa fd43 	bl	8004a04 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009f7e:	2804      	cmp	r0, #4
 8009f80:	d1c0      	bne.n	8009f04 <increment_counter_page+0x38>



		err=FLASH_ErasePage(addr);
 8009f82:	4640      	mov	r0, r8
 8009f84:	f7fa fcbe 	bl	8004904 <FLASH_ErasePage>
		if (err!=FLASH_COMPLETE) return err;
 8009f88:	2804      	cmp	r0, #4
 8009f8a:	d1bb      	bne.n	8009f04 <increment_counter_page+0x38>

		err=FLASH_ProgramWord(addr, counter&0xffffffff);
 8009f8c:	4621      	mov	r1, r4
 8009f8e:	4640      	mov	r0, r8
 8009f90:	f7fa fd38 	bl	8004a04 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009f94:	2804      	cmp	r0, #4
 8009f96:	d1b5      	bne.n	8009f04 <increment_counter_page+0x38>
		err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
 8009f98:	f108 0004 	add.w	r0, r8, #4
 8009f9c:	4629      	mov	r1, r5
 8009f9e:	f7fa fd31 	bl	8004a04 <FLASH_ProgramWord>
		if (err!=FLASH_COMPLETE) return err;
 8009fa2:	2804      	cmp	r0, #4
 8009fa4:	d1ae      	bne.n	8009f04 <increment_counter_page+0x38>


		err=FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 8009fa6:	4807      	ldr	r0, [pc, #28]	; (8009fc4 <increment_counter_page+0xf8>)
 8009fa8:	f644 714b 	movw	r1, #20299	; 0x4f4b
 8009fac:	f7fa fd52 	bl	8004a54 <FLASH_ProgramHalfWord>
		if (err!=FLASH_COMPLETE) return err;
 8009fb0:	2804      	cmp	r0, #4
		if (err!=FLASH_COMPLETE) return err;
		err=FLASH_ProgramWord(addr+4,  (counter>>32)&0xffffffff);
		if (err!=FLASH_COMPLETE) return err;


		err=FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 8009fb2:	4604      	mov	r4, r0
		if (err!=FLASH_COMPLETE) return err;
 8009fb4:	d1a6      	bne.n	8009f04 <increment_counter_page+0x38>
 8009fb6:	e7c1      	b.n	8009f3c <increment_counter_page+0x70>
 8009fb8:	0801fc00 	.word	0x0801fc00
 8009fbc:	0801ffe8 	.word	0x0801ffe8
 8009fc0:	0801ffec 	.word	0x0801ffec
 8009fc4:	0801ffee 	.word	0x0801ffee

08009fc8 <get_code_from_hotp_slot>:

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 8009fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 8009fca:	2802      	cmp	r0, #2

	return err; //no error
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
 8009fcc:	b083      	sub	sp, #12
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 8009fce:	d833      	bhi.n	800a038 <get_code_from_hotp_slot+0x70>
uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
	return 0;
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
 8009fd0:	4e1c      	ldr	r6, [pc, #112]	; (800a044 <get_code_from_hotp_slot+0x7c>)
 8009fd2:	f856 2020 	ldr.w	r2, [r6, r0, lsl #2]
	config=get_hotp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
 8009fd6:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;

	config=get_hotp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 8009fda:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
 8009fde:	781b      	ldrb	r3, [r3, #0]
}


uint32_t get_code_from_hotp_slot(uint8_t slot){
	uint32_t result;
	uint8_t len=6;
 8009fe0:	f012 0f01 	tst.w	r2, #1
 8009fe4:	bf14      	ite	ne
 8009fe6:	f04f 0c08 	movne.w	ip, #8
 8009fea:	f04f 0c06 	moveq.w	ip, #6

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
 8009fee:	2bff      	cmp	r3, #255	; 0xff
 8009ff0:	d022      	beq.n	800a038 <get_code_from_hotp_slot+0x70>
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
 8009ff2:	0087      	lsls	r7, r0, #2
 8009ff4:	19f3      	adds	r3, r6, r7
 8009ff6:	68da      	ldr	r2, [r3, #12]
 8009ff8:	1dd3      	adds	r3, r2, #7
 8009ffa:	f202 31ff 	addw	r1, r2, #1023	; 0x3ff
	// for (i=0;i<4;i++){
	// counter+=*ptr<<(8*i);
	// ptr++;
	// }

	counter=*((uint64_t *)addr);
 8009ffe:	e9d2 4500 	ldrd	r4, r5, [r2]
 800a002:	e004      	b.n	800a00e <get_code_from_hotp_slot+0x46>
	i=0;
	while(i<1016){
		if (*ptr==0xff)
		break;
		ptr++;
		counter++;
 800a004:	3401      	adds	r4, #1
 800a006:	f145 0500 	adc.w	r5, r5, #0

	counter=*((uint64_t *)addr);
	ptr+=8;

	i=0;
	while(i<1016){
 800a00a:	428b      	cmp	r3, r1
 800a00c:	d003      	beq.n	800a016 <get_code_from_hotp_slot+0x4e>
		if (*ptr==0xff)
 800a00e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800a012:	2aff      	cmp	r2, #255	; 0xff
 800a014:	d1f6      	bne.n	800a004 <get_code_from_hotp_slot+0x3c>
	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
 800a016:	f856 2020 	ldr.w	r2, [r6, r0, lsl #2]
 800a01a:	4629      	mov	r1, r5
 800a01c:	f8cd c000 	str.w	ip, [sp]
 800a020:	3210      	adds	r2, #16
 800a022:	4620      	mov	r0, r4
 800a024:	2314      	movs	r3, #20
 800a026:	f7ff fe6d 	bl	8009d04 <get_hotp_value>
	err=increment_counter_page(hotp_slot_counters[slot]);
 800a02a:	443e      	add	r6, r7
	result=*((uint8_t *)hotp_slots[slot]);
	if (result==0xFF)//unprogrammed slot
	return 0;

	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
 800a02c:	4604      	mov	r4, r0
	err=increment_counter_page(hotp_slot_counters[slot]);
 800a02e:	68f0      	ldr	r0, [r6, #12]
 800a030:	f7ff ff4c 	bl	8009ecc <increment_counter_page>
	if (err!=FLASH_COMPLETE) return 0;
 800a034:	2804      	cmp	r0, #4
 800a036:	d002      	beq.n	800a03e <get_code_from_hotp_slot+0x76>
	uint8_t len=6;
	uint64_t counter;
	FLASH_Status err;
	uint8_t config=0;

	if (slot>=NUMBER_OF_HOTP_SLOTS) return 0;
 800a038:	2000      	movs	r0, #0
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
	err=increment_counter_page(hotp_slot_counters[slot]);
	if (err!=FLASH_COMPLETE) return 0;

	return result;
}
 800a03a:	b003      	add	sp, #12
 800a03c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	counter=get_counter_value(hotp_slot_counters[slot]);
	result= get_hotp_value(counter,(uint8_t *)(hotp_slots[slot]+SECRET_OFFSET),20,len);
	err=increment_counter_page(hotp_slot_counters[slot]);
	if (err!=FLASH_COMPLETE) return 0;

	return result;
 800a03e:	4620      	mov	r0, r4
}
 800a040:	b003      	add	sp, #12
 800a042:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a044:	200001e8 	.word	0x200001e8

0800a048 <backup_data>:

//backup data to the backup page
//data -data to be backed up
//len - length of the data
//addr - original address of the data
void backup_data(uint8_t *data,uint16_t len, uint32_t addr){
 800a048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	FLASH_Unlock();
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 800a04a:	4d0d      	ldr	r5, [pc, #52]	; (800a080 <backup_data+0x38>)

//backup data to the backup page
//data -data to be backed up
//len - length of the data
//addr - original address of the data
void backup_data(uint8_t *data,uint16_t len, uint32_t addr){
 800a04c:	460c      	mov	r4, r1
 800a04e:	4616      	mov	r6, r2
 800a050:	4607      	mov	r7, r0

	FLASH_Unlock();
 800a052:	f7fa fbcd 	bl	80047f0 <FLASH_Unlock>
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 800a056:	4628      	mov	r0, r5
 800a058:	f7fa fc54 	bl	8004904 <FLASH_ErasePage>
	write_data_to_flash(data,len,BACKUP_PAGE_ADDRESS);
 800a05c:	462a      	mov	r2, r5
 800a05e:	4638      	mov	r0, r7
 800a060:	4621      	mov	r1, r4
 800a062:	f7ff fe37 	bl	8009cd4 <write_data_to_flash>
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, len);
 800a066:	4621      	mov	r1, r4
 800a068:	4806      	ldr	r0, [pc, #24]	; (800a084 <backup_data+0x3c>)
 800a06a:	f7fa fcf3 	bl	8004a54 <FLASH_ProgramHalfWord>
	FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);
 800a06e:	4631      	mov	r1, r6
 800a070:	4805      	ldr	r0, [pc, #20]	; (800a088 <backup_data+0x40>)
 800a072:	f7fa fcc7 	bl	8004a04 <FLASH_ProgramWord>

	FLASH_Lock();
}
 800a076:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
	write_data_to_flash(data,len,BACKUP_PAGE_ADDRESS);
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET, len);
	FLASH_ProgramWord(BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET, addr);

	FLASH_Lock();
 800a07a:	f7fa bbc5 	b.w	8004808 <FLASH_Lock>
 800a07e:	bf00      	nop
 800a080:	0801fc00 	.word	0x0801fc00
 800a084:	0801ffec 	.word	0x0801ffec
 800a088:	0801ffe8 	.word	0x0801ffe8

0800a08c <erase_counter>:
}

void erase_counter(uint8_t slot)
{
 800a08c:	b510      	push	{r4, lr}
 800a08e:	4604      	mov	r4, r0
    FLASH_Unlock();
 800a090:	f7fa fbae 	bl	80047f0 <FLASH_Unlock>
    FLASH_ErasePage(hotp_slot_counters[slot]);
 800a094:	4b04      	ldr	r3, [pc, #16]	; (800a0a8 <erase_counter+0x1c>)
 800a096:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a09a:	68e0      	ldr	r0, [r4, #12]
 800a09c:	f7fa fc32 	bl	8004904 <FLASH_ErasePage>
	FLASH_Lock();
}
 800a0a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void erase_counter(uint8_t slot)
{
    FLASH_Unlock();
    FLASH_ErasePage(hotp_slot_counters[slot]);
	FLASH_Lock();
 800a0a4:	f7fa bbb0 	b.w	8004808 <FLASH_Lock>
 800a0a8:	200001e8 	.word	0x200001e8

0800a0ac <write_to_slot>:
}


void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 800a0ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	//choose the proper slot page
	uint32_t current_slot_address;
	if(offset < 1024)
 800a0b0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
		current_slot_address = SLOTS_PAGE2_ADDRESS;
	}
	
	//copy entire page to ram
	uint8_t *page=(uint8_t *)current_slot_address;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 800a0b4:	4b25      	ldr	r3, [pc, #148]	; (800a14c <write_to_slot+0xa0>)
    FLASH_ErasePage(hotp_slot_counters[slot]);
	FLASH_Lock();
}


void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 800a0b6:	460c      	mov	r4, r1
	//choose the proper slot page
	uint32_t current_slot_address;
	if(offset < 1024)
		current_slot_address = SLOTS_PAGE1_ADDRESS;
	else {
		offset -=1024;
 800a0b8:	bf2c      	ite	cs
 800a0ba:	4925      	ldrcs	r1, [pc, #148]	; (800a150 <write_to_slot+0xa4>)
 800a0bc:	4925      	ldrcc	r1, [pc, #148]	; (800a154 <write_to_slot+0xa8>)
    FLASH_ErasePage(hotp_slot_counters[slot]);
	FLASH_Lock();
}


void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 800a0be:	4606      	mov	r6, r0
	//choose the proper slot page
	uint32_t current_slot_address;
	if(offset < 1024)
		current_slot_address = SLOTS_PAGE1_ADDRESS;
	else {
		offset -=1024;
 800a0c0:	bf28      	it	cs
 800a0c2:	f5a4 6480 	subcs.w	r4, r4, #1024	; 0x400
		current_slot_address = SLOTS_PAGE2_ADDRESS;
	}
	
	//copy entire page to ram
	uint8_t *page=(uint8_t *)current_slot_address;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 800a0c6:	4618      	mov	r0, r3
    FLASH_ErasePage(hotp_slot_counters[slot]);
	FLASH_Lock();
}


void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){
 800a0c8:	b082      	sub	sp, #8
 800a0ca:	4617      	mov	r7, r2
		current_slot_address = SLOTS_PAGE2_ADDRESS;
	}
	
	//copy entire page to ram
	uint8_t *page=(uint8_t *)current_slot_address;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 800a0cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
	//choose the proper slot page
	uint32_t current_slot_address;
	if(offset < 1024)
		current_slot_address = SLOTS_PAGE1_ADDRESS;
	else {
		offset -=1024;
 800a0d0:	bf28      	it	cs
 800a0d2:	b2a4      	uxthcs	r4, r4
void write_to_slot(uint8_t *data, uint16_t offset, uint16_t len){

	//choose the proper slot page
	uint32_t current_slot_address;
	if(offset < 1024)
		current_slot_address = SLOTS_PAGE1_ADDRESS;
 800a0d4:	460d      	mov	r5, r1
		current_slot_address = SLOTS_PAGE2_ADDRESS;
	}
	
	//copy entire page to ram
	uint8_t *page=(uint8_t *)current_slot_address;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 800a0d6:	f001 ff9f 	bl	800c018 <memcpy>

	//check if the secret from the tool is empty and if it is use the old secret
	uint8_t *secret = (uint8_t *)(data+SECRET_OFFSET);
	if(secret[0] == 0){
 800a0da:	7c32      	ldrb	r2, [r6, #16]
		current_slot_address = SLOTS_PAGE2_ADDRESS;
	}
	
	//copy entire page to ram
	uint8_t *page=(uint8_t *)current_slot_address;
	memcpy(page_buffer,page,SLOT_PAGE_SIZE);
 800a0dc:	4603      	mov	r3, r0

	//check if the secret from the tool is empty and if it is use the old secret
	uint8_t *secret = (uint8_t *)(data+SECRET_OFFSET);
	if(secret[0] == 0){
 800a0de:	b992      	cbnz	r2, 800a106 <write_to_slot+0x5a>
		memcpy(data+SECRET_OFFSET,page_buffer+offset+SECRET_OFFSET,20);
 800a0e0:	f104 0110 	add.w	r1, r4, #16
 800a0e4:	4401      	add	r1, r0
 800a0e6:	6808      	ldr	r0, [r1, #0]
 800a0e8:	f8d1 8004 	ldr.w	r8, [r1, #4]
 800a0ec:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800a0f0:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 800a0f4:	6130      	str	r0, [r6, #16]
 800a0f6:	f8c6 8014 	str.w	r8, [r6, #20]
 800a0fa:	f8c6 c018 	str.w	ip, [r6, #24]
 800a0fe:	f8c6 e01c 	str.w	lr, [r6, #28]
 800a102:	6908      	ldr	r0, [r1, #16]
 800a104:	6230      	str	r0, [r6, #32]
	}

	//make changes to page
	memcpy(page_buffer+offset,data,len);
 800a106:	1918      	adds	r0, r3, r4
 800a108:	4631      	mov	r1, r6
 800a10a:	463a      	mov	r2, r7
 800a10c:	f001 ff84 	bl	800c018 <memcpy>

	//write page to backup location
	backup_data(page_buffer,SLOT_PAGE_SIZE,current_slot_address);
 800a110:	462a      	mov	r2, r5
 800a112:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800a116:	480d      	ldr	r0, [pc, #52]	; (800a14c <write_to_slot+0xa0>)
 800a118:	f7ff ff96 	bl	800a048 <backup_data>

	//write page to regular location

	FLASH_Unlock();
 800a11c:	f7fa fb68 	bl	80047f0 <FLASH_Unlock>
	FLASH_ErasePage(current_slot_address);
 800a120:	4628      	mov	r0, r5
 800a122:	f7fa fbef 	bl	8004904 <FLASH_ErasePage>
	write_data_to_flash(page_buffer,SLOT_PAGE_SIZE,current_slot_address);
 800a126:	462a      	mov	r2, r5
 800a128:	4808      	ldr	r0, [pc, #32]	; (800a14c <write_to_slot+0xa0>)
 800a12a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800a12e:	f7ff fdd1 	bl	8009cd4 <write_data_to_flash>
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
 800a132:	f644 714b 	movw	r1, #20299	; 0x4f4b
 800a136:	4808      	ldr	r0, [pc, #32]	; (800a158 <write_to_slot+0xac>)
 800a138:	f7fa fc8c 	bl	8004a54 <FLASH_ProgramHalfWord>
	FLASH_Lock();
 800a13c:	f7fa fb64 	bl	8004808 <FLASH_Lock>

	StartBlinkingOATHLED(2);
 800a140:	2002      	movs	r0, #2
}
 800a142:	b002      	add	sp, #8
 800a144:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	FLASH_ErasePage(current_slot_address);
	write_data_to_flash(page_buffer,SLOT_PAGE_SIZE,current_slot_address);
	FLASH_ProgramHalfWord(BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET, 0x4F4B);
	FLASH_Lock();

	StartBlinkingOATHLED(2);
 800a148:	f7f6 b95c 	b.w	8000404 <StartBlinkingOATHLED>
 800a14c:	2000301c 	.word	0x2000301c
 800a150:	0801ec00 	.word	0x0801ec00
 800a154:	0801e800 	.word	0x0801e800
 800a158:	0801ffee 	.word	0x0801ffee

0800a15c <check_backups>:
}


//check for any data on the backup page
uint8_t check_backups(){
 800a15c:	b570      	push	{r4, r5, r6, lr}

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
 800a15e:	4815      	ldr	r0, [pc, #84]	; (800a1b4 <check_backups+0x58>)
 800a160:	f7f6 fa84 	bl	800066c <getu32>
 800a164:	4605      	mov	r5, r0
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
 800a166:	4814      	ldr	r0, [pc, #80]	; (800a1b8 <check_backups+0x5c>)
 800a168:	f7f6 fa7a 	bl	8000660 <getu16>
 800a16c:	4604      	mov	r4, r0
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);
 800a16e:	4813      	ldr	r0, [pc, #76]	; (800a1bc <check_backups+0x60>)
 800a170:	f7f6 fa76 	bl	8000660 <getu16>

	if (ok==0x4F4B)//backed up data was correctly written to its destination
 800a174:	f644 734b 	movw	r3, #20299	; 0x4f4b
 800a178:	429c      	cmp	r4, r3
//check for any data on the backup page
uint8_t check_backups(){

	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);
 800a17a:	4606      	mov	r6, r0

	if (ok==0x4F4B)//backed up data was correctly written to its destination
 800a17c:	d017      	beq.n	800a1ae <check_backups+0x52>
	return 0;
	else{

		if (address!=0xffffffff&&length<=1000){
 800a17e:	1c6b      	adds	r3, r5, #1
 800a180:	d002      	beq.n	800a188 <check_backups+0x2c>
 800a182:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800a186:	d901      	bls.n	800a18c <check_backups+0x30>


			return 1; //backed up page restored
		}
		else 
		return 2; //something bad happened, but before the original page was earsed, so we're safe (or there is nothing on the backup page)
 800a188:	2002      	movs	r0, #2

	}



}
 800a18a:	bd70      	pop	{r4, r5, r6, pc}
	if (ok==0x4F4B)//backed up data was correctly written to its destination
	return 0;
	else{

		if (address!=0xffffffff&&length<=1000){
			FLASH_Unlock();
 800a18c:	f7fa fb30 	bl	80047f0 <FLASH_Unlock>

			FLASH_ErasePage(address);
 800a190:	4628      	mov	r0, r5
 800a192:	f7fa fbb7 	bl	8004904 <FLASH_ErasePage>
			write_data_to_flash((uint8_t *)BACKUP_PAGE_ADDRESS,length,address);
 800a196:	4631      	mov	r1, r6
 800a198:	462a      	mov	r2, r5
 800a19a:	4809      	ldr	r0, [pc, #36]	; (800a1c0 <check_backups+0x64>)
 800a19c:	f7ff fd9a 	bl	8009cd4 <write_data_to_flash>
			FLASH_ErasePage(BACKUP_PAGE_ADDRESS);
 800a1a0:	4807      	ldr	r0, [pc, #28]	; (800a1c0 <check_backups+0x64>)
 800a1a2:	f7fa fbaf 	bl	8004904 <FLASH_ErasePage>
			FLASH_Lock();
 800a1a6:	f7fa fb2f 	bl	8004808 <FLASH_Lock>


			return 1; //backed up page restored
 800a1aa:	2001      	movs	r0, #1
 800a1ac:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t address=getu32((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_ADDRESS_OFFSET);
	uint16_t ok=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_OK_OFFSET);
	uint16_t length=getu16((uint8_t *)BACKUP_PAGE_ADDRESS+BACKUP_LENGTH_OFFSET);

	if (ok==0x4F4B)//backed up data was correctly written to its destination
	return 0;
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	bd70      	pop	{r4, r5, r6, pc}
 800a1b2:	bf00      	nop
 800a1b4:	0801ffe8 	.word	0x0801ffe8
 800a1b8:	0801ffee 	.word	0x0801ffee
 800a1bc:	0801ffec 	.word	0x0801ffec
 800a1c0:	0801fc00 	.word	0x0801fc00

0800a1c4 <get_hotp_slot_config>:

}

uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
 800a1c4:	2802      	cmp	r0, #2
	return 0;
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
 800a1c6:	bf9d      	ittte	ls
 800a1c8:	4b03      	ldrls	r3, [pc, #12]	; (800a1d8 <get_hotp_slot_config+0x14>)
 800a1ca:	f853 3020 	ldrls.w	r3, [r3, r0, lsl #2]
 800a1ce:	f893 0024 	ldrbls.w	r0, [r3, #36]	; 0x24
}

uint8_t get_hotp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_HOTP_SLOTS)
	return 0;
 800a1d2:	2000      	movhi	r0, #0
	else{
		result=((uint8_t *)hotp_slots[slot_number])[CONFIG_OFFSET];
	}

	return result;
}
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	200001e8 	.word	0x200001e8

0800a1dc <get_totp_slot_config>:

uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
 800a1dc:	280e      	cmp	r0, #14
 800a1de:	d806      	bhi.n	800a1ee <get_totp_slot_config+0x12>
	return 0;
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
 800a1e0:	4b04      	ldr	r3, [pc, #16]	; (800a1f4 <get_totp_slot_config+0x18>)
 800a1e2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a1e6:	6983      	ldr	r3, [r0, #24]
 800a1e8:	f893 0024 	ldrb.w	r0, [r3, #36]	; 0x24
	}

	return result;
 800a1ec:	4770      	bx	lr
}

uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
	return 0;
 800a1ee:	2000      	movs	r0, #0
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
	}

	return result;
}
 800a1f0:	4770      	bx	lr
 800a1f2:	bf00      	nop
 800a1f4:	200001e8 	.word	0x200001e8

0800a1f8 <get_code_from_totp_slot>:


uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){
 800a1f8:	b510      	push	{r4, lr}
	uint16_t interval;
	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 800a1fa:	280e      	cmp	r0, #14

	return result;
}


uint32_t get_code_from_totp_slot(uint8_t slot, uint64_t challenge){
 800a1fc:	b082      	sub	sp, #8
	uint16_t interval;
	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;
 800a1fe:	d902      	bls.n	800a206 <get_code_from_totp_slot+0xe>
 800a200:	2000      	movs	r0, #0
	//result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
	result= get_hotp_value(time,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
	
	return result;

}
 800a202:	b002      	add	sp, #8
 800a204:	bd10      	pop	{r4, pc}

	if (slot>=NUMBER_OF_TOTP_SLOTS) return 0;

//	memset(time,0,18);

	interval = getu16(totp_slots[slot]+INTERVAL_OFFSET);
 800a206:	4c11      	ldr	r4, [pc, #68]	; (800a24c <get_code_from_totp_slot+0x54>)
 800a208:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800a20c:	69a0      	ldr	r0, [r4, #24]
 800a20e:	3032      	adds	r0, #50	; 0x32
 800a210:	f7f6 fa26 	bl	8000660 <getu16>

	time = current_time/interval;
 800a214:	490e      	ldr	r1, [pc, #56]	; (800a250 <get_code_from_totp_slot+0x58>)
 800a216:	b282      	uxth	r2, r0
 800a218:	2300      	movs	r3, #0
 800a21a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a21e:	f001 ff7f 	bl	800c120 <__aeabi_uldivmod>
	
	result=*((uint8_t *)totp_slots[slot]);
 800a222:	69a3      	ldr	r3, [r4, #24]
	if (result==0xFF)//unprogrammed slot
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	2bff      	cmp	r3, #255	; 0xff
 800a228:	d0ea      	beq.n	800a200 <get_code_from_totp_slot+0x8>
uint8_t get_totp_slot_config(uint8_t slot_number){
	uint8_t result=0;
	if (slot_number>=NUMBER_OF_TOTP_SLOTS)
	return 0;
	else{
		result=((uint8_t *)totp_slots[slot_number])[CONFIG_OFFSET];
 800a22a:	69a3      	ldr	r3, [r4, #24]

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	//result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
	result= get_hotp_value(time,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 800a22c:	69a2      	ldr	r2, [r4, #24]
	if (result==0xFF)//unprogrammed slot
	return 0;

	config=get_totp_slot_config(slot);

	if (config&(1<<SLOT_CONFIG_DIGITS))
 800a22e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
	len=8;

	//result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
	result= get_hotp_value(time,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 800a232:	3210      	adds	r2, #16

	uint64_t time;
	uint16_t interval;
	uint32_t result;
	uint8_t config=0;
	uint8_t len=6;
 800a234:	f013 0f01 	tst.w	r3, #1
 800a238:	bf14      	ite	ne
 800a23a:	2308      	movne	r3, #8
 800a23c:	2306      	moveq	r3, #6

	if (config&(1<<SLOT_CONFIG_DIGITS))
	len=8;

	//result= get_hotp_value(challenge,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
	result= get_hotp_value(time,(uint8_t *)(totp_slots[slot]+SECRET_OFFSET),20,len);
 800a23e:	9300      	str	r3, [sp, #0]
 800a240:	2314      	movs	r3, #20
 800a242:	f7ff fd5f 	bl	8009d04 <get_hotp_value>
	
	return result;

}
 800a246:	b002      	add	sp, #8
 800a248:	bd10      	pop	{r4, pc}
 800a24a:	bf00      	nop
 800a24c:	200001e8 	.word	0x200001e8
 800a250:	20002c28 	.word	0x20002c28

0800a254 <sendKeys.part.0>:
keyboardBuffer[0]=0;
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
 800a254:	b510      	push	{r4, lr}
 800a256:	4a0b      	ldr	r2, [pc, #44]	; (800a284 <sendKeys.part.0+0x30>)
  if (bDeviceState == CONFIGURED)
    {
      while(!PrevXferComplete);
 800a258:	7813      	ldrb	r3, [r2, #0]
 800a25a:	4c0a      	ldr	r4, [pc, #40]	; (800a284 <sendKeys.part.0+0x30>)
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d0fb      	beq.n	800a258 <sendKeys.part.0+0x4>
      
        PrevXferComplete = 0;
 800a260:	2300      	movs	r3, #0
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
 800a262:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 800a266:	2208      	movs	r2, #8
void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
    {
      while(!PrevXferComplete);
      
        PrevXferComplete = 0;
 800a268:	7023      	strb	r3, [r4, #0]
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
 800a26a:	f7fd fe9b 	bl	8007fa4 <UserToPMABufferCopy>
   
  /* Update the data length in the control register */
  SetEPTxCount(ENDP4, 8);
 800a26e:	2004      	movs	r0, #4
 800a270:	2108      	movs	r1, #8
 800a272:	f7fe f8b1 	bl	80083d8 <SetEPTxCount>
  SetEPTxStatus (ENDP4, EP_TX_VALID);
      
    }

}
 800a276:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Use the memory interface function to write to the selected endpoint */
    UserToPMABufferCopy(buffer, ENDP4_TXADDR, 8);
   
  /* Update the data length in the control register */
  SetEPTxCount(ENDP4, 8);
  SetEPTxStatus (ENDP4, EP_TX_VALID);
 800a27a:	2004      	movs	r0, #4
 800a27c:	2130      	movs	r1, #48	; 0x30
 800a27e:	f7fd bf1f 	b.w	80080c0 <SetEPTxStatus>
 800a282:	bf00      	nop
 800a284:	20000284 	.word	0x20000284

0800a288 <sendChar>:


uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){
 800a288:	b538      	push	{r3, r4, r5, lr}

    keyboardBuffer[0]=0;
    keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 800a28a:	f1a0 0241 	sub.w	r2, r0, #65	; 0x41
uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){

    keyboardBuffer[0]=0;
 800a28e:	4c1b      	ldr	r4, [pc, #108]	; (800a2fc <sendChar+0x74>)
 800a290:	2300      	movs	r3, #0
    keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
 800a292:	2a19      	cmp	r2, #25
uint8_t keyboardBuffer[8] = {0, 0, 0, 0, 0, 0, 0, 0};
__IO uint8_t PrevXferComplete = 1;

void sendChar(uint8_t chr){

    keyboardBuffer[0]=0;
 800a294:	7023      	strb	r3, [r4, #0]
    keyboardBuffer[3]=0;
 800a296:	70e3      	strb	r3, [r4, #3]
		
		if (chr>='A'&&chr<='Z'){	
 800a298:	d80e      	bhi.n	800a2b8 <sendChar+0x30>
            keyboardBuffer[0]=MOD_SHIFT_LEFT;
            keyboardBuffer[3]=chr-61;
 800a29a:	383d      	subs	r0, #61	; 0x3d

    keyboardBuffer[0]=0;
    keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
            keyboardBuffer[0]=MOD_SHIFT_LEFT;
 800a29c:	2302      	movs	r3, #2
            keyboardBuffer[3]=chr-61;
 800a29e:	70e0      	strb	r0, [r4, #3]

    keyboardBuffer[0]=0;
    keyboardBuffer[3]=0;
		
		if (chr>='A'&&chr<='Z'){	
            keyboardBuffer[0]=MOD_SHIFT_LEFT;
 800a2a0:	7023      	strb	r3, [r4, #0]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a2a2:	4d17      	ldr	r5, [pc, #92]	; (800a300 <sendChar+0x78>)
 800a2a4:	682b      	ldr	r3, [r5, #0]
 800a2a6:	2b05      	cmp	r3, #5
 800a2a8:	d010      	beq.n	800a2cc <sendChar+0x44>
 800a2aa:	682a      	ldr	r2, [r5, #0]
                keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 800a2ac:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a2ae:	2a05      	cmp	r2, #5
                keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 800a2b0:	7023      	strb	r3, [r4, #0]
  keyboardBuffer[3]=0;
 800a2b2:	70e3      	strb	r3, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a2b4:	d013      	beq.n	800a2de <sendChar+0x56>
 800a2b6:	bd38      	pop	{r3, r4, r5, pc}
		
		if (chr>='A'&&chr<='Z'){	
            keyboardBuffer[0]=MOD_SHIFT_LEFT;
            keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
 800a2b8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a2bc:	2b19      	cmp	r3, #25
 800a2be:	d812      	bhi.n	800a2e6 <sendChar+0x5e>
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a2c0:	4d0f      	ldr	r5, [pc, #60]	; (800a300 <sendChar+0x78>)
		if (chr>='A'&&chr<='Z'){	
            keyboardBuffer[0]=MOD_SHIFT_LEFT;
            keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
            keyboardBuffer[3]=chr-93;
 800a2c2:	385d      	subs	r0, #93	; 0x5d
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a2c4:	682b      	ldr	r3, [r5, #0]
		if (chr>='A'&&chr<='Z'){	
            keyboardBuffer[0]=MOD_SHIFT_LEFT;
            keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
            keyboardBuffer[3]=chr-93;
 800a2c6:	70e0      	strb	r0, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a2c8:	2b05      	cmp	r3, #5
 800a2ca:	d1ee      	bne.n	800a2aa <sendChar+0x22>
 800a2cc:	480b      	ldr	r0, [pc, #44]	; (800a2fc <sendChar+0x74>)
 800a2ce:	f7ff ffc1 	bl	800a254 <sendKeys.part.0>
 800a2d2:	682a      	ldr	r2, [r5, #0]
                keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 800a2d4:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a2d6:	2a05      	cmp	r2, #5
                keyboardBuffer[3]=chr-19;
		}
		
  sendKeys(keyboardBuffer);

  keyboardBuffer[0]=0;
 800a2d8:	7023      	strb	r3, [r4, #0]
  keyboardBuffer[3]=0;
 800a2da:	70e3      	strb	r3, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a2dc:	d1eb      	bne.n	800a2b6 <sendChar+0x2e>
  keyboardBuffer[0]=0;
  keyboardBuffer[3]=0;
	
  sendKeys(keyboardBuffer);

}
 800a2de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2e2:	4806      	ldr	r0, [pc, #24]	; (800a2fc <sendChar+0x74>)
 800a2e4:	e7b6      	b.n	800a254 <sendKeys.part.0>
            keyboardBuffer[3]=chr-61;
		}
		else if (chr>='a'&&chr<='z'){	
            keyboardBuffer[3]=chr-93;
		}
		else if (chr>='0'&&chr<='9'){
 800a2e6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a2ea:	2b09      	cmp	r3, #9
 800a2ec:	d8d9      	bhi.n	800a2a2 <sendChar+0x1a>
            if (chr=='0')
 800a2ee:	2830      	cmp	r0, #48	; 0x30
                keyboardBuffer[3]=39;
 800a2f0:	bf0b      	itete	eq
 800a2f2:	2327      	moveq	r3, #39	; 0x27
            else
                keyboardBuffer[3]=chr-19;
 800a2f4:	3813      	subne	r0, #19
		else if (chr>='a'&&chr<='z'){	
            keyboardBuffer[3]=chr-93;
		}
		else if (chr>='0'&&chr<='9'){
            if (chr=='0')
                keyboardBuffer[3]=39;
 800a2f6:	70e3      	strbeq	r3, [r4, #3]
            else
                keyboardBuffer[3]=chr-19;
 800a2f8:	70e0      	strbne	r0, [r4, #3]
 800a2fa:	e7d2      	b.n	800a2a2 <sendChar+0x1a>
 800a2fc:	20002be8 	.word	0x20002be8
 800a300:	20002bf4 	.word	0x20002bf4

0800a304 <sendEnter>:
	
  sendKeys(keyboardBuffer);

}

void sendEnter(){
 800a304:	b538      	push	{r3, r4, r5, lr}
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a306:	4d0b      	ldr	r5, [pc, #44]	; (800a334 <sendEnter+0x30>)
  sendKeys(keyboardBuffer);

}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
 800a308:	4c0b      	ldr	r4, [pc, #44]	; (800a338 <sendEnter+0x34>)
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a30a:	682b      	ldr	r3, [r5, #0]
  sendKeys(keyboardBuffer);

}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
 800a30c:	2228      	movs	r2, #40	; 0x28
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a30e:	2b05      	cmp	r3, #5
  sendKeys(keyboardBuffer);

}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
 800a310:	70e2      	strb	r2, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a312:	d00a      	beq.n	800a32a <sendEnter+0x26>
 800a314:	682a      	ldr	r2, [r5, #0]
}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
 800a316:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a318:	2a05      	cmp	r2, #5
}

void sendEnter(){
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
 800a31a:	7023      	strb	r3, [r4, #0]
keyboardBuffer[3]=0;
 800a31c:	70e3      	strb	r3, [r4, #3]
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a31e:	d000      	beq.n	800a322 <sendEnter+0x1e>
 800a320:	bd38      	pop	{r3, r4, r5, pc}
 800a322:	4805      	ldr	r0, [pc, #20]	; (800a338 <sendEnter+0x34>)
keyboardBuffer[3]=KEY_RETURN;
sendKeys(keyboardBuffer);
keyboardBuffer[0]=0;
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}
 800a324:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a328:	e794      	b.n	800a254 <sendKeys.part.0>
 800a32a:	4620      	mov	r0, r4
 800a32c:	f7ff ff92 	bl	800a254 <sendKeys.part.0>
 800a330:	e7f0      	b.n	800a314 <sendEnter+0x10>
 800a332:	bf00      	nop
 800a334:	20002bf4 	.word	0x20002bf4
 800a338:	20002be8 	.word	0x20002be8

0800a33c <sendKeys>:

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a33c:	4b02      	ldr	r3, [pc, #8]	; (800a348 <sendKeys+0xc>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	2b05      	cmp	r3, #5
 800a342:	d000      	beq.n	800a346 <sendKeys+0xa>
 800a344:	4770      	bx	lr
 800a346:	e785      	b.n	800a254 <sendKeys.part.0>
 800a348:	20002bf4 	.word	0x20002bf4

0800a34c <sendNumber>:

}



void sendNumber(uint32_t number){
 800a34c:	b570      	push	{r4, r5, r6, lr}
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 800a34e:	2300      	movs	r3, #0

}



void sendNumber(uint32_t number){
 800a350:	b084      	sub	sp, #16
uint8_t len=0;
uint8_t i;

do{
len++;
tmp_number/=10;
 800a352:	491f      	ldr	r1, [pc, #124]	; (800a3d0 <sendNumber+0x84>)



void sendNumber(uint32_t number){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
uint32_t tmp_number=number;
 800a354:	4602      	mov	r2, r0
}



void sendNumber(uint32_t number){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 800a356:	f88d 3004 	strb.w	r3, [sp, #4]
 800a35a:	f88d 3005 	strb.w	r3, [sp, #5]
 800a35e:	f88d 3006 	strb.w	r3, [sp, #6]
 800a362:	f88d 3007 	strb.w	r3, [sp, #7]
 800a366:	f88d 3008 	strb.w	r3, [sp, #8]
 800a36a:	f88d 3009 	strb.w	r3, [sp, #9]
 800a36e:	f88d 300a 	strb.w	r3, [sp, #10]
 800a372:	f88d 300b 	strb.w	r3, [sp, #11]
 800a376:	f88d 300c 	strb.w	r3, [sp, #12]
 800a37a:	f88d 300d 	strb.w	r3, [sp, #13]
uint8_t len=0;
uint8_t i;

do{
len++;
tmp_number/=10;
 800a37e:	fba1 4202 	umull	r4, r2, r1, r2
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 800a382:	3301      	adds	r3, #1
tmp_number/=10;

}while(tmp_number>0);
 800a384:	08d2      	lsrs	r2, r2, #3
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 800a386:	b2db      	uxtb	r3, r3
tmp_number/=10;

}while(tmp_number>0);
 800a388:	d1f9      	bne.n	800a37e <sendNumber+0x32>
uint32_t tmp_number=number;
uint8_t len=0;
uint8_t i;

do{
len++;
 800a38a:	461e      	mov	r6, r3
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a38c:	b1f3      	cbz	r3, 800a3cc <sendNumber+0x80>
result[i-1]=number%10;
 800a38e:	4d10      	ldr	r5, [pc, #64]	; (800a3d0 <sendNumber+0x84>)
 800a390:	fba5 1200 	umull	r1, r2, r5, r0
 800a394:	a904      	add	r1, sp, #16
 800a396:	08d2      	lsrs	r2, r2, #3
 800a398:	4419      	add	r1, r3
 800a39a:	eb02 0482 	add.w	r4, r2, r2, lsl #2
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a39e:	3b01      	subs	r3, #1
result[i-1]=number%10;
 800a3a0:	eba0 0444 	sub.w	r4, r0, r4, lsl #1
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a3a4:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
result[i-1]=number%10;
number/=10;
 800a3a8:	4610      	mov	r0, r2

}while(tmp_number>0);


for (i=len;i>0;i--){
result[i-1]=number%10;
 800a3aa:	f801 4c0d 	strb.w	r4, [r1, #-13]
tmp_number/=10;

}while(tmp_number>0);


for (i=len;i>0;i--){
 800a3ae:	d1ef      	bne.n	800a390 <sendNumber+0x44>
 800a3b0:	1e75      	subs	r5, r6, #1
 800a3b2:	b2ed      	uxtb	r5, r5
 800a3b4:	ab01      	add	r3, sp, #4
 800a3b6:	441d      	add	r5, r3
 800a3b8:	f10d 0403 	add.w	r4, sp, #3
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a3bc:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800a3c0:	3030      	adds	r0, #48	; 0x30
 800a3c2:	b2c0      	uxtb	r0, r0
 800a3c4:	f7ff ff60 	bl	800a288 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 800a3c8:	42ac      	cmp	r4, r5
 800a3ca:	d1f7      	bne.n	800a3bc <sendNumber+0x70>
sendChar(result[i]+'0');

}
 800a3cc:	b004      	add	sp, #16
 800a3ce:	bd70      	pop	{r4, r5, r6, pc}
 800a3d0:	cccccccd 	.word	0xcccccccd

0800a3d4 <sendNumberN>:


void sendNumberN(uint32_t number,uint8_t len){
 800a3d4:	b5f0      	push	{r4, r5, r6, r7, lr}
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a3d6:	1e4a      	subs	r2, r1, #1
 800a3d8:	b2d6      	uxtb	r6, r2
sendChar(result[i]+'0');

}


void sendNumberN(uint32_t number,uint8_t len){
 800a3da:	b085      	sub	sp, #20
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 800a3dc:	2300      	movs	r3, #0
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a3de:	2e09      	cmp	r6, #9

}


void sendNumberN(uint32_t number,uint8_t len){
uint8_t result[10]={0,0,0,0,0,0,0,0,0,0};
 800a3e0:	f88d 3004 	strb.w	r3, [sp, #4]
 800a3e4:	f88d 3005 	strb.w	r3, [sp, #5]
 800a3e8:	f88d 3006 	strb.w	r3, [sp, #6]
 800a3ec:	f88d 3007 	strb.w	r3, [sp, #7]
 800a3f0:	f88d 3008 	strb.w	r3, [sp, #8]
 800a3f4:	f88d 3009 	strb.w	r3, [sp, #9]
 800a3f8:	f88d 300a 	strb.w	r3, [sp, #10]
 800a3fc:	f88d 300b 	strb.w	r3, [sp, #11]
 800a400:	f88d 300c 	strb.w	r3, [sp, #12]
 800a404:	f88d 300d 	strb.w	r3, [sp, #13]
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a408:	d81d      	bhi.n	800a446 <sendNumberN+0x72>
result[i-1]=number%10;
 800a40a:	4d10      	ldr	r5, [pc, #64]	; (800a44c <sendNumberN+0x78>)
 800a40c:	e000      	b.n	800a410 <sendNumberN+0x3c>
 800a40e:	1e4a      	subs	r2, r1, #1
 800a410:	fba5 4300 	umull	r4, r3, r5, r0
 800a414:	08db      	lsrs	r3, r3, #3
 800a416:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 800a41a:	af04      	add	r7, sp, #16
 800a41c:	4439      	add	r1, r7
 800a41e:	eba0 0044 	sub.w	r0, r0, r4, lsl #1
 800a422:	f801 0c0d 	strb.w	r0, [r1, #-13]
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a426:	f012 01ff 	ands.w	r1, r2, #255	; 0xff
result[i-1]=number%10;
number/=10;
 800a42a:	4618      	mov	r0, r3
uint32_t tmp_number=number;
uint8_t i;

if (len<=10){

for (i=len;i>0;i--){
 800a42c:	d1ef      	bne.n	800a40e <sendNumberN+0x3a>
 800a42e:	ad01      	add	r5, sp, #4
 800a430:	4435      	add	r5, r6
 800a432:	f10d 0403 	add.w	r4, sp, #3
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
sendChar(result[i]+'0');
 800a436:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800a43a:	3030      	adds	r0, #48	; 0x30
 800a43c:	b2c0      	uxtb	r0, r0
 800a43e:	f7ff ff23 	bl	800a288 <sendChar>
for (i=len;i>0;i--){
result[i-1]=number%10;
number/=10;
}

for (i=0;i<len;i++)
 800a442:	42ac      	cmp	r4, r5
 800a444:	d1f7      	bne.n	800a436 <sendNumberN+0x62>
sendChar(result[i]+'0');

}

}
 800a446:	b005      	add	sp, #20
 800a448:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a44a:	bf00      	nop
 800a44c:	cccccccd 	.word	0xcccccccd

0800a450 <sendString>:

void sendString(char* string, uint8_t len){
 800a450:	b538      	push	{r3, r4, r5, lr}
uint8_t i;
for (i=0;i<len;i++)
 800a452:	b149      	cbz	r1, 800a468 <sendString+0x18>
 800a454:	1e4d      	subs	r5, r1, #1
 800a456:	b2ed      	uxtb	r5, r5
 800a458:	4405      	add	r5, r0
 800a45a:	1e44      	subs	r4, r0, #1
sendChar(string[i]);
 800a45c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800a460:	f7ff ff12 	bl	800a288 <sendChar>

}

void sendString(char* string, uint8_t len){
uint8_t i;
for (i=0;i<len;i++)
 800a464:	42ac      	cmp	r4, r5
 800a466:	d1f9      	bne.n	800a45c <sendString+0xc>
 800a468:	bd38      	pop	{r3, r4, r5, pc}
 800a46a:	bf00      	nop

0800a46c <sendTab>:

}


void sendTab (void)
{
 800a46c:	b538      	push	{r3, r4, r5, lr}
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a46e:	4d0b      	ldr	r5, [pc, #44]	; (800a49c <sendTab+0x30>)
}


void sendTab (void)
{
  keyboardBuffer[3] = KEY_TAB;
 800a470:	4c0b      	ldr	r4, [pc, #44]	; (800a4a0 <sendTab+0x34>)
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a472:	682b      	ldr	r3, [r5, #0]
}


void sendTab (void)
{
  keyboardBuffer[3] = KEY_TAB;
 800a474:	222b      	movs	r2, #43	; 0x2b
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a476:	2b05      	cmp	r3, #5
}


void sendTab (void)
{
  keyboardBuffer[3] = KEY_TAB;
 800a478:	70e2      	strb	r2, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a47a:	d00a      	beq.n	800a492 <sendTab+0x26>
 800a47c:	682a      	ldr	r2, [r5, #0]
void sendTab (void)
{
  keyboardBuffer[3] = KEY_TAB;
  sendKeys(keyboardBuffer);   

  keyboardBuffer[0]=0;
 800a47e:	2300      	movs	r3, #0
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a480:	2a05      	cmp	r2, #5
void sendTab (void)
{
  keyboardBuffer[3] = KEY_TAB;
  sendKeys(keyboardBuffer);   

  keyboardBuffer[0]=0;
 800a482:	7023      	strb	r3, [r4, #0]
  keyboardBuffer[3]=0;
 800a484:	70e3      	strb	r3, [r4, #3]
keyboardBuffer[3]=0;
sendKeys(keyboardBuffer);
}

void sendKeys(uint8_t* buffer){
  if (bDeviceState == CONFIGURED)
 800a486:	d000      	beq.n	800a48a <sendTab+0x1e>
 800a488:	bd38      	pop	{r3, r4, r5, pc}
 800a48a:	4805      	ldr	r0, [pc, #20]	; (800a4a0 <sendTab+0x34>)
  sendKeys(keyboardBuffer);   

  keyboardBuffer[0]=0;
  keyboardBuffer[3]=0;
  sendKeys(keyboardBuffer);
}
 800a48c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a490:	e6e0      	b.n	800a254 <sendKeys.part.0>
 800a492:	4620      	mov	r0, r4
 800a494:	f7ff fede 	bl	800a254 <sendKeys.part.0>
 800a498:	e7f0      	b.n	800a47c <sendTab+0x10>
 800a49a:	bf00      	nop
 800a49c:	20002bf4 	.word	0x20002bf4
 800a4a0:	20002be8 	.word	0x20002be8
 800a4a4:	00000000 	.word	0x00000000

0800a4a8 <cmd_get_status>:

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

    output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 800a4a8:	4b0d      	ldr	r3, [pc, #52]	; (800a4e0 <cmd_get_status+0x38>)
        output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;

        return 0;
    }

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){
 800a4aa:	b4f0      	push	{r4, r5, r6, r7}

    output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 800a4ac:	681e      	ldr	r6, [r3, #0]
    output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 800a4ae:	681d      	ldr	r5, [r3, #0]
    output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 800a4b0:	681c      	ldr	r4, [r3, #0]
    output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 800a4b2:	681a      	ldr	r2, [r3, #0]
        return 0;
    }

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

    output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
 800a4b4:	2707      	movs	r7, #7
    output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 800a4b6:	4b0b      	ldr	r3, [pc, #44]	; (800a4e4 <cmd_get_status+0x3c>)
uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

    output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 800a4b8:	0a2d      	lsrs	r5, r5, #8
    output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 800a4ba:	0c24      	lsrs	r4, r4, #16
    output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 800a4bc:	0e12      	lsrs	r2, r2, #24
    }

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

    output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
 800a4be:	2000      	movs	r0, #0
        return 0;
    }

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

    output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
 800a4c0:	71cf      	strb	r7, [r1, #7]
    output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
 800a4c2:	724e      	strb	r6, [r1, #9]
    output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
 800a4c4:	728d      	strb	r5, [r1, #10]
    output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
 800a4c6:	72cc      	strb	r4, [r1, #11]
    output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
 800a4c8:	730a      	strb	r2, [r1, #12]
    }

uint8_t cmd_get_status(uint8_t *report,uint8_t *output){

    output[OUTPUT_CMD_RESULT_OFFSET]=FIRMWARE_VERSION&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
 800a4ca:	7208      	strb	r0, [r1, #8]
    output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 800a4cc:	881c      	ldrh	r4, [r3, #0]
 800a4ce:	789a      	ldrb	r2, [r3, #2]
 800a4d0:	f8a1 400d 	strh.w	r4, [r1, #13]
    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+9,(uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET+3,2);
 800a4d4:	3303      	adds	r3, #3
    output[OUTPUT_CMD_RESULT_OFFSET+1]=(FIRMWARE_VERSION>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
 800a4d6:	73ca      	strb	r2, [r1, #15]
    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+9,(uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET+3,2);
 800a4d8:	881b      	ldrh	r3, [r3, #0]

    return 0;
}
 800a4da:	bcf0      	pop	{r4, r5, r6, r7}
    output[OUTPUT_CMD_RESULT_OFFSET+2]=cardSerial&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+3]=(cardSerial>>8)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+4]=(cardSerial>>16)&0xFF;
    output[OUTPUT_CMD_RESULT_OFFSET+5]=(cardSerial>>24)&0xFF;
    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+6,(uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET,3);
    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+9,(uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET+3,2);
 800a4dc:	820b      	strh	r3, [r1, #16]

    return 0;
}
 800a4de:	4770      	bx	lr
 800a4e0:	20000714 	.word	0x20000714
 800a4e4:	0801e800 	.word	0x0801e800

0800a4e8 <cmd_get_password_retry_count>:


uint8_t cmd_get_password_retry_count(uint8_t *report,uint8_t *output){
 800a4e8:	b510      	push	{r4, lr}
 800a4ea:	460c      	mov	r4, r1

    output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();
 800a4ec:	f7f7 fcea 	bl	8001ec4 <getPasswordRetryCount>
 800a4f0:	71e0      	strb	r0, [r4, #7]

    return 0;
}
 800a4f2:	2000      	movs	r0, #0
 800a4f4:	bd10      	pop	{r4, pc}
 800a4f6:	bf00      	nop

0800a4f8 <cmd_get_user_password_retry_count>:

uint8_t cmd_get_user_password_retry_count(uint8_t *report,uint8_t *output){
 800a4f8:	b510      	push	{r4, lr}
 800a4fa:	460c      	mov	r4, r1

        output[OUTPUT_CMD_RESULT_OFFSET]=getUserPasswordRetryCount();
 800a4fc:	f7f7 fcfc 	bl	8001ef8 <getUserPasswordRetryCount>
 800a500:	71e0      	strb	r0, [r4, #7]

        return 0;
}
 800a502:	2000      	movs	r0, #0
 800a504:	bd10      	pop	{r4, pc}
 800a506:	bf00      	nop

0800a508 <cmd_write_to_slot>:


uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){
 800a508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a50c:	b090      	sub	sp, #64	; 0x40
 800a50e:	4604      	mov	r4, r0

    uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
    uint8_t slot_tmp[64];//this is will be the new slot contents
    uint8_t slot_name[15];

    memset(slot_tmp,0,64);
 800a510:	2240      	movs	r2, #64	; 0x40

        return 0;
}


uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){
 800a512:	460f      	mov	r7, r1

    uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
    uint8_t slot_tmp[64];//this is will be the new slot contents
    uint8_t slot_name[15];

    memset(slot_tmp,0,64);
 800a514:	4668      	mov	r0, sp
 800a516:	2100      	movs	r1, #0
}


uint8_t cmd_write_to_slot(uint8_t *report,uint8_t *output){

    uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
 800a518:	7865      	ldrb	r5, [r4, #1]
    uint8_t slot_tmp[64];//this is will be the new slot contents
    uint8_t slot_name[15];

    memset(slot_tmp,0,64);
 800a51a:	f002 fa7d 	bl	800ca18 <memset>
    slot_tmp[0]=0x01; //marks slot as programmed
 800a51e:	2201      	movs	r2, #1
 800a520:	f88d 2000 	strb.w	r2, [sp]
    memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,51);
 800a524:	1ca3      	adds	r3, r4, #2
 800a526:	f104 0032 	add.w	r0, r4, #50	; 0x32
 800a52a:	446a      	add	r2, sp
 800a52c:	f8d3 8000 	ldr.w	r8, [r3]
 800a530:	f8d3 c004 	ldr.w	ip, [r3, #4]
 800a534:	6899      	ldr	r1, [r3, #8]
 800a536:	68de      	ldr	r6, [r3, #12]
 800a538:	3310      	adds	r3, #16
 800a53a:	4283      	cmp	r3, r0
 800a53c:	f8c2 8000 	str.w	r8, [r2]
 800a540:	f8c2 c004 	str.w	ip, [r2, #4]
 800a544:	6091      	str	r1, [r2, #8]
 800a546:	60d6      	str	r6, [r2, #12]
 800a548:	f102 0210 	add.w	r2, r2, #16
 800a54c:	d1ee      	bne.n	800a52c <cmd_write_to_slot+0x24>
 800a54e:	8818      	ldrh	r0, [r3, #0]
 800a550:	7899      	ldrb	r1, [r3, #2]
    memcpy(slot_name,report+CMD_WTS_SLOT_NAME_OFFSET,15);

    if(slot_name[0] == 0){
 800a552:	78a3      	ldrb	r3, [r4, #2]
    uint8_t slot_tmp[64];//this is will be the new slot contents
    uint8_t slot_name[15];

    memset(slot_tmp,0,64);
    slot_tmp[0]=0x01; //marks slot as programmed
    memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,51);
 800a554:	8010      	strh	r0, [r2, #0]
 800a556:	7091      	strb	r1, [r2, #2]
    memcpy(slot_name,report+CMD_WTS_SLOT_NAME_OFFSET,15);

    if(slot_name[0] == 0){
 800a558:	b16b      	cbz	r3, 800a576 <cmd_write_to_slot+0x6e>
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NO_NAME_ERROR;
        return 1;
    }

    if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
 800a55a:	f1a5 0310 	sub.w	r3, r5, #16
 800a55e:	2b03      	cmp	r3, #3
 800a560:	d90f      	bls.n	800a582 <cmd_write_to_slot+0x7a>
            set_counter_value(hotp_slot_counters[slot_no], counter);
            write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
            

	}
	else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
 800a562:	f1a5 0320 	sub.w	r3, r5, #32
 800a566:	2b0f      	cmp	r3, #15
 800a568:	d924      	bls.n	800a5b4 <cmd_write_to_slot+0xac>
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
		

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a56a:	2302      	movs	r3, #2


	}


	return 0;
 800a56c:	2000      	movs	r0, #0
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
		

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a56e:	71bb      	strb	r3, [r7, #6]

	}


	return 0;
}
 800a570:	b010      	add	sp, #64	; 0x40
 800a572:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    slot_tmp[0]=0x01; //marks slot as programmed
    memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,51);
    memcpy(slot_name,report+CMD_WTS_SLOT_NAME_OFFSET,15);

    if(slot_name[0] == 0){
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NO_NAME_ERROR;
 800a576:	2307      	movs	r3, #7
        return 1;
 800a578:	2001      	movs	r0, #1
    slot_tmp[0]=0x01; //marks slot as programmed
    memcpy(slot_tmp+1,report+CMD_WTS_SLOT_NAME_OFFSET,51);
    memcpy(slot_name,report+CMD_WTS_SLOT_NAME_OFFSET,15);

    if(slot_name[0] == 0){
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NO_NAME_ERROR;
 800a57a:	71bb      	strb	r3, [r7, #6]

	}


	return 0;
}
 800a57c:	b010      	add	sp, #64	; 0x40
 800a57e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    }

    if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
        slot_no=slot_no&0x0F;
        
        uint64_t counter = getu64(report+CMD_WTS_COUNTER_OFFSET);
 800a582:	f104 0033 	add.w	r0, r4, #51	; 0x33
 800a586:	f7f6 f87d 	bl	8000684 <getu64>
 800a58a:	460b      	mov	r3, r1
            set_counter_value(hotp_slot_counters[slot_no], counter);
 800a58c:	4910      	ldr	r1, [pc, #64]	; (800a5d0 <cmd_write_to_slot+0xc8>)
 800a58e:	f005 050f 	and.w	r5, r5, #15
    }

    if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
        slot_no=slot_no&0x0F;
        
        uint64_t counter = getu64(report+CMD_WTS_COUNTER_OFFSET);
 800a592:	4602      	mov	r2, r0
            set_counter_value(hotp_slot_counters[slot_no], counter);
 800a594:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
 800a598:	f7ff fc76 	bl	8009e88 <set_counter_value>
            write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 800a59c:	4b0d      	ldr	r3, [pc, #52]	; (800a5d4 <cmd_write_to_slot+0xcc>)
 800a59e:	4668      	mov	r0, sp
 800a5a0:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 800a5a4:	2240      	movs	r2, #64	; 0x40
 800a5a6:	b289      	uxth	r1, r1
 800a5a8:	f7ff fd80 	bl	800a0ac <write_to_slot>


	}


	return 0;
 800a5ac:	2000      	movs	r0, #0
}
 800a5ae:	b010      	add	sp, #64	; 0x40
 800a5b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	}
	else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
		slot_no=slot_no&0x0F;
		
		write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 800a5b4:	4b08      	ldr	r3, [pc, #32]	; (800a5d8 <cmd_write_to_slot+0xd0>)
 800a5b6:	f005 050f 	and.w	r5, r5, #15
 800a5ba:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 800a5be:	4668      	mov	r0, sp
 800a5c0:	b289      	uxth	r1, r1
 800a5c2:	2240      	movs	r2, #64	; 0x40
 800a5c4:	f7ff fd72 	bl	800a0ac <write_to_slot>


	}


	return 0;
 800a5c8:	2000      	movs	r0, #0
}
 800a5ca:	b010      	add	sp, #64	; 0x40
 800a5cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5d0:	200001f4 	.word	0x200001f4
 800a5d4:	20000278 	.word	0x20000278
 800a5d8:	2000023c 	.word	0x2000023c

0800a5dc <cmd_read_slot_name>:


uint8_t cmd_read_slot_name(uint8_t *report,uint8_t *output){
 800a5dc:	b430      	push	{r4, r5}
 
	uint8_t slot_no=report[1];
 800a5de:	7843      	ldrb	r3, [r0, #1]
	uint64_t counter;

	if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
 800a5e0:	f1a3 0210 	sub.w	r2, r3, #16
 800a5e4:	2a03      	cmp	r2, #3
 800a5e6:	d80c      	bhi.n	800a602 <cmd_read_slot_name+0x26>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 800a5e8:	4a18      	ldr	r2, [pc, #96]	; (800a64c <cmd_read_slot_name+0x70>)
		}

	}
	else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 800a5ea:	f003 030f 	and.w	r3, r3, #15
 800a5ee:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
		if (is_programmed==0x01){
 800a5f2:	7800      	ldrb	r0, [r0, #0]
 800a5f4:	2801      	cmp	r0, #1
 800a5f6:	d010      	beq.n	800a61a <cmd_read_slot_name+0x3e>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
		if (is_programmed==0x01){
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
		} else {
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 800a5f8:	2303      	movs	r3, #3
 800a5fa:	718b      	strb	r3, [r1, #6]

	}


	return 0;
}
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	bc30      	pop	{r4, r5}
 800a600:	4770      	bx	lr
		} else {
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
		}

	}
	else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
 800a602:	f1a3 0220 	sub.w	r2, r3, #32
 800a606:	2a0f      	cmp	r2, #15
 800a608:	d81b      	bhi.n	800a642 <cmd_read_slot_name+0x66>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 800a60a:	4a11      	ldr	r2, [pc, #68]	; (800a650 <cmd_read_slot_name+0x74>)
 800a60c:	f003 030f 	and.w	r3, r3, #15
 800a610:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
		if (is_programmed==0x01){
 800a614:	7800      	ldrb	r0, [r0, #0]
 800a616:	2801      	cmp	r0, #1
 800a618:	d1ee      	bne.n	800a5f8 <cmd_read_slot_name+0x1c>
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(totp_slots[slot_no]+SLOT_NAME_OFFSET),15);
 800a61a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a61e:	1dca      	adds	r2, r1, #7
 800a620:	f853 5f01 	ldr.w	r5, [r3, #1]!
 800a624:	685c      	ldr	r4, [r3, #4]
 800a626:	6898      	ldr	r0, [r3, #8]
 800a628:	f8c1 5007 	str.w	r5, [r1, #7]
 800a62c:	f8c1 000f 	str.w	r0, [r1, #15]
 800a630:	f8c1 400b 	str.w	r4, [r1, #11]
 800a634:	8999      	ldrh	r1, [r3, #12]
 800a636:	7b9b      	ldrb	r3, [r3, #14]
 800a638:	8191      	strh	r1, [r2, #12]
 800a63a:	7393      	strb	r3, [r2, #14]

	}


	return 0;
}
 800a63c:	2000      	movs	r0, #0
 800a63e:	bc30      	pop	{r4, r5}
 800a640:	4770      	bx	lr
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
		}

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a642:	2302      	movs	r3, #2
 800a644:	718b      	strb	r3, [r1, #6]

	}


	return 0;
}
 800a646:	2000      	movs	r0, #0
 800a648:	bc30      	pop	{r4, r5}
 800a64a:	4770      	bx	lr
 800a64c:	200001e8 	.word	0x200001e8
 800a650:	20000200 	.word	0x20000200

0800a654 <cmd_read_slot>:


uint8_t cmd_read_slot(uint8_t *report,uint8_t *output){
 800a654:	b5f0      	push	{r4, r5, r6, r7, lr}
	
	uint8_t slot_no=report[1];
 800a656:	7843      	ldrb	r3, [r0, #1]

	return 0;
}


uint8_t cmd_read_slot(uint8_t *report,uint8_t *output){
 800a658:	b083      	sub	sp, #12
	
	uint8_t slot_no=report[1];
    uint64_t counter;

    if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
 800a65a:	f1a3 0210 	sub.w	r2, r3, #16
 800a65e:	2a03      	cmp	r2, #3

	return 0;
}


uint8_t cmd_read_slot(uint8_t *report,uint8_t *output){
 800a660:	460c      	mov	r4, r1
	
	uint8_t slot_no=report[1];
    uint64_t counter;

    if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
 800a662:	d80c      	bhi.n	800a67e <cmd_read_slot+0x2a>
            slot_no=slot_no&0x0F;
            uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 800a664:	4a3c      	ldr	r2, [pc, #240]	; (800a758 <cmd_read_slot+0x104>)
 800a666:	f003 030f 	and.w	r3, r3, #15
 800a66a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
            if (is_programmed==0x01){
 800a66e:	7809      	ldrb	r1, [r1, #0]
 800a670:	2901      	cmp	r1, #1
 800a672:	d03f      	beq.n	800a6f4 <cmd_read_slot+0xa0>
                memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(hotp_slots[slot_no]+CONFIG_OFFSET),1);
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+16,(uint8_t *)(hotp_slots[slot_no]+TOKEN_ID_OFFSET),13);
                    counter=get_counter_value(hotp_slot_counters[slot_no]);
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+29,&counter,8);
        } else {
                    output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 800a674:	2303      	movs	r3, #3
 800a676:	71a3      	strb	r3, [r4, #6]

    }


    return 0;
}
 800a678:	2000      	movs	r0, #0
 800a67a:	b003      	add	sp, #12
 800a67c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        } else {
                    output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
            }

    }
    else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
 800a67e:	f1a3 0220 	sub.w	r2, r3, #32
 800a682:	2a0f      	cmp	r2, #15
 800a684:	d831      	bhi.n	800a6ea <cmd_read_slot+0x96>
        slot_no=slot_no&0x0F;
        uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 800a686:	4a35      	ldr	r2, [pc, #212]	; (800a75c <cmd_read_slot+0x108>)
 800a688:	f003 030f 	and.w	r3, r3, #15
 800a68c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
        if (is_programmed==0x01){
 800a690:	7809      	ldrb	r1, [r1, #0]
 800a692:	2901      	cmp	r1, #1
 800a694:	d1ee      	bne.n	800a674 <cmd_read_slot+0x20>
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(totp_slots[slot_no]+SLOT_NAME_OFFSET),15);
 800a696:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
        memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(totp_slots[slot_no]+CONFIG_OFFSET),1);
 800a69a:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    }
    else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
        slot_no=slot_no&0x0F;
        uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
        if (is_programmed==0x01){
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(totp_slots[slot_no]+SLOT_NAME_OFFSET),15);
 800a69e:	f851 cf01 	ldr.w	ip, [r1, #1]!
 800a6a2:	684f      	ldr	r7, [r1, #4]
 800a6a4:	688e      	ldr	r6, [r1, #8]
 800a6a6:	f8c4 c007 	str.w	ip, [r4, #7]
 800a6aa:	f8c4 700b 	str.w	r7, [r4, #11]
 800a6ae:	f8c4 600f 	str.w	r6, [r4, #15]
 800a6b2:	898e      	ldrh	r6, [r1, #12]
 800a6b4:	7b89      	ldrb	r1, [r1, #14]
 800a6b6:	f8a4 6013 	strh.w	r6, [r4, #19]
 800a6ba:	7561      	strb	r1, [r4, #21]
        memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(totp_slots[slot_no]+CONFIG_OFFSET),1);
 800a6bc:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+16,(uint8_t *)(totp_slots[slot_no]+TOKEN_ID_OFFSET),13);
 800a6c0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
        slot_no=slot_no&0x0F;
        uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
        if (is_programmed==0x01){
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(totp_slots[slot_no]+SLOT_NAME_OFFSET),15);
        memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(totp_slots[slot_no]+CONFIG_OFFSET),1);
 800a6c4:	75a0      	strb	r0, [r4, #22]
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+16,(uint8_t *)(totp_slots[slot_no]+TOKEN_ID_OFFSET),13);
 800a6c6:	f851 7f25 	ldr.w	r7, [r1, #37]!
        memcpy(output+OUTPUT_CMD_RESULT_OFFSET+29,(uint8_t *)(totp_slots[slot_no]+INTERVAL_OFFSET),2);
 800a6ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        slot_no=slot_no&0x0F;
        uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
        if (is_programmed==0x01){
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(totp_slots[slot_no]+SLOT_NAME_OFFSET),15);
        memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(totp_slots[slot_no]+CONFIG_OFFSET),1);
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+16,(uint8_t *)(totp_slots[slot_no]+TOKEN_ID_OFFSET),13);
 800a6ce:	684e      	ldr	r6, [r1, #4]
 800a6d0:	688d      	ldr	r5, [r1, #8]
 800a6d2:	f8c4 7017 	str.w	r7, [r4, #23]
 800a6d6:	f8c4 601b 	str.w	r6, [r4, #27]
 800a6da:	f8c4 501f 	str.w	r5, [r4, #31]
 800a6de:	7b09      	ldrb	r1, [r1, #12]
 800a6e0:	f884 1023 	strb.w	r1, [r4, #35]	; 0x23
        memcpy(output+OUTPUT_CMD_RESULT_OFFSET+29,(uint8_t *)(totp_slots[slot_no]+INTERVAL_OFFSET),2);
 800a6e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a6e6:	84a3      	strh	r3, [r4, #36]	; 0x24
 800a6e8:	e7c6      	b.n	800a678 <cmd_read_slot+0x24>
                    output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
            }

    }
    else{
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a6ea:	2302      	movs	r3, #2

    }


    return 0;
}
 800a6ec:	2000      	movs	r0, #0
                    output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
            }

    }
    else{
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a6ee:	718b      	strb	r3, [r1, #6]

    }


    return 0;
}
 800a6f0:	b003      	add	sp, #12
 800a6f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

    if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
            slot_no=slot_no&0x0F;
            uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
            if (is_programmed==0x01){
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
 800a6f4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
                memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(hotp_slots[slot_no]+CONFIG_OFFSET),1);
 800a6f8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]

    if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
            slot_no=slot_no&0x0F;
            uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
            if (is_programmed==0x01){
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
 800a6fc:	f851 ef01 	ldr.w	lr, [r1, #1]!
                memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(hotp_slots[slot_no]+CONFIG_OFFSET),1);
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+16,(uint8_t *)(hotp_slots[slot_no]+TOKEN_ID_OFFSET),13);
 800a700:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]

    if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
            slot_no=slot_no&0x0F;
            uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
            if (is_programmed==0x01){
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
 800a704:	684f      	ldr	r7, [r1, #4]
 800a706:	688e      	ldr	r6, [r1, #8]
 800a708:	f8c4 e007 	str.w	lr, [r4, #7]
 800a70c:	f8c4 700b 	str.w	r7, [r4, #11]
 800a710:	f8c4 600f 	str.w	r6, [r4, #15]
 800a714:	898e      	ldrh	r6, [r1, #12]
 800a716:	7b89      	ldrb	r1, [r1, #14]
 800a718:	f8a4 6013 	strh.w	r6, [r4, #19]
 800a71c:	7561      	strb	r1, [r4, #21]
                memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(hotp_slots[slot_no]+CONFIG_OFFSET),1);
 800a71e:	f895 1024 	ldrb.w	r1, [r5, #36]	; 0x24
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+16,(uint8_t *)(hotp_slots[slot_no]+TOKEN_ID_OFFSET),13);
                    counter=get_counter_value(hotp_slot_counters[slot_no]);
 800a722:	480f      	ldr	r0, [pc, #60]	; (800a760 <cmd_read_slot+0x10c>)
    if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
            slot_no=slot_no&0x0F;
            uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
            if (is_programmed==0x01){
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
                memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(hotp_slots[slot_no]+CONFIG_OFFSET),1);
 800a724:	75a1      	strb	r1, [r4, #22]
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+16,(uint8_t *)(hotp_slots[slot_no]+TOKEN_ID_OFFSET),13);
 800a726:	f852 7f25 	ldr.w	r7, [r2, #37]!
                    counter=get_counter_value(hotp_slot_counters[slot_no]);
 800a72a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
            slot_no=slot_no&0x0F;
            uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
            if (is_programmed==0x01){
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET,(uint8_t *)(hotp_slots[slot_no]+SLOT_NAME_OFFSET),15);
                memcpy(output+OUTPUT_CMD_RESULT_OFFSET+15,(uint8_t *)(hotp_slots[slot_no]+CONFIG_OFFSET),1);
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+16,(uint8_t *)(hotp_slots[slot_no]+TOKEN_ID_OFFSET),13);
 800a72e:	6856      	ldr	r6, [r2, #4]
 800a730:	6895      	ldr	r5, [r2, #8]
 800a732:	f8c4 7017 	str.w	r7, [r4, #23]
 800a736:	f8c4 601b 	str.w	r6, [r4, #27]
 800a73a:	f8c4 501f 	str.w	r5, [r4, #31]
 800a73e:	7b12      	ldrb	r2, [r2, #12]
 800a740:	f884 2023 	strb.w	r2, [r4, #35]	; 0x23
                    counter=get_counter_value(hotp_slot_counters[slot_no]);
 800a744:	f7ff fb18 	bl	8009d78 <get_counter_value>
 800a748:	ab02      	add	r3, sp, #8
 800a74a:	e963 0102 	strd	r0, r1, [r3, #-8]!
                    memcpy(output+OUTPUT_CMD_RESULT_OFFSET+29,&counter,8);
 800a74e:	466b      	mov	r3, sp
 800a750:	cb03      	ldmia	r3!, {r0, r1}
 800a752:	6260      	str	r0, [r4, #36]	; 0x24
 800a754:	62a1      	str	r1, [r4, #40]	; 0x28
 800a756:	e78f      	b.n	800a678 <cmd_read_slot+0x24>
 800a758:	200001e8 	.word	0x200001e8
 800a75c:	20000200 	.word	0x20000200
 800a760:	200001f4 	.word	0x200001f4

0800a764 <cmd_get_code>:

    return 0;
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
 800a764:	b570      	push	{r4, r5, r6, lr}
 800a766:	4604      	mov	r4, r0
 800a768:	b082      	sub	sp, #8
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 800a76a:	3002      	adds	r0, #2

    return 0;
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
 800a76c:	460d      	mov	r5, r1
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 800a76e:	f7f5 ff89 	bl	8000684 <getu64>
 800a772:	4602      	mov	r2, r0
	uint32_t result=0;
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
 800a774:	7860      	ldrb	r0, [r4, #1]
}


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
 800a776:	460b      	mov	r3, r1
	uint32_t result=0;
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
 800a778:	f1a0 0110 	sub.w	r1, r0, #16


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
	uint32_t result=0;
 800a77c:	2400      	movs	r4, #0
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
 800a77e:	2903      	cmp	r1, #3


uint8_t cmd_get_code(uint8_t *report,uint8_t *output){
	
	uint64_t challenge=getu64(report+CMD_GC_CHALLENGE_OFFSET);
	uint32_t result=0;
 800a780:	9401      	str	r4, [sp, #4]
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
 800a782:	d80c      	bhi.n	800a79e <cmd_get_code+0x3a>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 800a784:	4e1e      	ldr	r6, [pc, #120]	; (800a800 <cmd_get_code+0x9c>)
	

	uint8_t slot_no=report[CMD_GC_SLOT_NUMBER_OFFSET];
	
	if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
		slot_no=slot_no&0x0F;
 800a786:	f000 040f 	and.w	r4, r0, #15
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
 800a78a:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
		if (is_programmed==0x01){
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	2b01      	cmp	r3, #1
 800a792:	d019      	beq.n	800a7c8 <cmd_get_code+0x64>
			
			
			
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 800a794:	2303      	movs	r3, #3
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}


	return 0;
}
 800a796:	2000      	movs	r0, #0
			
			
			
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;
 800a798:	71ab      	strb	r3, [r5, #6]
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}


	return 0;
}
 800a79a:	b002      	add	sp, #8
 800a79c:	bd70      	pop	{r4, r5, r6, pc}
		}
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
 800a79e:	f1a0 0120 	sub.w	r1, r0, #32
 800a7a2:	290f      	cmp	r1, #15
 800a7a4:	d80b      	bhi.n	800a7be <cmd_get_code+0x5a>
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 800a7a6:	4e17      	ldr	r6, [pc, #92]	; (800a804 <cmd_get_code+0xa0>)
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
		slot_no=slot_no&0x0F;
 800a7a8:	f000 040f 	and.w	r4, r0, #15
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
 800a7ac:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
		if (is_programmed==0x01){
 800a7b0:	7809      	ldrb	r1, [r1, #0]
 800a7b2:	2901      	cmp	r1, #1
 800a7b4:	d1ee      	bne.n	800a794 <cmd_get_code+0x30>
			result=get_code_from_totp_slot(slot_no,challenge);
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f7ff fd1e 	bl	800a1f8 <get_code_from_totp_slot>
 800a7bc:	e007      	b.n	800a7ce <cmd_get_code+0x6a>
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a7be:	2302      	movs	r3, #2
	}


	return 0;
}
 800a7c0:	2000      	movs	r0, #0
		else
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_SLOT_NOT_PROGRAMMED;

	}
	else{
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a7c2:	71ab      	strb	r3, [r5, #6]
	}


	return 0;
}
 800a7c4:	b002      	add	sp, #8
 800a7c6:	bd70      	pop	{r4, r5, r6, pc}
	if (slot_no>=0x10&&slot_no<=0x10+NUMBER_OF_HOTP_SLOTS){//HOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(hotp_slots[slot_no]));
		if (is_programmed==0x01){
			
			result=get_code_from_hotp_slot(slot_no);
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	f7ff fbfd 	bl	8009fc8 <get_code_from_hotp_slot>
	}
	else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01){
			result=get_code_from_totp_slot(slot_no,challenge);
 800a7ce:	aa02      	add	r2, sp, #8
 800a7d0:	f842 0d04 	str.w	r0, [r2, #-4]!
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
 800a7d4:	6810      	ldr	r0, [r2, #0]
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
 800a7d6:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
	else if (slot_no>=0x20&&slot_no<=0x20+NUMBER_OF_TOTP_SLOTS){//TOTP slot
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01){
			result=get_code_from_totp_slot(slot_no,challenge);
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
 800a7da:	f8c5 0007 	str.w	r0, [r5, #7]
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
 800a7de:	f853 4f24 	ldr.w	r4, [r3, #36]!
 800a7e2:	6858      	ldr	r0, [r3, #4]
 800a7e4:	6899      	ldr	r1, [r3, #8]
 800a7e6:	f8c5 000f 	str.w	r0, [r5, #15]
 800a7ea:	f8c5 400b 	str.w	r4, [r5, #11]
 800a7ee:	f8c5 1013 	str.w	r1, [r5, #19]
 800a7f2:	899b      	ldrh	r3, [r3, #12]
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}


	return 0;
}
 800a7f4:	2000      	movs	r0, #0
		slot_no=slot_no&0x0F;
		uint8_t is_programmed=*((uint8_t *)(totp_slots[slot_no]));
		if (is_programmed==0x01){
			result=get_code_from_totp_slot(slot_no,challenge);
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET,&result,4);
			memcpy(output+OUTPUT_CMD_RESULT_OFFSET+4,(uint8_t *)totp_slots[slot_no]+CONFIG_OFFSET,14);
 800a7f6:	f8a5 3017 	strh.w	r3, [r5, #23]
		output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
	}


	return 0;
}
 800a7fa:	b002      	add	sp, #8
 800a7fc:	bd70      	pop	{r4, r5, r6, pc}
 800a7fe:	bf00      	nop
 800a800:	200001e8 	.word	0x200001e8
 800a804:	20000200 	.word	0x20000200

0800a808 <cmd_write_config>:


uint8_t cmd_write_config(uint8_t *report,uint8_t *output){
 800a808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a80a:	b091      	sub	sp, #68	; 0x44
 800a80c:	4605      	mov	r5, r0
	
	uint8_t slot_tmp[64]; //this will be the new slot contents
	memset(slot_tmp,0,64);
 800a80e:	2100      	movs	r1, #0
 800a810:	4668      	mov	r0, sp
 800a812:	2240      	movs	r2, #64	; 0x40
 800a814:	f002 f900 	bl	800ca18 <memset>

	memcpy(slot_tmp,report+1,64);
 800a818:	1c6c      	adds	r4, r5, #1
 800a81a:	f105 0741 	add.w	r7, r5, #65	; 0x41
 800a81e:	466e      	mov	r6, sp
 800a820:	6820      	ldr	r0, [r4, #0]
 800a822:	6861      	ldr	r1, [r4, #4]
 800a824:	68a2      	ldr	r2, [r4, #8]
 800a826:	68e3      	ldr	r3, [r4, #12]
 800a828:	4635      	mov	r5, r6
 800a82a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a82c:	3410      	adds	r4, #16
 800a82e:	42bc      	cmp	r4, r7
 800a830:	462e      	mov	r6, r5
 800a832:	d1f5      	bne.n	800a820 <cmd_write_config+0x18>

	write_to_slot(slot_tmp,GLOBAL_CONFIG_OFFSET, 64);
 800a834:	4668      	mov	r0, sp
 800a836:	2100      	movs	r1, #0
 800a838:	2240      	movs	r2, #64	; 0x40
 800a83a:	f7ff fc37 	bl	800a0ac <write_to_slot>
	
	return 0;
	
}
 800a83e:	2000      	movs	r0, #0
 800a840:	b011      	add	sp, #68	; 0x44
 800a842:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a844 <cmd_erase_slot>:


uint8_t cmd_erase_slot(uint8_t *report,uint8_t *output){
 800a844:	b530      	push	{r4, r5, lr}

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
 800a846:	7844      	ldrb	r4, [r0, #1]
	return 0;
	
}


uint8_t cmd_erase_slot(uint8_t *report,uint8_t *output){
 800a848:	b091      	sub	sp, #68	; 0x44
 800a84a:	460d      	mov	r5, r1

	uint8_t slot_no=report[CMD_WTS_SLOT_NUMBER_OFFSET];
	uint8_t slot_tmp[64];

	memset(slot_tmp,0xFF,64);
 800a84c:	4668      	mov	r0, sp
 800a84e:	21ff      	movs	r1, #255	; 0xff
 800a850:	2240      	movs	r2, #64	; 0x40
 800a852:	f002 f8e1 	bl	800ca18 <memset>
	

    if (slot_no >= 0x10 && slot_no <= 0x10+NUMBER_OF_HOTP_SLOTS) //HOTP slot
 800a856:	f1a4 0310 	sub.w	r3, r4, #16
 800a85a:	2b03      	cmp	r3, #3
 800a85c:	d908      	bls.n	800a870 <cmd_erase_slot+0x2c>
    {
        slot_no=slot_no & 0x0F;
        write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
        erase_counter(slot_no);
    }
    else if (slot_no >= 0x20 && slot_no <= 0x20+NUMBER_OF_TOTP_SLOTS) //TOTP slot
 800a85e:	f1a4 0320 	sub.w	r3, r4, #32
 800a862:	2b0f      	cmp	r3, #15
 800a864:	d914      	bls.n	800a890 <cmd_erase_slot+0x4c>
        slot_no=slot_no & 0x0F;
        write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
    }
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a866:	2302      	movs	r3, #2
    }
    return 0;
}
 800a868:	2000      	movs	r0, #0
        slot_no=slot_no & 0x0F;
        write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
    }
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
 800a86a:	71ab      	strb	r3, [r5, #6]
    }
    return 0;
}
 800a86c:	b011      	add	sp, #68	; 0x44
 800a86e:	bd30      	pop	{r4, r5, pc}
	

    if (slot_no >= 0x10 && slot_no <= 0x10+NUMBER_OF_HOTP_SLOTS) //HOTP slot
    {
        slot_no=slot_no & 0x0F;
        write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 800a870:	4b0e      	ldr	r3, [pc, #56]	; (800a8ac <cmd_erase_slot+0x68>)
	memset(slot_tmp,0xFF,64);
	

    if (slot_no >= 0x10 && slot_no <= 0x10+NUMBER_OF_HOTP_SLOTS) //HOTP slot
    {
        slot_no=slot_no & 0x0F;
 800a872:	f004 040f 	and.w	r4, r4, #15
        write_to_slot(slot_tmp, hotp_slot_offsets[slot_no], 64);
 800a876:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800a87a:	4668      	mov	r0, sp
 800a87c:	b289      	uxth	r1, r1
 800a87e:	2240      	movs	r2, #64	; 0x40
 800a880:	f7ff fc14 	bl	800a0ac <write_to_slot>
        erase_counter(slot_no);
 800a884:	4620      	mov	r0, r4
 800a886:	f7ff fc01 	bl	800a08c <erase_counter>
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
    }
    return 0;
}
 800a88a:	2000      	movs	r0, #0
 800a88c:	b011      	add	sp, #68	; 0x44
 800a88e:	bd30      	pop	{r4, r5, pc}
        erase_counter(slot_no);
    }
    else if (slot_no >= 0x20 && slot_no <= 0x20+NUMBER_OF_TOTP_SLOTS) //TOTP slot
    {
        slot_no=slot_no & 0x0F;
        write_to_slot(slot_tmp, totp_slot_offsets[slot_no], 64);
 800a890:	4b07      	ldr	r3, [pc, #28]	; (800a8b0 <cmd_erase_slot+0x6c>)
 800a892:	f004 040f 	and.w	r4, r4, #15
 800a896:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800a89a:	4668      	mov	r0, sp
 800a89c:	b289      	uxth	r1, r1
 800a89e:	2240      	movs	r2, #64	; 0x40
 800a8a0:	f7ff fc04 	bl	800a0ac <write_to_slot>
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
    }
    return 0;
}
 800a8a4:	2000      	movs	r0, #0
 800a8a6:	b011      	add	sp, #68	; 0x44
 800a8a8:	bd30      	pop	{r4, r5, pc}
 800a8aa:	bf00      	nop
 800a8ac:	20000278 	.word	0x20000278
 800a8b0:	2000023c 	.word	0x2000023c

0800a8b4 <cmd_first_authenticate>:

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 800a8b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	uint8_t res=1;	
	uint8_t card_password[26];
	
    memset(card_password,0,26);
    memcpy(card_password,report+1,25);
 800a8b8:	4605      	mov	r5, r0
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
    }
    return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 800a8ba:	4607      	mov	r7, r0
	
	uint8_t res=1;	
	uint8_t card_password[26];
	
    memset(card_password,0,26);
    memcpy(card_password,report+1,25);
 800a8bc:	f855 0f01 	ldr.w	r0, [r5, #1]!
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
    }
    return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 800a8c0:	b088      	sub	sp, #32
	
	uint8_t res=1;	
	uint8_t card_password[26];
	
    memset(card_password,0,26);
    memcpy(card_password,report+1,25);
 800a8c2:	68eb      	ldr	r3, [r5, #12]
 800a8c4:	68aa      	ldr	r2, [r5, #8]
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_SLOT;
    }
    return 0;
}

uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
 800a8c6:	4688      	mov	r8, r1
	
	uint8_t res=1;	
	uint8_t card_password[26];
	
    memset(card_password,0,26);
    memcpy(card_password,report+1,25);
 800a8c8:	6869      	ldr	r1, [r5, #4]
 800a8ca:	ac01      	add	r4, sp, #4
uint8_t cmd_first_authenticate(uint8_t *report,uint8_t *output){
	
	uint8_t res=1;	
	uint8_t card_password[26];
	
    memset(card_password,0,26);
 800a8cc:	2600      	movs	r6, #0
 800a8ce:	f8ad 601c 	strh.w	r6, [sp, #28]
    memcpy(card_password,report+1,25);
 800a8d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a8d4:	6928      	ldr	r0, [r5, #16]
 800a8d6:	6969      	ldr	r1, [r5, #20]
 800a8d8:	7e2b      	ldrb	r3, [r5, #24]
 800a8da:	c403      	stmia	r4!, {r0, r1}
    
    res = cardAuthenticate(card_password);
 800a8dc:	a801      	add	r0, sp, #4
	
	uint8_t res=1;	
	uint8_t card_password[26];
	
    memset(card_password,0,26);
    memcpy(card_password,report+1,25);
 800a8de:	7023      	strb	r3, [r4, #0]
    
    res = cardAuthenticate(card_password);
 800a8e0:	f7f7 fa54 	bl	8001d8c <cardAuthenticate>
    
    if (res==TRUE){
 800a8e4:	2801      	cmp	r0, #1
	uint8_t card_password[26];
	
    memset(card_password,0,26);
    memcpy(card_password,report+1,25);
    
    res = cardAuthenticate(card_password);
 800a8e6:	4604      	mov	r4, r0
    
    if (res==TRUE){
 800a8e8:	d006      	beq.n	800a8f8 <cmd_first_authenticate+0x44>
        tmp_password_set=1;
        getAID();
        return 0;
    }
    else{
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800a8ea:	2304      	movs	r3, #4
 800a8ec:	f888 3006 	strb.w	r3, [r8, #6]
        return 1; //wrong card password
 800a8f0:	2001      	movs	r0, #1
    }
}
 800a8f2:	b008      	add	sp, #32
 800a8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    memcpy(card_password,report+1,25);
    
    res = cardAuthenticate(card_password);
    
    if (res==TRUE){
        memcpy(temp_password,report+26,25);
 800a8f8:	f857 0f1a 	ldr.w	r0, [r7, #26]!
 800a8fc:	4d08      	ldr	r5, [pc, #32]	; (800a920 <cmd_first_authenticate+0x6c>)
 800a8fe:	6879      	ldr	r1, [r7, #4]
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	68ba      	ldr	r2, [r7, #8]
 800a904:	f897 e018 	ldrb.w	lr, [r7, #24]
 800a908:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a90a:	6938      	ldr	r0, [r7, #16]
 800a90c:	6979      	ldr	r1, [r7, #20]
        tmp_password_set=1;
 800a90e:	4b05      	ldr	r3, [pc, #20]	; (800a924 <cmd_first_authenticate+0x70>)
    memcpy(card_password,report+1,25);
    
    res = cardAuthenticate(card_password);
    
    if (res==TRUE){
        memcpy(temp_password,report+26,25);
 800a910:	c503      	stmia	r5!, {r0, r1}
 800a912:	f885 e000 	strb.w	lr, [r5]
        tmp_password_set=1;
 800a916:	701c      	strb	r4, [r3, #0]
        getAID();
 800a918:	f7f7 fa06 	bl	8001d28 <getAID>
        return 0;
 800a91c:	4630      	mov	r0, r6
 800a91e:	e7e8      	b.n	800a8f2 <cmd_first_authenticate+0x3e>
 800a920:	20003404 	.word	0x20003404
 800a924:	20002bf0 	.word	0x20002bf0

0800a928 <cmd_user_authenticate>:
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
        return 1; //wrong card password
    }
}

uint8_t cmd_user_authenticate(uint8_t *report,uint8_t *output){
 800a928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

    uint8_t res=1;
    uint8_t user_password[26];

    memset(user_password,0,26);
    memcpy(user_password,report+1,25);
 800a92c:	4605      	mov	r5, r0
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
        return 1; //wrong card password
    }
}

uint8_t cmd_user_authenticate(uint8_t *report,uint8_t *output){
 800a92e:	4606      	mov	r6, r0

    uint8_t res=1;
    uint8_t user_password[26];

    memset(user_password,0,26);
    memcpy(user_password,report+1,25);
 800a930:	f855 0f01 	ldr.w	r0, [r5, #1]!
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
        return 1; //wrong card password
    }
}

uint8_t cmd_user_authenticate(uint8_t *report,uint8_t *output){
 800a934:	b088      	sub	sp, #32

    uint8_t res=1;
    uint8_t user_password[26];

    memset(user_password,0,26);
    memcpy(user_password,report+1,25);
 800a936:	68eb      	ldr	r3, [r5, #12]
 800a938:	68aa      	ldr	r2, [r5, #8]
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
        return 1; //wrong card password
    }
}

uint8_t cmd_user_authenticate(uint8_t *report,uint8_t *output){
 800a93a:	4688      	mov	r8, r1

    uint8_t res=1;
    uint8_t user_password[26];

    memset(user_password,0,26);
    memcpy(user_password,report+1,25);
 800a93c:	6869      	ldr	r1, [r5, #4]
 800a93e:	ac01      	add	r4, sp, #4
uint8_t cmd_user_authenticate(uint8_t *report,uint8_t *output){

    uint8_t res=1;
    uint8_t user_password[26];

    memset(user_password,0,26);
 800a940:	2700      	movs	r7, #0
 800a942:	f8ad 701c 	strh.w	r7, [sp, #28]
    memcpy(user_password,report+1,25);
 800a946:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a948:	6928      	ldr	r0, [r5, #16]
 800a94a:	6969      	ldr	r1, [r5, #20]
 800a94c:	7e2b      	ldrb	r3, [r5, #24]
 800a94e:	c403      	stmia	r4!, {r0, r1}

    res = res=userAuthenticate(user_password);
 800a950:	a801      	add	r0, sp, #4

    uint8_t res=1;
    uint8_t user_password[26];

    memset(user_password,0,26);
    memcpy(user_password,report+1,25);
 800a952:	7023      	strb	r3, [r4, #0]

    res = res=userAuthenticate(user_password);
 800a954:	f7f7 fa30 	bl	8001db8 <userAuthenticate>

    if (res==0){
 800a958:	4605      	mov	r5, r0
 800a95a:	b130      	cbz	r0, 800a96a <cmd_user_authenticate+0x42>
        tmp_user_password_set=1;
        getAID();
        return 0;
    }
    else{
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800a95c:	2304      	movs	r3, #4
        return 1; //wrong card password
 800a95e:	2001      	movs	r0, #1
        tmp_user_password_set=1;
        getAID();
        return 0;
    }
    else{
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800a960:	f888 3006 	strb.w	r3, [r8, #6]
        return 1; //wrong card password
    }
}
 800a964:	b008      	add	sp, #32
 800a966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    memcpy(user_password,report+1,25);

    res = res=userAuthenticate(user_password);

    if (res==0){
        memcpy(temp_user_password,report+26,25);
 800a96a:	f856 0f1a 	ldr.w	r0, [r6, #26]!
 800a96e:	4c09      	ldr	r4, [pc, #36]	; (800a994 <cmd_user_authenticate+0x6c>)
 800a970:	6871      	ldr	r1, [r6, #4]
 800a972:	68b2      	ldr	r2, [r6, #8]
 800a974:	68f3      	ldr	r3, [r6, #12]
 800a976:	7e37      	ldrb	r7, [r6, #24]
 800a978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a97a:	6930      	ldr	r0, [r6, #16]
 800a97c:	6971      	ldr	r1, [r6, #20]
        tmp_user_password_set=1;
 800a97e:	4b06      	ldr	r3, [pc, #24]	; (800a998 <cmd_user_authenticate+0x70>)
    memcpy(user_password,report+1,25);

    res = res=userAuthenticate(user_password);

    if (res==0){
        memcpy(temp_user_password,report+26,25);
 800a980:	c403      	stmia	r4!, {r0, r1}
        tmp_user_password_set=1;
 800a982:	2201      	movs	r2, #1
    memcpy(user_password,report+1,25);

    res = res=userAuthenticate(user_password);

    if (res==0){
        memcpy(temp_user_password,report+26,25);
 800a984:	7027      	strb	r7, [r4, #0]
        tmp_user_password_set=1;
 800a986:	705a      	strb	r2, [r3, #1]
        getAID();
 800a988:	f7f7 f9ce 	bl	8001d28 <getAID>
        return 0;
 800a98c:	4628      	mov	r0, r5
    }
    else{
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
        return 1; //wrong card password
    }
}
 800a98e:	b008      	add	sp, #32
 800a990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a994:	20003420 	.word	0x20003420
 800a998:	20002bf0 	.word	0x20002bf0

0800a99c <cmd_change_user_pin>:


uint8_t cmd_change_user_pin (uint8_t *report, uint8_t *output)
{
 800a99c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
    memset(new_pin, 0, 26);

    memcpy(old_pin, report+1 , 25);
 800a9a0:	4607      	mov	r7, r0
    }
}


uint8_t cmd_change_user_pin (uint8_t *report, uint8_t *output)
{
 800a9a2:	4606      	mov	r6, r0
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
    memset(new_pin, 0, 26);

    memcpy(old_pin, report+1 , 25);
 800a9a4:	f857 0f01 	ldr.w	r0, [r7, #1]!
    }
}


uint8_t cmd_change_user_pin (uint8_t *report, uint8_t *output)
{
 800a9a8:	b08e      	sub	sp, #56	; 0x38
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
    memset(new_pin, 0, 26);

    memcpy(old_pin, report+1 , 25);
 800a9aa:	68ba      	ldr	r2, [r7, #8]
 800a9ac:	68fb      	ldr	r3, [r7, #12]
    }
}


uint8_t cmd_change_user_pin (uint8_t *report, uint8_t *output)
{
 800a9ae:	4688      	mov	r8, r1
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
    memset(new_pin, 0, 26);

    memcpy(old_pin, report+1 , 25);
 800a9b0:	6879      	ldr	r1, [r7, #4]
{
    uint8_t res = 1;
    uint8_t old_pin[26];
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
 800a9b2:	f04f 0e00 	mov.w	lr, #0
    memset(new_pin, 0, 26);

    memcpy(old_pin, report+1 , 25);
 800a9b6:	466d      	mov	r5, sp
{
    uint8_t res = 1;
    uint8_t old_pin[26];
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
 800a9b8:	f8ad e018 	strh.w	lr, [sp, #24]
    memset(new_pin, 0, 26);

    memcpy(old_pin, report+1 , 25);
 800a9bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a9be:	6938      	ldr	r0, [r7, #16]
 800a9c0:	6979      	ldr	r1, [r7, #20]
    memcpy(new_pin, report+26 , 25);
 800a9c2:	ac07      	add	r4, sp, #28
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
    memset(new_pin, 0, 26);

    memcpy(old_pin, report+1 , 25);
 800a9c4:	c503      	stmia	r5!, {r0, r1}
    memcpy(new_pin, report+26 , 25);
 800a9c6:	f856 0f1a 	ldr.w	r0, [r6, #26]!
    uint8_t res = 1;
    uint8_t old_pin[26];
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
    memset(new_pin, 0, 26);
 800a9ca:	f8ad e034 	strh.w	lr, [sp, #52]	; 0x34

    memcpy(old_pin, report+1 , 25);
    memcpy(new_pin, report+26 , 25);
 800a9ce:	6871      	ldr	r1, [r6, #4]
 800a9d0:	68b2      	ldr	r2, [r6, #8]
 800a9d2:	68f3      	ldr	r3, [r6, #12]
 800a9d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a9d6:	6930      	ldr	r0, [r6, #16]
 800a9d8:	6971      	ldr	r1, [r6, #20]
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
    memset(new_pin, 0, 26);

    memcpy(old_pin, report+1 , 25);
 800a9da:	7e3b      	ldrb	r3, [r7, #24]
    memcpy(new_pin, report+26 , 25);
 800a9dc:	c403      	stmia	r4!, {r0, r1}
 800a9de:	7e32      	ldrb	r2, [r6, #24]

    res = userAuthenticate(old_pin);
 800a9e0:	4668      	mov	r0, sp
    uint8_t new_pin[26];

    memset(old_pin, 0, 26);
    memset(new_pin, 0, 26);

    memcpy(old_pin, report+1 , 25);
 800a9e2:	702b      	strb	r3, [r5, #0]
    memcpy(new_pin, report+26 , 25);
 800a9e4:	7022      	strb	r2, [r4, #0]

    res = userAuthenticate(old_pin);
 800a9e6:	f7f7 f9e7 	bl	8001db8 <userAuthenticate>
    if (res != 0 )
 800a9ea:	b130      	cbz	r0, 800a9fa <cmd_change_user_pin+0x5e>
    {
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800a9ec:	2304      	movs	r3, #4
 800a9ee:	f888 3006 	strb.w	r3, [r8, #6]
        return 1; //wrong card password
 800a9f2:	2001      	movs	r0, #1
    else 
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_ERROR_CHANGING_USER_PASSWORD;
        return 1;
    }
}
 800a9f4:	b00e      	add	sp, #56	; 0x38
 800a9f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    {
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
        return 1; //wrong card password
    }

    res = changeUserPin(old_pin, new_pin);
 800a9fa:	4668      	mov	r0, sp
 800a9fc:	a907      	add	r1, sp, #28
 800a9fe:	f7f7 fa31 	bl	8001e64 <changeUserPin>
    if (0 == res) {
 800aa02:	2800      	cmp	r0, #0
 800aa04:	d0f6      	beq.n	800a9f4 <cmd_change_user_pin+0x58>
        return 0;
    }
    else 
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_ERROR_CHANGING_USER_PASSWORD;
 800aa06:	230c      	movs	r3, #12
        return 1;
 800aa08:	2001      	movs	r0, #1
    if (0 == res) {
        return 0;
    }
    else 
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_ERROR_CHANGING_USER_PASSWORD;
 800aa0a:	f888 3006 	strb.w	r3, [r8, #6]
        return 1;
    }
}
 800aa0e:	b00e      	add	sp, #56	; 0x38
 800aa10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800aa14 <cmd_change_admin_pin>:

uint8_t cmd_change_admin_pin (uint8_t *report, uint8_t *output)
{
 800aa14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
 800aa18:	4607      	mov	r7, r0
        return 1;
    }
}

uint8_t cmd_change_admin_pin (uint8_t *report, uint8_t *output)
{
 800aa1a:	4606      	mov	r6, r0
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
 800aa1c:	f857 0f01 	ldr.w	r0, [r7, #1]!
        return 1;
    }
}

uint8_t cmd_change_admin_pin (uint8_t *report, uint8_t *output)
{
 800aa20:	b08e      	sub	sp, #56	; 0x38
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
 800aa22:	68ba      	ldr	r2, [r7, #8]
 800aa24:	68fb      	ldr	r3, [r7, #12]
        return 1;
    }
}

uint8_t cmd_change_admin_pin (uint8_t *report, uint8_t *output)
{
 800aa26:	4688      	mov	r8, r1
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
 800aa28:	6879      	ldr	r1, [r7, #4]
{
    uint8_t res = 1;
    uint8_t old_admin_pin[26];
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
 800aa2a:	f04f 0e00 	mov.w	lr, #0
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
 800aa2e:	466d      	mov	r5, sp
{
    uint8_t res = 1;
    uint8_t old_admin_pin[26];
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
 800aa30:	f8ad e018 	strh.w	lr, [sp, #24]
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
 800aa34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800aa36:	6938      	ldr	r0, [r7, #16]
 800aa38:	6979      	ldr	r1, [r7, #20]
    memcpy(new_admin_pin, report+26 , 25);
 800aa3a:	ac07      	add	r4, sp, #28
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
 800aa3c:	c503      	stmia	r5!, {r0, r1}
    memcpy(new_admin_pin, report+26 , 25);
 800aa3e:	f856 0f1a 	ldr.w	r0, [r6, #26]!
    uint8_t res = 1;
    uint8_t old_admin_pin[26];
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
    memset(new_admin_pin, 0, 26);
 800aa42:	f8ad e034 	strh.w	lr, [sp, #52]	; 0x34

    memcpy(old_admin_pin, report+1 , 25);
    memcpy(new_admin_pin, report+26 , 25);
 800aa46:	6871      	ldr	r1, [r6, #4]
 800aa48:	68b2      	ldr	r2, [r6, #8]
 800aa4a:	68f3      	ldr	r3, [r6, #12]
 800aa4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aa4e:	6930      	ldr	r0, [r6, #16]
 800aa50:	6971      	ldr	r1, [r6, #20]
 800aa52:	7e32      	ldrb	r2, [r6, #24]
 800aa54:	c403      	stmia	r4!, {r0, r1}
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
 800aa56:	7e3b      	ldrb	r3, [r7, #24]
    memcpy(new_admin_pin, report+26 , 25);
 800aa58:	7022      	strb	r2, [r4, #0]

    res = cardAuthenticate(old_admin_pin);
 800aa5a:	4668      	mov	r0, sp
    uint8_t new_admin_pin[26];

    memset(old_admin_pin, 0, 26);
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
 800aa5c:	702b      	strb	r3, [r5, #0]
    memcpy(new_admin_pin, report+26 , 25);

    res = cardAuthenticate(old_admin_pin);
 800aa5e:	f7f7 f995 	bl	8001d8c <cardAuthenticate>
    if (res != TRUE )
 800aa62:	2801      	cmp	r0, #1
    memset(new_admin_pin, 0, 26);

    memcpy(old_admin_pin, report+1 , 25);
    memcpy(new_admin_pin, report+26 , 25);

    res = cardAuthenticate(old_admin_pin);
 800aa64:	4604      	mov	r4, r0
    if (res != TRUE )
 800aa66:	d006      	beq.n	800aa76 <cmd_change_admin_pin+0x62>
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_WRONG_PASSWORD;
 800aa68:	2304      	movs	r3, #4
 800aa6a:	f888 3006 	strb.w	r3, [r8, #6]
        return 1;
 800aa6e:	2001      	movs	r0, #1
    else 
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_ERROR_CHANGING_ADMIN_PASSWORD;
        return 1;
    }
}
 800aa70:	b00e      	add	sp, #56	; 0x38
 800aa72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_WRONG_PASSWORD;
        return 1;
    }

    res = changeAdminPin(old_admin_pin, new_admin_pin);
 800aa76:	4668      	mov	r0, sp
 800aa78:	a907      	add	r1, sp, #28
 800aa7a:	f7f7 fa0b 	bl	8001e94 <changeAdminPin>
    if (0 == res) {
 800aa7e:	2800      	cmp	r0, #0
 800aa80:	d0f6      	beq.n	800aa70 <cmd_change_admin_pin+0x5c>
        return 0;
    }
    else 
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_ERROR_CHANGING_ADMIN_PASSWORD;
 800aa82:	230d      	movs	r3, #13
        return 1;
 800aa84:	4620      	mov	r0, r4
    if (0 == res) {
        return 0;
    }
    else 
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_ERROR_CHANGING_ADMIN_PASSWORD;
 800aa86:	f888 3006 	strb.w	r3, [r8, #6]
        return 1;
    }
}
 800aa8a:	b00e      	add	sp, #56	; 0x38
 800aa8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800aa90 <cmd_authorize>:

uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 800aa90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	if (tmp_password_set==1){
 800aa92:	4b0e      	ldr	r3, [pc, #56]	; (800aacc <cmd_authorize+0x3c>)
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_ERROR_CHANGING_ADMIN_PASSWORD;
        return 1;
    }
}

uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 800aa94:	4605      	mov	r5, r0
	
	if (tmp_password_set==1){
 800aa96:	781c      	ldrb	r4, [r3, #0]
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_ERROR_CHANGING_ADMIN_PASSWORD;
        return 1;
    }
}

uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
 800aa98:	460e      	mov	r6, r1
	
	if (tmp_password_set==1){
 800aa9a:	b2e4      	uxtb	r4, r4
 800aa9c:	2c01      	cmp	r4, #1
 800aa9e:	d001      	beq.n	800aaa4 <cmd_authorize+0x14>
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
            return 1;
	    }
	}

  	return 1;
 800aaa0:	2001      	movs	r0, #1
}
 800aaa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
	
	if (tmp_password_set==1){
        
        if (memcmp(report+5,temp_password,25)==0){	
 800aaa4:	3005      	adds	r0, #5
 800aaa6:	490a      	ldr	r1, [pc, #40]	; (800aad0 <cmd_authorize+0x40>)
 800aaa8:	2219      	movs	r2, #25
 800aaaa:	f001 ff1b 	bl	800c8e4 <memcmp>
 800aaae:	4607      	mov	r7, r0
 800aab0:	b118      	cbz	r0, 800aaba <cmd_authorize+0x2a>
            authorized_crc=getu32(report+1);
            return 0;
        } else {	
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800aab2:	2304      	movs	r3, #4
 800aab4:	71b3      	strb	r3, [r6, #6]
            return 1;
 800aab6:	4620      	mov	r0, r4
 800aab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
uint8_t cmd_authorize(uint8_t *report,uint8_t *output){
	
	if (tmp_password_set==1){
        
        if (memcmp(report+5,temp_password,25)==0){	
            authorized_crc=getu32(report+1);
 800aaba:	1c68      	adds	r0, r5, #1
 800aabc:	f7f5 fdd6 	bl	800066c <getu32>
 800aac0:	4b04      	ldr	r3, [pc, #16]	; (800aad4 <cmd_authorize+0x44>)
 800aac2:	4602      	mov	r2, r0
 800aac4:	601a      	str	r2, [r3, #0]
            return 0;
 800aac6:	4638      	mov	r0, r7
 800aac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aaca:	bf00      	nop
 800aacc:	20002bf0 	.word	0x20002bf0
 800aad0:	20003404 	.word	0x20003404
 800aad4:	20000288 	.word	0x20000288

0800aad8 <cmd_user_authorize>:
	}

  	return 1;
}

uint8_t cmd_user_authorize(uint8_t *report,uint8_t *output){
 800aad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    if (tmp_user_password_set==1){
 800aada:	4b0e      	ldr	r3, [pc, #56]	; (800ab14 <cmd_user_authorize+0x3c>)
	}

  	return 1;
}

uint8_t cmd_user_authorize(uint8_t *report,uint8_t *output){
 800aadc:	4605      	mov	r5, r0

    if (tmp_user_password_set==1){
 800aade:	785c      	ldrb	r4, [r3, #1]
	}

  	return 1;
}

uint8_t cmd_user_authorize(uint8_t *report,uint8_t *output){
 800aae0:	460e      	mov	r6, r1

    if (tmp_user_password_set==1){
 800aae2:	b2e4      	uxtb	r4, r4
 800aae4:	2c01      	cmp	r4, #1
 800aae6:	d001      	beq.n	800aaec <cmd_user_authorize+0x14>
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
        return 1;
        }
    }

	return 1;
 800aae8:	2001      	movs	r0, #1
}
 800aaea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

uint8_t cmd_user_authorize(uint8_t *report,uint8_t *output){

    if (tmp_user_password_set==1){

        if (memcmp(report+5,temp_user_password,25)==0){
 800aaec:	3005      	adds	r0, #5
 800aaee:	490a      	ldr	r1, [pc, #40]	; (800ab18 <cmd_user_authorize+0x40>)
 800aaf0:	2219      	movs	r2, #25
 800aaf2:	f001 fef7 	bl	800c8e4 <memcmp>
 800aaf6:	4607      	mov	r7, r0
 800aaf8:	b118      	cbz	r0, 800ab02 <cmd_user_authorize+0x2a>
            authorized_user_crc=getu32(report+1);
            return 0;
        } else {
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800aafa:	2304      	movs	r3, #4
 800aafc:	71b3      	strb	r3, [r6, #6]
        return 1;
 800aafe:	4620      	mov	r0, r4
 800ab00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
uint8_t cmd_user_authorize(uint8_t *report,uint8_t *output){

    if (tmp_user_password_set==1){

        if (memcmp(report+5,temp_user_password,25)==0){
            authorized_user_crc=getu32(report+1);
 800ab02:	1c68      	adds	r0, r5, #1
 800ab04:	f7f5 fdb2 	bl	800066c <getu32>
 800ab08:	4b04      	ldr	r3, [pc, #16]	; (800ab1c <cmd_user_authorize+0x44>)
 800ab0a:	4602      	mov	r2, r0
 800ab0c:	605a      	str	r2, [r3, #4]
            return 0;
 800ab0e:	4638      	mov	r0, r7
 800ab10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab12:	bf00      	nop
 800ab14:	20002bf0 	.word	0x20002bf0
 800ab18:	20003420 	.word	0x20003420
 800ab1c:	20000288 	.word	0x20000288

0800ab20 <cmd_factory_reset>:

	return 1;
}


uint8_t cmd_factory_reset(uint8_t* report, uint8_t* output) {
 800ab20:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t res=1;
    uint8_t admin_password[26];

    memset(admin_password, 0, 26);
    memcpy(admin_password, report+1, 25);
 800ab22:	4605      	mov	r5, r0
 800ab24:	f855 0f01 	ldr.w	r0, [r5, #1]!

	return 1;
}


uint8_t cmd_factory_reset(uint8_t* report, uint8_t* output) {
 800ab28:	b089      	sub	sp, #36	; 0x24
    uint8_t res=1;
    uint8_t admin_password[26];

    memset(admin_password, 0, 26);
    memcpy(admin_password, report+1, 25);
 800ab2a:	68eb      	ldr	r3, [r5, #12]
 800ab2c:	68aa      	ldr	r2, [r5, #8]

	return 1;
}


uint8_t cmd_factory_reset(uint8_t* report, uint8_t* output) {
 800ab2e:	460e      	mov	r6, r1
    uint8_t res=1;
    uint8_t admin_password[26];

    memset(admin_password, 0, 26);
    memcpy(admin_password, report+1, 25);
 800ab30:	6869      	ldr	r1, [r5, #4]
 800ab32:	ac01      	add	r4, sp, #4

uint8_t cmd_factory_reset(uint8_t* report, uint8_t* output) {
    uint8_t res=1;
    uint8_t admin_password[26];

    memset(admin_password, 0, 26);
 800ab34:	2700      	movs	r7, #0
 800ab36:	f8ad 701c 	strh.w	r7, [sp, #28]
    memcpy(admin_password, report+1, 25);
 800ab3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ab3c:	6928      	ldr	r0, [r5, #16]
 800ab3e:	6969      	ldr	r1, [r5, #20]
 800ab40:	7e2b      	ldrb	r3, [r5, #24]
 800ab42:	c403      	stmia	r4!, {r0, r1}

    res = factoryReset(admin_password);
 800ab44:	a801      	add	r0, sp, #4
uint8_t cmd_factory_reset(uint8_t* report, uint8_t* output) {
    uint8_t res=1;
    uint8_t admin_password[26];

    memset(admin_password, 0, 26);
    memcpy(admin_password, report+1, 25);
 800ab46:	7023      	strb	r3, [r4, #0]

    res = factoryReset(admin_password);
 800ab48:	f7f7 f94c 	bl	8001de4 <factoryReset>

    if (0==res) {
 800ab4c:	b2c0      	uxtb	r0, r0
 800ab4e:	b120      	cbz	r0, 800ab5a <cmd_factory_reset+0x3a>
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
        return 0;
    }
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800ab50:	2304      	movs	r3, #4
        return 1;
 800ab52:	2001      	movs	r0, #1
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
        return 0;
    }
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
 800ab54:	71b3      	strb	r3, [r6, #6]
        return 1;
    }
}
 800ab56:	b009      	add	sp, #36	; 0x24
 800ab58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy(admin_password, report+1, 25);

    res = factoryReset(admin_password);

    if (0==res) {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ab5a:	71b0      	strb	r0, [r6, #6]
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
        return 1;
    }
}
 800ab5c:	b009      	add	sp, #36	; 0x24
 800ab5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ab60 <cmd_set_time>:

uint8_t cmd_set_time(uint8_t *report,uint8_t *output){
 800ab60:	e92d 4730 	stmdb	sp!, {r4, r5, r8, r9, sl, lr}
 800ab64:	4680      	mov	r8, r0

	int err;
	uint64_t new_time = (getu64(report+CMD_DATA_OFFSET+1));
 800ab66:	3002      	adds	r0, #2
        output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_PASSWORD;
        return 1;
    }
}

uint8_t cmd_set_time(uint8_t *report,uint8_t *output){
 800ab68:	4689      	mov	r9, r1

	int err;
	uint64_t new_time = (getu64(report+CMD_DATA_OFFSET+1));
 800ab6a:	f7f5 fd8b 	bl	8000684 <getu64>
 800ab6e:	460d      	mov	r5, r1
 800ab70:	4604      	mov	r4, r0
	uint32_t old_time = get_time_value();
 800ab72:	f7ff f913 	bl	8009d9c <get_time_value>
 800ab76:	4682      	mov	sl, r0
        uint32_t new_time_minutes = (new_time - 1388534400)/60;
 800ab78:	a116      	add	r1, pc, #88	; (adr r1, 800abd4 <cmd_set_time+0x74>)
 800ab7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab7e:	1900      	adds	r0, r0, r4
 800ab80:	f04f 023c 	mov.w	r2, #60	; 0x3c
 800ab84:	f04f 0300 	mov.w	r3, #0
 800ab88:	eb41 0105 	adc.w	r1, r1, r5
 800ab8c:	f001 fac8 	bl	800c120 <__aeabi_uldivmod>

	if (0 == report[CMD_DATA_OFFSET])   // Check valid time only at check time
 800ab90:	f898 1001 	ldrb.w	r1, [r8, #1]
uint8_t cmd_set_time(uint8_t *report,uint8_t *output){

	int err;
	uint64_t new_time = (getu64(report+CMD_DATA_OFFSET+1));
	uint32_t old_time = get_time_value();
        uint32_t new_time_minutes = (new_time - 1388534400)/60;
 800ab94:	4602      	mov	r2, r0

	if (0 == report[CMD_DATA_OFFSET])   // Check valid time only at check time
 800ab96:	b911      	cbnz	r1, 800ab9e <cmd_set_time+0x3e>
  	{
		if(old_time==0){
 800ab98:	f1ba 0f00 	cmp.w	sl, #0
 800ab9c:	d006      	beq.n	800abac <cmd_set_time+0x4c>
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_TIMESTAMP_WARNING;
			return 1;
        	}
	}        
	
	if(old_time <= new_time_minutes || old_time == 0xffffffff || *((uint8_t *)(report+CMD_DATA_OFFSET)) == 1){
 800ab9e:	4592      	cmp	sl, r2
 800aba0:	d90a      	bls.n	800abb8 <cmd_set_time+0x58>
 800aba2:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800aba6:	d007      	beq.n	800abb8 <cmd_set_time+0x58>
 800aba8:	2901      	cmp	r1, #1
 800abaa:	d005      	beq.n	800abb8 <cmd_set_time+0x58>
        uint32_t new_time_minutes = (new_time - 1388534400)/60;

	if (0 == report[CMD_DATA_OFFSET])   // Check valid time only at check time
  	{
		if(old_time==0){
			output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_TIMESTAMP_WARNING;
 800abac:	2306      	movs	r3, #6
 800abae:	f889 3006 	strb.w	r3, [r9, #6]
			return 1;
 800abb2:	2001      	movs	r0, #1
 800abb4:	e8bd 8730 	ldmia.w	sp!, {r4, r5, r8, r9, sl, pc}
        	}
	}        
	
	if(old_time <= new_time_minutes || old_time == 0xffffffff || *((uint8_t *)(report+CMD_DATA_OFFSET)) == 1){
		current_time = new_time;
 800abb8:	4b05      	ldr	r3, [pc, #20]	; (800abd0 <cmd_set_time+0x70>)
		err = set_time_value(new_time_minutes);
 800abba:	4610      	mov	r0, r2
			return 1;
        	}
	}        
	
	if(old_time <= new_time_minutes || old_time == 0xffffffff || *((uint8_t *)(report+CMD_DATA_OFFSET)) == 1){
		current_time = new_time;
 800abbc:	e9c3 4500 	strd	r4, r5, [r3]
		err = set_time_value(new_time_minutes);
 800abc0:	f7ff f928 	bl	8009e14 <set_time_value>
		if(err) {
 800abc4:	2800      	cmp	r0, #0
 800abc6:	d1f1      	bne.n	800abac <cmd_set_time+0x4c>
	} else {
		 output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_TIMESTAMP_WARNING;
		return 1;
	}

}
 800abc8:	e8bd 8730 	ldmia.w	sp!, {r4, r5, r8, r9, sl, pc}
 800abcc:	f3af 8000 	nop.w
 800abd0:	20002c28 	.word	0x20002c28
 800abd4:	ad3ca580 	.word	0xad3ca580
 800abd8:	ffffffff 	.word	0xffffffff

0800abdc <cmd_getPasswordSafeStatus>:


uint8_t cmd_getPasswordSafeStatus(uint8_t *report,uint8_t *output)
{
 800abdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abde:	b085      	sub	sp, #20
    uint8_t  Data_u8[PWS_SLOT_COUNT];
    uint32_t Ret_u32;

    Ret_u32 = PWS_GetAllSlotStatus (Data_u8);
 800abe0:	4668      	mov	r0, sp

}


uint8_t cmd_getPasswordSafeStatus(uint8_t *report,uint8_t *output)
{
 800abe2:	460c      	mov	r4, r1
    uint8_t  Data_u8[PWS_SLOT_COUNT];
    uint32_t Ret_u32;

    Ret_u32 = PWS_GetAllSlotStatus (Data_u8);
 800abe4:	f001 f85c 	bl	800bca0 <PWS_GetAllSlotStatus>
    if (TRUE == Ret_u32)
 800abe8:	2801      	cmp	r0, #1
 800abea:	d004      	beq.n	800abf6 <cmd_getPasswordSafeStatus+0x1a>
      memcpy ( &output[OUTPUT_CMD_RESULT_OFFSET], Data_u8, PWS_SLOT_COUNT);
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
    }
    else 
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800abec:	2305      	movs	r3, #5
    }

    return (0);
}
 800abee:	2000      	movs	r0, #0
      memcpy ( &output[OUTPUT_CMD_RESULT_OFFSET], Data_u8, PWS_SLOT_COUNT);
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
    }
    else 
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800abf0:	71a3      	strb	r3, [r4, #6]
    }

    return (0);
}
 800abf2:	b005      	add	sp, #20
 800abf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint32_t Ret_u32;

    Ret_u32 = PWS_GetAllSlotStatus (Data_u8);
    if (TRUE == Ret_u32)
    {
      memcpy ( &output[OUTPUT_CMD_RESULT_OFFSET], Data_u8, PWS_SLOT_COUNT);
 800abf6:	466d      	mov	r5, sp
 800abf8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800abfa:	2700      	movs	r7, #0
    uint32_t Ret_u32;

    Ret_u32 = PWS_GetAllSlotStatus (Data_u8);
    if (TRUE == Ret_u32)
    {
      memcpy ( &output[OUTPUT_CMD_RESULT_OFFSET], Data_u8, PWS_SLOT_COUNT);
 800abfc:	f8c4 0007 	str.w	r0, [r4, #7]
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
    }

    return (0);
}
 800ac00:	2000      	movs	r0, #0
    uint32_t Ret_u32;

    Ret_u32 = PWS_GetAllSlotStatus (Data_u8);
    if (TRUE == Ret_u32)
    {
      memcpy ( &output[OUTPUT_CMD_RESULT_OFFSET], Data_u8, PWS_SLOT_COUNT);
 800ac02:	f8c4 100b 	str.w	r1, [r4, #11]
 800ac06:	f8c4 200f 	str.w	r2, [r4, #15]
 800ac0a:	f8c4 3013 	str.w	r3, [r4, #19]
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ac0e:	71a7      	strb	r7, [r4, #6]
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
    }

    return (0);
}
 800ac10:	b005      	add	sp, #20
 800ac12:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ac14 <cmd_getPasswordSafeSlotName>:

uint8_t cmd_getPasswordSafeSlotName(uint8_t *report,uint8_t *output)
{
 800ac14:	b510      	push	{r4, lr}
 800ac16:	460c      	mov	r4, r1
    uint32_t Ret_u32;

    Ret_u32 = PWS_GetSlotName (report[1], &output[OUTPUT_CMD_RESULT_OFFSET]);
 800ac18:	7840      	ldrb	r0, [r0, #1]
 800ac1a:	3107      	adds	r1, #7
 800ac1c:	f001 f866 	bl	800bcec <PWS_GetSlotName>
    if (TRUE == Ret_u32)
 800ac20:	2801      	cmp	r0, #1
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ac22:	bf0c      	ite	eq
 800ac24:	2300      	moveq	r3, #0
    }
    else
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800ac26:	2305      	movne	r3, #5
 800ac28:	71a3      	strb	r3, [r4, #6]
    }

    return (0);
}
 800ac2a:	2000      	movs	r0, #0
 800ac2c:	bd10      	pop	{r4, pc}
 800ac2e:	bf00      	nop

0800ac30 <cmd_getPasswordSafeSlotPassword>:

uint8_t cmd_getPasswordSafeSlotPassword(uint8_t *report,uint8_t *output)
{
 800ac30:	b510      	push	{r4, lr}
 800ac32:	460c      	mov	r4, r1
    uint32_t Ret_u32;

    Ret_u32 = PWS_GetSlotPassword (report[1],&output[OUTPUT_CMD_RESULT_OFFSET]);
 800ac34:	7840      	ldrb	r0, [r0, #1]
 800ac36:	3107      	adds	r1, #7
 800ac38:	f001 f88a 	bl	800bd50 <PWS_GetSlotPassword>
    if (TRUE == Ret_u32)
 800ac3c:	2801      	cmp	r0, #1
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ac3e:	bf0c      	ite	eq
 800ac40:	2300      	moveq	r3, #0
    }
    else
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800ac42:	2305      	movne	r3, #5
 800ac44:	71a3      	strb	r3, [r4, #6]
    }

    return (0);
}
 800ac46:	2000      	movs	r0, #0
 800ac48:	bd10      	pop	{r4, pc}
 800ac4a:	bf00      	nop

0800ac4c <cmd_getPasswordSafeSlotLoginName>:

uint8_t cmd_getPasswordSafeSlotLoginName(uint8_t *report,uint8_t *output)
{
 800ac4c:	b510      	push	{r4, lr}
 800ac4e:	460c      	mov	r4, r1
    uint32_t Ret_u32;

    Ret_u32 = PWS_GetSlotLoginName (report[1],&output[OUTPUT_CMD_RESULT_OFFSET]);
 800ac50:	7840      	ldrb	r0, [r0, #1]
 800ac52:	3107      	adds	r1, #7
 800ac54:	f001 f8ac 	bl	800bdb0 <PWS_GetSlotLoginName>
    if (TRUE == Ret_u32)
 800ac58:	2801      	cmp	r0, #1
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ac5a:	bf0c      	ite	eq
 800ac5c:	2300      	moveq	r3, #0
    }
    else
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800ac5e:	2305      	movne	r3, #5
 800ac60:	71a3      	strb	r3, [r4, #6]
    }

    return (0);
}
 800ac62:	2000      	movs	r0, #0
 800ac64:	bd10      	pop	{r4, pc}
 800ac66:	bf00      	nop

0800ac68 <cmd_setPasswordSafeSetSlotData_1>:

uint8_t cmd_setPasswordSafeSetSlotData_1(uint8_t *report,uint8_t *output)
{
 800ac68:	b510      	push	{r4, lr}
 800ac6a:	4602      	mov	r2, r0
 800ac6c:	460c      	mov	r4, r1
    uint32_t Ret_u32;

    // Slot name, Slot password. Don't write it into flash
    Ret_u32 = PWS_WriteSlotData_1 (report[1],&report[2],&report[2+PWS_SLOTNAME_LENGTH]);
 800ac6e:	7840      	ldrb	r0, [r0, #1]
 800ac70:	1c91      	adds	r1, r2, #2
 800ac72:	320d      	adds	r2, #13
 800ac74:	f001 f8c0 	bl	800bdf8 <PWS_WriteSlotData_1>

    if (TRUE == Ret_u32)
 800ac78:	2801      	cmp	r0, #1
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ac7a:	bf0c      	ite	eq
 800ac7c:	2300      	moveq	r3, #0
    }
    else
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800ac7e:	2305      	movne	r3, #5
 800ac80:	71a3      	strb	r3, [r4, #6]
    }

    return (0);
}
 800ac82:	2000      	movs	r0, #0
 800ac84:	bd10      	pop	{r4, pc}
 800ac86:	bf00      	nop

0800ac88 <cmd_setPasswordSafeSetSlotData_2>:

uint8_t cmd_setPasswordSafeSetSlotData_2(uint8_t *report,uint8_t *output)
{
 800ac88:	b510      	push	{r4, lr}
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	460c      	mov	r4, r1
    u32 Ret_u32;

    // Slot login name and write to flash
    Ret_u32 = PWS_WriteSlotData_2 (report[1], &report[2]);
 800ac8e:	7840      	ldrb	r0, [r0, #1]
 800ac90:	1c99      	adds	r1, r3, #2
 800ac92:	f001 f8f1 	bl	800be78 <PWS_WriteSlotData_2>

    if (TRUE == Ret_u32)
 800ac96:	2801      	cmp	r0, #1
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ac98:	bf0c      	ite	eq
 800ac9a:	2300      	moveq	r3, #0
    }
    else
    {
      output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800ac9c:	2305      	movne	r3, #5
 800ac9e:	71a3      	strb	r3, [r4, #6]
    }

    return (0);
}
 800aca0:	2000      	movs	r0, #0
 800aca2:	bd10      	pop	{r4, pc}

0800aca4 <cmd_getPasswordSafeEraseSlot>:

uint8_t cmd_getPasswordSafeEraseSlot(uint8_t *report,uint8_t *output)
{
 800aca4:	b510      	push	{r4, lr}
    u32 Ret_u32;

    Ret_u32 = PWS_EraseSlot (report[1]);
 800aca6:	7840      	ldrb	r0, [r0, #1]

    return (0);
}

uint8_t cmd_getPasswordSafeEraseSlot(uint8_t *report,uint8_t *output)
{
 800aca8:	460c      	mov	r4, r1
    u32 Ret_u32;

    Ret_u32 = PWS_EraseSlot (report[1]);
 800acaa:	f000 ff91 	bl	800bbd0 <PWS_EraseSlot>
    if (TRUE == Ret_u32)
 800acae:	2801      	cmp	r0, #1
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800acb0:	bf0c      	ite	eq
 800acb2:	2300      	moveq	r3, #0
    }
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800acb4:	2305      	movne	r3, #5
 800acb6:	71a3      	strb	r3, [r4, #6]
    }

    return (0);
}
 800acb8:	2000      	movs	r0, #0
 800acba:	bd10      	pop	{r4, pc}

0800acbc <cmd_getPasswordSafeEnable>:

uint8_t cmd_getPasswordSafeEnable(uint8_t *report,uint8_t *output)
{
 800acbc:	b510      	push	{r4, lr}
    u8 ret;

    ret = PWS_EnableAccess (&report[1]);
 800acbe:	3001      	adds	r0, #1

    return (0);
}

uint8_t cmd_getPasswordSafeEnable(uint8_t *report,uint8_t *output)
{
 800acc0:	460c      	mov	r4, r1
    u8 ret;

    ret = PWS_EnableAccess (&report[1]);
 800acc2:	f001 f91f 	bl	800bf04 <PWS_EnableAccess>
    output[OUTPUT_CMD_STATUS_OFFSET] = ret;
 800acc6:	71a0      	strb	r0, [r4, #6]
    return 0;
}
 800acc8:	2000      	movs	r0, #0
 800acca:	bd10      	pop	{r4, pc}

0800accc <cmd_getPasswordSafeInitKey>:

uint8_t cmd_getPasswordSafeInitKey(uint8_t *report,uint8_t *output)
{
 800accc:	b510      	push	{r4, lr}
 800acce:	460c      	mov	r4, r1
    u32 Ret_u32;

    Ret_u32 = PWS_InitKey ();
 800acd0:	f001 f94a 	bl	800bf68 <PWS_InitKey>
    if (TRUE == Ret_u32)
 800acd4:	2801      	cmp	r0, #1
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800acd6:	bf0c      	ite	eq
 800acd8:	2300      	moveq	r3, #0
    }
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800acda:	2305      	movne	r3, #5
 800acdc:	71a3      	strb	r3, [r4, #6]
    }

    return (0);
}
 800acde:	2000      	movs	r0, #0
 800ace0:	bd10      	pop	{r4, pc}
 800ace2:	bf00      	nop

0800ace4 <cmd_getPasswordSafeSendData>:

uint8_t cmd_getPasswordSafeSendData(uint8_t *report,uint8_t *output)
{
 800ace4:	b510      	push	{r4, lr}
 800ace6:	4603      	mov	r3, r0
 800ace8:	460c      	mov	r4, r1
    u32 Ret_u32;

    Ret_u32 = PWS_SendData (report[1],report[2]);
 800acea:	7840      	ldrb	r0, [r0, #1]
 800acec:	7899      	ldrb	r1, [r3, #2]
 800acee:	f001 f965 	bl	800bfbc <PWS_SendData>
    if (TRUE == Ret_u32)
 800acf2:	2801      	cmp	r0, #1
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800acf4:	bf0c      	ite	eq
 800acf6:	2300      	moveq	r3, #0
    }
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_AUTHORIZED;
 800acf8:	2305      	movne	r3, #5
 800acfa:	71a3      	strb	r3, [r4, #6]
    }

    return (0);
}
 800acfc:	2000      	movs	r0, #0
 800acfe:	bd10      	pop	{r4, pc}

0800ad00 <cmd_detectSmartCardAES>:

uint8_t cmd_detectSmartCardAES(uint8_t *report, uint8_t *output)
{
 800ad00:	b5f0      	push	{r4, r5, r6, r7, lr}
    unsigned short ret;
    unsigned char user_password[26];

    memset(user_password,0,26);
    memcpy(user_password, report+1, 25);
 800ad02:	4605      	mov	r5, r0
 800ad04:	f855 0f01 	ldr.w	r0, [r5, #1]!

    return (0);
}

uint8_t cmd_detectSmartCardAES(uint8_t *report, uint8_t *output)
{
 800ad08:	b089      	sub	sp, #36	; 0x24
    unsigned short ret;
    unsigned char user_password[26];

    memset(user_password,0,26);
    memcpy(user_password, report+1, 25);
 800ad0a:	68eb      	ldr	r3, [r5, #12]
 800ad0c:	68aa      	ldr	r2, [r5, #8]

    return (0);
}

uint8_t cmd_detectSmartCardAES(uint8_t *report, uint8_t *output)
{
 800ad0e:	460f      	mov	r7, r1
    unsigned short ret;
    unsigned char user_password[26];

    memset(user_password,0,26);
    memcpy(user_password, report+1, 25);
 800ad10:	6869      	ldr	r1, [r5, #4]
 800ad12:	ac01      	add	r4, sp, #4
uint8_t cmd_detectSmartCardAES(uint8_t *report, uint8_t *output)
{
    unsigned short ret;
    unsigned char user_password[26];

    memset(user_password,0,26);
 800ad14:	2600      	movs	r6, #0
 800ad16:	f8ad 601c 	strh.w	r6, [sp, #28]
    memcpy(user_password, report+1, 25);
 800ad1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ad1c:	6928      	ldr	r0, [r5, #16]
 800ad1e:	6969      	ldr	r1, [r5, #20]
 800ad20:	7e2b      	ldrb	r3, [r5, #24]
 800ad22:	c403      	stmia	r4!, {r0, r1}

    ret = CcidVerifyPin (2, user_password);
 800ad24:	a901      	add	r1, sp, #4
 800ad26:	2002      	movs	r0, #2
{
    unsigned short ret;
    unsigned char user_password[26];

    memset(user_password,0,26);
    memcpy(user_password, report+1, 25);
 800ad28:	7023      	strb	r3, [r4, #0]

    ret = CcidVerifyPin (2, user_password);
 800ad2a:	f7f6 fe79 	bl	8001a20 <CcidVerifyPin>
    if (APDU_ANSWER_COMMAND_CORRECT != ret) {
 800ad2e:	b280      	uxth	r0, r0
 800ad30:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 800ad34:	d004      	beq.n	800ad40 <cmd_detectSmartCardAES+0x40>
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_WRONG_PASSWORD;
 800ad36:	2304      	movs	r3, #4
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_SUPPORTED;
    }
    return (0);
}
 800ad38:	2000      	movs	r0, #0
    memset(user_password,0,26);
    memcpy(user_password, report+1, 25);

    ret = CcidVerifyPin (2, user_password);
    if (APDU_ANSWER_COMMAND_CORRECT != ret) {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_WRONG_PASSWORD;
 800ad3a:	71bb      	strb	r3, [r7, #6]
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_SUPPORTED;
    }
    return (0);
}
 800ad3c:	b009      	add	sp, #36	; 0x24
 800ad3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (APDU_ANSWER_COMMAND_CORRECT != ret) {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_WRONG_PASSWORD;
        return (0);
    }

    ret = isAesSupported ();
 800ad40:	f7f7 f8f4 	bl	8001f2c <isAesSupported>

    if (TRUE == ret)
 800ad44:	2801      	cmp	r0, #1
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
    }
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_SUPPORTED;
 800ad46:	bf18      	it	ne
 800ad48:	2308      	movne	r3, #8
    }
    return (0);
}
 800ad4a:	f04f 0000 	mov.w	r0, #0

    ret = isAesSupported ();

    if (TRUE == ret)
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ad4e:	bf0c      	ite	eq
 800ad50:	71be      	strbeq	r6, [r7, #6]
    }
    else
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_NOT_SUPPORTED;
 800ad52:	71bb      	strbne	r3, [r7, #6]
    }
    return (0);
}
 800ad54:	b009      	add	sp, #36	; 0x24
 800ad56:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ad58 <cmd_newAesKey>:

uint8_t cmd_newAesKey(uint8_t* report, uint8_t* output)
{
 800ad58:	b510      	push	{r4, lr}
 800ad5a:	460c      	mov	r4, r1
/*
    unsigned char admin_password[26];
    memset(admin_password, 0, 26);
    memcpy(admin_password, report+1, 25);
*/
    ret = BuildPasswordSafeKey_u32();
 800ad5c:	f001 f8a6 	bl	800beac <BuildPasswordSafeKey_u32>
    if (TRUE == ret)
 800ad60:	2801      	cmp	r0, #1
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ad62:	bf0c      	ite	eq
 800ad64:	2300      	moveq	r3, #0
    else
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_AES_CREATE_KEY_FAILED;
 800ad66:	230b      	movne	r3, #11
 800ad68:	71a3      	strb	r3, [r4, #6]
/*
    ret = BuildStorageKeys_u32 (admin_password);
    output[OUTPUT_CMD_STATUS_OFFSET] = ret;
    return (0);
*/
}
 800ad6a:	2000      	movs	r0, #0
 800ad6c:	bd10      	pop	{r4, pc}
 800ad6e:	bf00      	nop

0800ad70 <cmd_getProDebug>:


uint8_t cmd_getProDebug(uint8_t *report, uint8_t *output)
{
 800ad70:	b530      	push	{r4, r5, lr}
 800ad72:	b091      	sub	sp, #68	; 0x44
 800ad74:	460d      	mov	r5, r1
    u32 ret;

    unsigned char data[OUTPUT_CMD_RESULT_LENGTH];
    unsigned int data_length=0;
 800ad76:	2400      	movs	r4, #0

    GetDebug(data, &data_length);
 800ad78:	a901      	add	r1, sp, #4
 800ad7a:	a802      	add	r0, sp, #8
uint8_t cmd_getProDebug(uint8_t *report, uint8_t *output)
{
    u32 ret;

    unsigned char data[OUTPUT_CMD_RESULT_LENGTH];
    unsigned int data_length=0;
 800ad7c:	9401      	str	r4, [sp, #4]

    GetDebug(data, &data_length);
 800ad7e:	f000 fb41 	bl	800b404 <GetDebug>

    output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800ad82:	71ac      	strb	r4, [r5, #6]
    memcpy (output + OUTPUT_CMD_RESULT_OFFSET, data, data_length);
 800ad84:	1de8      	adds	r0, r5, #7
 800ad86:	a902      	add	r1, sp, #8
 800ad88:	9a01      	ldr	r2, [sp, #4]
 800ad8a:	f001 f945 	bl	800c018 <memcpy>
    return (0);
}
 800ad8e:	4620      	mov	r0, r4
 800ad90:	b011      	add	sp, #68	; 0x44
 800ad92:	bd30      	pop	{r4, r5, pc}

0800ad94 <parse_report>:
__IO uint8_t temp_user_password[25];
__IO uint8_t tmp_user_password_set=0;
__IO uint32_t authorized_user_crc=0xFFFFFFFF;


uint8_t parse_report(uint8_t *report,uint8_t *output){
 800ad94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad98:	4606      	mov	r6, r0
	uint8_t cmd_type=report[CMD_TYPE_OFFSET];
 800ad9a:	f810 7b3c 	ldrb.w	r7, [r0], #60
__IO uint8_t temp_user_password[25];
__IO uint8_t tmp_user_password_set=0;
__IO uint32_t authorized_user_crc=0xFFFFFFFF;


uint8_t parse_report(uint8_t *report,uint8_t *output){
 800ad9e:	460c      	mov	r4, r1



	//received_crc32=((uint32_t *)report)[KEYBOARD_FEATURE_COUNT/4-1];

	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
 800ada0:	f7f5 fc64 	bl	800066c <getu32>
 800ada4:	4680      	mov	r8, r0
	CRC_ResetDR();
 800ada6:	f7f9 fa9f 	bl	80042e8 <CRC_ResetDR>
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);
 800adaa:	210f      	movs	r1, #15
 800adac:	4630      	mov	r0, r6
 800adae:	f7f9 faa7 	bl	8004300 <CRC_CalcBlockCRC>

	memset(output,0,KEYBOARD_FEATURE_COUNT);
 800adb2:	2100      	movs	r1, #0

	//received_crc32=((uint32_t *)report)[KEYBOARD_FEATURE_COUNT/4-1];

	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);
 800adb4:	4605      	mov	r5, r0

	memset(output,0,KEYBOARD_FEATURE_COUNT);
 800adb6:	2240      	movs	r2, #64	; 0x40
 800adb8:	4620      	mov	r0, r4
 800adba:	f001 fe2d 	bl	800ca18 <memset>
	output[OUTPUT_CMD_TYPE_OFFSET]=cmd_type;

	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 800adbe:	0a29      	lsrs	r1, r5, #8
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 800adc0:	0c2a      	lsrs	r2, r5, #16
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 800adc2:	0e2b      	lsrs	r3, r5, #24

	if (calculated_crc32==received_crc32){
 800adc4:	4545      	cmp	r5, r8
	received_crc32=getu32(report+KEYBOARD_FEATURE_COUNT-4);
	CRC_ResetDR();
	calculated_crc32=CRC_CalcBlockCRC((uint32_t*) report, KEYBOARD_FEATURE_COUNT/4-1);

	memset(output,0,KEYBOARD_FEATURE_COUNT);
	output[OUTPUT_CMD_TYPE_OFFSET]=cmd_type;
 800adc6:	7067      	strb	r7, [r4, #1]

	output[OUTPUT_CMD_CRC_OFFSET]=calculated_crc32&0xFF;
 800adc8:	70a5      	strb	r5, [r4, #2]
	output[OUTPUT_CMD_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 800adca:	70e1      	strb	r1, [r4, #3]
	output[OUTPUT_CMD_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 800adcc:	7122      	strb	r2, [r4, #4]
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 800adce:	7163      	strb	r3, [r4, #5]

	if (calculated_crc32==received_crc32){
 800add0:	d015      	beq.n	800adfe <parse_report+0x6a>
            if (calculated_crc32==authorized_crc)
            authorized_crc=0xFFFFFFFF;

        }
        else
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;
 800add2:	2301      	movs	r3, #1
 800add4:	71a3      	strb	r3, [r4, #6]

        CRC_ResetDR();
 800add6:	f7f9 fa87 	bl	80042e8 <CRC_ResetDR>
        calculated_crc32=CRC_CalcBlockCRC((uint32_t*) output, KEYBOARD_FEATURE_COUNT/4-1);
 800adda:	4620      	mov	r0, r4
 800addc:	210f      	movs	r1, #15
 800adde:	f7f9 fa8f 	bl	8004300 <CRC_CalcBlockCRC>

        output[OUTPUT_CRC_OFFSET]=calculated_crc32&0xFF;
        output[OUTPUT_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 800ade2:	0a01      	lsrs	r1, r0, #8
        output[OUTPUT_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 800ade4:	0c02      	lsrs	r2, r0, #16
        output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 800ade6:	0e03      	lsrs	r3, r0, #24
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_WRONG_CRC;

        CRC_ResetDR();
        calculated_crc32=CRC_CalcBlockCRC((uint32_t*) output, KEYBOARD_FEATURE_COUNT/4-1);

        output[OUTPUT_CRC_OFFSET]=calculated_crc32&0xFF;
 800ade8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        output[OUTPUT_CRC_OFFSET+1]=(calculated_crc32>>8)&0xFF;
 800adec:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        output[OUTPUT_CRC_OFFSET+2]=(calculated_crc32>>16)&0xFF;
 800adf0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        output[OUTPUT_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;
 800adf4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f

        return 0;
    }
 800adf8:	2000      	movs	r0, #0
 800adfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	output[OUTPUT_CMD_CRC_OFFSET+3]=(calculated_crc32>>24)&0xFF;

	if (calculated_crc32==received_crc32){


		switch (cmd_type){
 800adfe:	2f6c      	cmp	r7, #108	; 0x6c
 800ae00:	f200 812b 	bhi.w	800b05a <parse_report+0x2c6>
 800ae04:	e8df f017 	tbh	[pc, r7, lsl #1]
 800ae08:	007f007a 	.word	0x007f007a
 800ae0c:	00a20087 	.word	0x00a20087
 800ae10:	0099008c 	.word	0x0099008c
 800ae14:	00b000a7 	.word	0x00b000a7
 800ae18:	00ba00b5 	.word	0x00ba00b5
 800ae1c:	00be0129 	.word	0x00be0129
 800ae20:	01290129 	.word	0x01290129
 800ae24:	00c800c3 	.word	0x00c800c3
 800ae28:	012900cc 	.word	0x012900cc
 800ae2c:	00d400d1 	.word	0x00d400d1
 800ae30:	00de00d9 	.word	0x00de00d9
 800ae34:	01290129 	.word	0x01290129
 800ae38:	01290129 	.word	0x01290129
 800ae3c:	01290129 	.word	0x01290129
 800ae40:	01290129 	.word	0x01290129
 800ae44:	01290129 	.word	0x01290129
 800ae48:	01290129 	.word	0x01290129
 800ae4c:	01290129 	.word	0x01290129
 800ae50:	01290129 	.word	0x01290129
 800ae54:	01290129 	.word	0x01290129
 800ae58:	01290129 	.word	0x01290129
 800ae5c:	01290129 	.word	0x01290129
 800ae60:	01290129 	.word	0x01290129
 800ae64:	01290129 	.word	0x01290129
 800ae68:	01290129 	.word	0x01290129
 800ae6c:	01290129 	.word	0x01290129
 800ae70:	01290129 	.word	0x01290129
 800ae74:	01290129 	.word	0x01290129
 800ae78:	01290129 	.word	0x01290129
 800ae7c:	01290129 	.word	0x01290129
 800ae80:	01290129 	.word	0x01290129
 800ae84:	01290129 	.word	0x01290129
 800ae88:	01290129 	.word	0x01290129
 800ae8c:	01290129 	.word	0x01290129
 800ae90:	01290129 	.word	0x01290129
 800ae94:	01290129 	.word	0x01290129
 800ae98:	01290129 	.word	0x01290129
 800ae9c:	01290129 	.word	0x01290129
 800aea0:	01290129 	.word	0x01290129
 800aea4:	01290129 	.word	0x01290129
 800aea8:	01290129 	.word	0x01290129
 800aeac:	01290129 	.word	0x01290129
 800aeb0:	01290129 	.word	0x01290129
 800aeb4:	01290129 	.word	0x01290129
 800aeb8:	01290129 	.word	0x01290129
 800aebc:	01290129 	.word	0x01290129
 800aec0:	01290129 	.word	0x01290129
 800aec4:	01290129 	.word	0x01290129
 800aec8:	00e800e3 	.word	0x00e800e3
 800aecc:	00f200ed 	.word	0x00f200ed
 800aed0:	00fc00f7 	.word	0x00fc00f7
 800aed4:	010a0101 	.word	0x010a0101
 800aed8:	0115010f 	.word	0x0115010f
 800aedc:	0122011d 	.word	0x0122011d
 800aee0:	006d      	.short	0x006d
        case CMD_NEW_AES_KEY:
            cmd_newAesKey(report, output);
            break;

        case GET_PRO_DEBUG:
            cmd_getProDebug(report, output);
 800aee2:	4630      	mov	r0, r6
 800aee4:	4621      	mov	r1, r4
 800aee6:	f7ff ff43 	bl	800ad70 <cmd_getProDebug>
            }
            
            if (not_authorized)
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NOT_AUTHORIZED;
            
            if (calculated_crc32==authorized_crc)
 800aeea:	4b60      	ldr	r3, [pc, #384]	; (800b06c <parse_report+0x2d8>)
 800aeec:	681a      	ldr	r2, [r3, #0]
 800aeee:	4295      	cmp	r5, r2
 800aef0:	f47f af71 	bne.w	800add6 <parse_report+0x42>
            authorized_crc=0xFFFFFFFF;
 800aef4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aef8:	601a      	str	r2, [r3, #0]
 800aefa:	e76c      	b.n	800add6 <parse_report+0x42>


		switch (cmd_type){

		case CMD_GET_STATUS:
			cmd_get_status(report,output);
 800aefc:	4630      	mov	r0, r6
 800aefe:	4621      	mov	r1, r4
 800af00:	f7ff fad2 	bl	800a4a8 <cmd_get_status>
			break;
 800af04:	e7f1      	b.n	800aeea <parse_report+0x156>

		case CMD_WRITE_TO_SLOT:
			if (calculated_crc32==authorized_crc)
 800af06:	4b59      	ldr	r3, [pc, #356]	; (800b06c <parse_report+0x2d8>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	429d      	cmp	r5, r3
 800af0c:	f000 80a8 	beq.w	800b060 <parse_report+0x2cc>
            break;

            }
            
            if (not_authorized)
            output[OUTPUT_CMD_STATUS_OFFSET]=CMD_STATUS_NOT_AUTHORIZED;
 800af10:	2305      	movs	r3, #5
 800af12:	71a3      	strb	r3, [r4, #6]
 800af14:	e7e9      	b.n	800aeea <parse_report+0x156>
			else
                not_authorized=1;
			break;

		case CMD_READ_SLOT_NAME:
			cmd_read_slot_name(report,output);
 800af16:	4630      	mov	r0, r6
 800af18:	4621      	mov	r1, r4
 800af1a:	f7ff fb5f 	bl	800a5dc <cmd_read_slot_name>
			break;
 800af1e:	e7e4      	b.n	800aeea <parse_report+0x156>
			//else
			//not_authorized=1;
			break;
			
		case CMD_GET_CODE:
			if(calculated_crc32==authorized_user_crc || *((uint8_t *)(SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET+3)) != 1)
 800af20:	4b52      	ldr	r3, [pc, #328]	; (800b06c <parse_report+0x2d8>)
 800af22:	685b      	ldr	r3, [r3, #4]
 800af24:	429d      	cmp	r5, r3
 800af26:	d003      	beq.n	800af30 <parse_report+0x19c>
 800af28:	4b51      	ldr	r3, [pc, #324]	; (800b070 <parse_report+0x2dc>)
 800af2a:	781b      	ldrb	r3, [r3, #0]
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d0ef      	beq.n	800af10 <parse_report+0x17c>
                cmd_get_code(report,output);
 800af30:	4630      	mov	r0, r6
 800af32:	4621      	mov	r1, r4
 800af34:	f7ff fc16 	bl	800a764 <cmd_get_code>
 800af38:	e7d7      	b.n	800aeea <parse_report+0x156>
			else
                not_authorized=1;
			break;
			
		case CMD_WRITE_CONFIG:
			if (calculated_crc32==authorized_crc)
 800af3a:	4b4c      	ldr	r3, [pc, #304]	; (800b06c <parse_report+0x2d8>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	429d      	cmp	r5, r3
 800af40:	d1e6      	bne.n	800af10 <parse_report+0x17c>
                cmd_write_config(report,output);
 800af42:	4630      	mov	r0, r6
 800af44:	4621      	mov	r1, r4
 800af46:	f7ff fc5f 	bl	800a808 <cmd_write_config>
 800af4a:	e7ce      	b.n	800aeea <parse_report+0x156>
			cmd_read_slot_name(report,output);
			break;
			
		case CMD_READ_SLOT:
			//if (calculated_crc32==authorized_crc)
			cmd_read_slot(report,output);
 800af4c:	4630      	mov	r0, r6
 800af4e:	4621      	mov	r1, r4
 800af50:	f7ff fb80 	bl	800a654 <cmd_read_slot>
			//else
			//not_authorized=1;
			break;
 800af54:	e7c9      	b.n	800aeea <parse_report+0x156>
			else
                not_authorized=1;
			break;
			
		case CMD_ERASE_SLOT:
			if (calculated_crc32==authorized_crc)
 800af56:	4b45      	ldr	r3, [pc, #276]	; (800b06c <parse_report+0x2d8>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	429d      	cmp	r5, r3
 800af5c:	d1d8      	bne.n	800af10 <parse_report+0x17c>
                cmd_erase_slot(report,output);
 800af5e:	4630      	mov	r0, r6
 800af60:	4621      	mov	r1, r4
 800af62:	f7ff fc6f 	bl	800a844 <cmd_erase_slot>
 800af66:	e7c0      	b.n	800aeea <parse_report+0x156>
			else
                not_authorized=1;
			break;
			
		case CMD_FIRST_AUTHENTICATE:
			cmd_first_authenticate(report,output);
 800af68:	4630      	mov	r0, r6
 800af6a:	4621      	mov	r1, r4
 800af6c:	f7ff fca2 	bl	800a8b4 <cmd_first_authenticate>
			break;
 800af70:	e7bb      	b.n	800aeea <parse_report+0x156>
			
		case CMD_AUTHORIZE:
			cmd_authorize(report,output);
 800af72:	4630      	mov	r0, r6
 800af74:	4621      	mov	r1, r4
 800af76:	f7ff fd8b 	bl	800aa90 <cmd_authorize>
			break;
 800af7a:	e7b6      	b.n	800aeea <parse_report+0x156>
}


uint8_t cmd_get_password_retry_count(uint8_t *report,uint8_t *output){

    output[OUTPUT_CMD_RESULT_OFFSET]=getPasswordRetryCount();
 800af7c:	f7f6 ffa2 	bl	8001ec4 <getPasswordRetryCount>
 800af80:	71e0      	strb	r0, [r4, #7]
 800af82:	e7b2      	b.n	800aeea <parse_report+0x156>
        case CMD_FACTORY_RESET:
            cmd_factory_reset(report, output);
            break;

		case CMD_SET_TIME:
			cmd_set_time(report,output);
 800af84:	4630      	mov	r0, r6
 800af86:	4621      	mov	r1, r4
 800af88:	f7ff fdea 	bl	800ab60 <cmd_set_time>
			break;	
 800af8c:	e7ad      	b.n	800aeea <parse_report+0x156>
		case CMD_GET_USER_PASSWORD_RETRY_COUNT:
			cmd_get_user_password_retry_count(report,output);
            break;

		case CMD_USER_AUTHENTICATE:
			cmd_user_authenticate(report,output);
 800af8e:	4630      	mov	r0, r6
 800af90:	4621      	mov	r1, r4
 800af92:	f7ff fcc9 	bl	800a928 <cmd_user_authenticate>
            break;
 800af96:	e7a8      	b.n	800aeea <parse_report+0x156>
    return 0;
}

uint8_t cmd_get_user_password_retry_count(uint8_t *report,uint8_t *output){

        output[OUTPUT_CMD_RESULT_OFFSET]=getUserPasswordRetryCount();
 800af98:	f7f6 ffae 	bl	8001ef8 <getUserPasswordRetryCount>
 800af9c:	71e0      	strb	r0, [r4, #7]
 800af9e:	e7a4      	b.n	800aeea <parse_report+0x156>
		case CMD_AUTHORIZE:
			cmd_authorize(report,output);
			break;
		
		case CMD_USER_AUTHORIZE:
            cmd_user_authorize(report,output);
 800afa0:	4630      	mov	r0, r6
 800afa2:	4621      	mov	r1, r4
 800afa4:	f7ff fd98 	bl	800aad8 <cmd_user_authorize>
            break;
 800afa8:	e79f      	b.n	800aeea <parse_report+0x156>


uint8_t cmd_lockDevice(uint8_t* report, uint8_t* output)
{
    // Disable password safe
    PWS_DisableKey ();
 800afaa:	f000 ffc5 	bl	800bf38 <PWS_DisableKey>
 800afae:	e79c      	b.n	800aeea <parse_report+0x156>
		case CMD_USER_AUTHENTICATE:
			cmd_user_authenticate(report,output);
            break;

        case CMD_FACTORY_RESET:
            cmd_factory_reset(report, output);
 800afb0:	4630      	mov	r0, r6
 800afb2:	4621      	mov	r1, r4
 800afb4:	f7ff fdb4 	bl	800ab20 <cmd_factory_reset>
            break;
 800afb8:	e797      	b.n	800aeea <parse_report+0x156>
        case GET_PRO_DEBUG:
            cmd_getProDebug(report, output);
            break;

        case CMD_CHANGE_USER_PIN:
            cmd_change_user_pin(report, output);
 800afba:	4630      	mov	r0, r6
 800afbc:	4621      	mov	r1, r4
 800afbe:	f7ff fced 	bl	800a99c <cmd_change_user_pin>
            break;
 800afc2:	e792      	b.n	800aeea <parse_report+0x156>

        case CMD_CHANGE_ADMIN_PIN:
            cmd_change_admin_pin(report, output);
 800afc4:	4630      	mov	r0, r6
 800afc6:	4621      	mov	r1, r4
 800afc8:	f7ff fd24 	bl	800aa14 <cmd_change_admin_pin>
            break;
 800afcc:	e78d      	b.n	800aeea <parse_report+0x156>
			cmd_set_time(report,output);
			break;	
	
        // Password Safe functions		
        case CMD_GET_PW_SAFE_SLOT_STATUS:
            cmd_getPasswordSafeStatus(report, output);
 800afce:	4630      	mov	r0, r6
 800afd0:	4621      	mov	r1, r4
 800afd2:	f7ff fe03 	bl	800abdc <cmd_getPasswordSafeStatus>
            break;
 800afd6:	e788      	b.n	800aeea <parse_report+0x156>
        case CMD_GET_PW_SAFE_SLOT_NAME:
            cmd_getPasswordSafeSlotName(report, output);
 800afd8:	4630      	mov	r0, r6
 800afda:	4621      	mov	r1, r4
 800afdc:	f7ff fe1a 	bl	800ac14 <cmd_getPasswordSafeSlotName>
            break;
 800afe0:	e783      	b.n	800aeea <parse_report+0x156>
        case CMD_GET_PW_SAFE_SLOT_PASSWORD:
            cmd_getPasswordSafeSlotPassword(report, output);
 800afe2:	4630      	mov	r0, r6
 800afe4:	4621      	mov	r1, r4
 800afe6:	f7ff fe23 	bl	800ac30 <cmd_getPasswordSafeSlotPassword>
            break;
 800afea:	e77e      	b.n	800aeea <parse_report+0x156>
        case CMD_GET_PW_SAFE_SLOT_LOGINNAME:
            cmd_getPasswordSafeSlotLoginName(report, output);
 800afec:	4630      	mov	r0, r6
 800afee:	4621      	mov	r1, r4
 800aff0:	f7ff fe2c 	bl	800ac4c <cmd_getPasswordSafeSlotLoginName>
            break;
 800aff4:	e779      	b.n	800aeea <parse_report+0x156>
        case CMD_SET_PW_SAFE_SLOT_DATA_1:
            cmd_setPasswordSafeSetSlotData_1(report, output);
 800aff6:	4630      	mov	r0, r6
 800aff8:	4621      	mov	r1, r4
 800affa:	f7ff fe35 	bl	800ac68 <cmd_setPasswordSafeSetSlotData_1>
            break;
 800affe:	e774      	b.n	800aeea <parse_report+0x156>
        case CMD_SET_PW_SAFE_SLOT_DATA_2:
            cmd_setPasswordSafeSetSlotData_2(report, output);
 800b000:	4630      	mov	r0, r6
 800b002:	4621      	mov	r1, r4
 800b004:	f7ff fe40 	bl	800ac88 <cmd_setPasswordSafeSetSlotData_2>
            break;
 800b008:	e76f      	b.n	800aeea <parse_report+0x156>

uint8_t cmd_getPasswordSafeEraseSlot(uint8_t *report,uint8_t *output)
{
    u32 Ret_u32;

    Ret_u32 = PWS_EraseSlot (report[1]);
 800b00a:	7870      	ldrb	r0, [r6, #1]
 800b00c:	f000 fde0 	bl	800bbd0 <PWS_EraseSlot>
    if (TRUE == Ret_u32)
 800b010:	2801      	cmp	r0, #1
 800b012:	f47f af7d 	bne.w	800af10 <parse_report+0x17c>
    {
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
 800b016:	2300      	movs	r3, #0
 800b018:	71a3      	strb	r3, [r4, #6]
 800b01a:	e766      	b.n	800aeea <parse_report+0x156>

uint8_t cmd_getPasswordSafeEnable(uint8_t *report,uint8_t *output)
{
    u8 ret;

    ret = PWS_EnableAccess (&report[1]);
 800b01c:	1c70      	adds	r0, r6, #1
 800b01e:	f000 ff71 	bl	800bf04 <PWS_EnableAccess>
    output[OUTPUT_CMD_STATUS_OFFSET] = ret;
 800b022:	71a0      	strb	r0, [r4, #6]
 800b024:	e761      	b.n	800aeea <parse_report+0x156>

uint8_t cmd_getPasswordSafeInitKey(uint8_t *report,uint8_t *output)
{
    u32 Ret_u32;

    Ret_u32 = PWS_InitKey ();
 800b026:	f000 ff9f 	bl	800bf68 <PWS_InitKey>
    if (TRUE == Ret_u32)
 800b02a:	2801      	cmp	r0, #1
 800b02c:	f47f af70 	bne.w	800af10 <parse_report+0x17c>
 800b030:	e7f1      	b.n	800b016 <parse_report+0x282>

uint8_t cmd_getPasswordSafeSendData(uint8_t *report,uint8_t *output)
{
    u32 Ret_u32;

    Ret_u32 = PWS_SendData (report[1],report[2]);
 800b032:	7870      	ldrb	r0, [r6, #1]
 800b034:	78b1      	ldrb	r1, [r6, #2]
 800b036:	f000 ffc1 	bl	800bfbc <PWS_SendData>
    if (TRUE == Ret_u32)
 800b03a:	2801      	cmp	r0, #1
 800b03c:	f47f af68 	bne.w	800af10 <parse_report+0x17c>
 800b040:	e7e9      	b.n	800b016 <parse_report+0x282>
        case CMD_LOCK_DEVICE:
            cmd_lockDevice(report, output);
            break;

        case CMD_DETECT_SC_AES:
            cmd_detectSmartCardAES(report, output);
 800b042:	4630      	mov	r0, r6
 800b044:	4621      	mov	r1, r4
 800b046:	f7ff fe5b 	bl	800ad00 <cmd_detectSmartCardAES>
            break;
 800b04a:	e74e      	b.n	800aeea <parse_report+0x156>
/*
    unsigned char admin_password[26];
    memset(admin_password, 0, 26);
    memcpy(admin_password, report+1, 25);
*/
    ret = BuildPasswordSafeKey_u32();
 800b04c:	f000 ff2e 	bl	800beac <BuildPasswordSafeKey_u32>
    if (TRUE == ret)
 800b050:	2801      	cmp	r0, #1
 800b052:	d0e0      	beq.n	800b016 <parse_report+0x282>
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_OK;
    else
        output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_AES_CREATE_KEY_FAILED;
 800b054:	230b      	movs	r3, #11
 800b056:	71a3      	strb	r3, [r4, #6]
 800b058:	e747      	b.n	800aeea <parse_report+0x156>
                            break;
            */
                //END - OTP Test Routine ----------------------------------

        default: // Non of the above cases was selected => unknown command
            output[OUTPUT_CMD_STATUS_OFFSET] = CMD_STATUS_UNKNOWN_COMMAND;
 800b05a:	2309      	movs	r3, #9
 800b05c:	71a3      	strb	r3, [r4, #6]
            break;
 800b05e:	e744      	b.n	800aeea <parse_report+0x156>
			cmd_get_status(report,output);
			break;

		case CMD_WRITE_TO_SLOT:
			if (calculated_crc32==authorized_crc)
			    cmd_write_to_slot(report,output);
 800b060:	4630      	mov	r0, r6
 800b062:	4621      	mov	r1, r4
 800b064:	f7ff fa50 	bl	800a508 <cmd_write_to_slot>
 800b068:	e73f      	b.n	800aeea <parse_report+0x156>
 800b06a:	bf00      	nop
 800b06c:	20000288 	.word	0x20000288
 800b070:	0801e803 	.word	0x0801e803

0800b074 <cmd_lockDevice>:


uint8_t cmd_lockDevice(uint8_t* report, uint8_t* output)
{
    // Disable password safe
    PWS_DisableKey ();
 800b074:	f000 bf60 	b.w	800bf38 <PWS_DisableKey>

0800b078 <EP1_IN_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback(void)
{
 800b078:	4770      	bx	lr
 800b07a:	bf00      	nop

0800b07c <EP2_OUT_Callback>:
* Return         : None.
*******************************************************************************/
void EP2_OUT_Callback(void)
{

																  CCID_BulkOutMessage ();																	
 800b07c:	f7f5 bba2 	b.w	80007c4 <CCID_BulkOutMessage>

0800b080 <EP2_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP2_IN_Callback(void)
{

																	CCID_BulkInMessage();
 800b080:	f7f5 bc3e 	b.w	8000900 <CCID_BulkInMessage>

0800b084 <XEP3_IN_Callback>:
*******************************************************************************/
void XEP3_IN_Callback(void)
{
  /* Set the transfer complete token to inform upper layer that the current 
  transfer has been complete */
  PrevXferComplete = 1; 
 800b084:	4b01      	ldr	r3, [pc, #4]	; (800b08c <XEP3_IN_Callback+0x8>)
 800b086:	2201      	movs	r2, #1
 800b088:	701a      	strb	r2, [r3, #0]
 800b08a:	4770      	bx	lr
 800b08c:	20000284 	.word	0x20000284

0800b090 <EP4_IN_Callback>:

void EP4_IN_Callback(void)
{
  /* Set the transfer complete token to inform upper layer that the current 
  transfer has been complete */
  PrevXferComplete = 1; 
 800b090:	4b01      	ldr	r3, [pc, #4]	; (800b098 <EP4_IN_Callback+0x8>)
 800b092:	2201      	movs	r2, #1
 800b094:	701a      	strb	r2, [r3, #0]
 800b096:	4770      	bx	lr
 800b098:	20000284 	.word	0x20000284

0800b09c <Mass_Storage_In>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_In (void)
{
 800b09c:	4770      	bx	lr
 800b09e:	bf00      	nop

0800b0a0 <Mass_Storage_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_Out (void)
{
 800b0a0:	4770      	bx	lr
 800b0a2:	bf00      	nop

0800b0a4 <CBW_Decode>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CBW_Decode(void)
{
 800b0a4:	4770      	bx	lr
 800b0a6:	bf00      	nop

0800b0a8 <Transfer_Data_Request>:
*                  uint16_t Data_Length : the nember of Bytes to transfer.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Transfer_Data_Request(uint8_t* Data_Pointer, uint16_t Data_Len_1)
{
 800b0a8:	b538      	push	{r3, r4, r5, lr}
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);
 800b0aa:	460a      	mov	r2, r1
*                  uint16_t Data_Length : the nember of Bytes to transfer.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Transfer_Data_Request(uint8_t* Data_Pointer, uint16_t Data_Len_1)
{
 800b0ac:	460c      	mov	r4, r1
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);
 800b0ae:	2198      	movs	r1, #152	; 0x98
 800b0b0:	f7fc ff78 	bl	8007fa4 <UserToPMABufferCopy>

  SetEPTxCount (ENDP1, Data_Len_1);
 800b0b4:	4621      	mov	r1, r4
 800b0b6:	2001      	movs	r0, #1
 800b0b8:	f7fd f98e 	bl	80083d8 <SetEPTxCount>
  SetEPTxStatus(ENDP1, EP_TX_VALID);
 800b0bc:	2001      	movs	r0, #1
 800b0be:	2130      	movs	r1, #48	; 0x30
 800b0c0:	f7fc fffe 	bl	80080c0 <SetEPTxStatus>
  Bot_State = BOT_DATA_IN_LAST;
  CSW.dDataResidue -= Data_Len_1;
 800b0c4:	4b04      	ldr	r3, [pc, #16]	; (800b0d8 <Transfer_Data_Request+0x30>)
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 800b0c6:	4905      	ldr	r1, [pc, #20]	; (800b0dc <Transfer_Data_Request+0x34>)
  CSW.dDataResidue -= Data_Len_1;
 800b0c8:	689a      	ldr	r2, [r3, #8]
  CSW.bStatus = CSW_CMD_PASSED;
 800b0ca:	2500      	movs	r5, #0
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 800b0cc:	2003      	movs	r0, #3
  CSW.dDataResidue -= Data_Len_1;
 800b0ce:	1b14      	subs	r4, r2, r4
  CSW.bStatus = CSW_CMD_PASSED;
 800b0d0:	731d      	strb	r5, [r3, #12]
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 800b0d2:	7008      	strb	r0, [r1, #0]
  CSW.dDataResidue -= Data_Len_1;
 800b0d4:	609c      	str	r4, [r3, #8]
{
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len_1);

  SetEPTxCount (ENDP1, Data_Len_1);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
 800b0d6:	bd38      	pop	{r3, r4, r5, pc}
 800b0d8:	20003464 	.word	0x20003464
 800b0dc:	2000345e 	.word	0x2000345e

0800b0e0 <Set_CSW>:
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 800b0e0:	b538      	push	{r3, r4, r5, lr}
  CSW.dSignature = BOT_CSW_SIGNATURE;
 800b0e2:	4b0d      	ldr	r3, [pc, #52]	; (800b118 <Set_CSW+0x38>)
 800b0e4:	4d0d      	ldr	r5, [pc, #52]	; (800b11c <Set_CSW+0x3c>)
  CSW.bStatus = CSW_Status;
 800b0e6:	7318      	strb	r0, [r3, #12]

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 800b0e8:	220d      	movs	r2, #13
 800b0ea:	4618      	mov	r0, r3
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 800b0ec:	460c      	mov	r4, r1
  CSW.dSignature = BOT_CSW_SIGNATURE;
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 800b0ee:	2198      	movs	r1, #152	; 0x98
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
  CSW.dSignature = BOT_CSW_SIGNATURE;
 800b0f0:	601d      	str	r5, [r3, #0]
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 800b0f2:	f7fc ff57 	bl	8007fa4 <UserToPMABufferCopy>

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
 800b0f6:	2001      	movs	r0, #1
 800b0f8:	210d      	movs	r1, #13
 800b0fa:	f7fd f96d 	bl	80083d8 <SetEPTxCount>
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
 800b0fe:	4b08      	ldr	r3, [pc, #32]	; (800b120 <Set_CSW+0x40>)

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
  if (Send_Permission)
 800b100:	b914      	cbnz	r4, 800b108 <Set_CSW+0x28>
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((uint8_t *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
 800b102:	2205      	movs	r2, #5
 800b104:	701a      	strb	r2, [r3, #0]
 800b106:	bd38      	pop	{r3, r4, r5, pc}
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
 800b108:	2204      	movs	r2, #4
 800b10a:	701a      	strb	r2, [r3, #0]
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 800b10c:	2001      	movs	r0, #1
 800b10e:	2130      	movs	r1, #48	; 0x30
  }

}
 800b110:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 800b114:	f7fc bfd4 	b.w	80080c0 <SetEPTxStatus>
 800b118:	20003464 	.word	0x20003464
 800b11c:	53425355 	.word	0x53425355
 800b120:	2000345e 	.word	0x2000345e

0800b124 <Bot_Abort>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
 800b124:	2801      	cmp	r0, #1
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(uint8_t Direction)
{
 800b126:	b510      	push	{r4, lr}
 800b128:	4604      	mov	r4, r0
  switch (Direction)
 800b12a:	d014      	beq.n	800b156 <Bot_Abort+0x32>
 800b12c:	d30d      	bcc.n	800b14a <Bot_Abort+0x26>
 800b12e:	2802      	cmp	r0, #2
 800b130:	d10a      	bne.n	800b148 <Bot_Abort+0x24>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 800b132:	2001      	movs	r0, #1
 800b134:	2110      	movs	r1, #16
 800b136:	f7fc ffc3 	bl	80080c0 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800b13a:	4620      	mov	r0, r4
 800b13c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 800b140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800b144:	f7fc bfd2 	b.w	80080ec <SetEPRxStatus>
 800b148:	bd10      	pop	{r4, pc}
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 800b14a:	2001      	movs	r0, #1
 800b14c:	2110      	movs	r1, #16
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800b14e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 800b152:	f7fc bfb5 	b.w	80080c0 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800b156:	2002      	movs	r0, #2
 800b158:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 800b15c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800b160:	f7fc bfc4 	b.w	80080ec <SetEPRxStatus>

0800b164 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 800b164:	b538      	push	{r3, r4, r5, lr}
  uint16_t wRegVal;

  /*** cable plugged-in ? ***/
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);
 800b166:	2001      	movs	r0, #1
 800b168:	f7f5 f9a4 	bl	80004b4 <USB_Cable_Config>

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800b16c:	4d06      	ldr	r5, [pc, #24]	; (800b188 <PowerOn+0x24>)
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 800b16e:	4b07      	ldr	r3, [pc, #28]	; (800b18c <PowerOn+0x28>)
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 800b170:	4c07      	ldr	r4, [pc, #28]	; (800b190 <PowerOn+0x2c>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800b172:	2200      	movs	r2, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 800b174:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 800b178:	2001      	movs	r0, #1
 800b17a:	6018      	str	r0, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800b17c:	601a      	str	r2, [r3, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
  _SetCNTR(wInterrupt_Mask);

  return USB_SUCCESS;
}
 800b17e:	4610      	mov	r0, r2

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800b180:	602a      	str	r2, [r5, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 800b182:	8021      	strh	r1, [r4, #0]
  _SetCNTR(wInterrupt_Mask);
 800b184:	6019      	str	r1, [r3, #0]

  return USB_SUCCESS;
}
 800b186:	bd38      	pop	{r3, r4, r5, pc}
 800b188:	40005c44 	.word	0x40005c44
 800b18c:	40005c40 	.word	0x40005c40
 800b190:	20003014 	.word	0x20003014

0800b194 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 800b194:	b538      	push	{r3, r4, r5, lr}
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 800b196:	4d06      	ldr	r5, [pc, #24]	; (800b1b0 <PowerOff+0x1c>)
  /* clear interrupt status register */
  _SetISTR(0);
 800b198:	4b06      	ldr	r3, [pc, #24]	; (800b1b4 <PowerOff+0x20>)
 800b19a:	2400      	movs	r4, #0
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 800b19c:	2201      	movs	r2, #1
 800b19e:	602a      	str	r2, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 800b1a0:	4620      	mov	r0, r4
RESULT PowerOff()
{
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
  /* clear interrupt status register */
  _SetISTR(0);
 800b1a2:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 800b1a4:	f7f5 f986 	bl	80004b4 <USB_Cable_Config>
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
 800b1a8:	2303      	movs	r3, #3
  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 800b1aa:	4620      	mov	r0, r4
  /* clear interrupt status register */
  _SetISTR(0);
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
 800b1ac:	602b      	str	r3, [r5, #0]
  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 800b1ae:	bd38      	pop	{r3, r4, r5, pc}
 800b1b0:	40005c40 	.word	0x40005c40
 800b1b4:	40005c44 	.word	0x40005c44

0800b1b8 <Suspend>:
  uint16_t wCNTR;
  /* suspend preparation */
  /* ... */

  /* macrocell enters suspend mode */
  wCNTR = _GetCNTR();
 800b1b8:	4b06      	ldr	r3, [pc, #24]	; (800b1d4 <Suspend+0x1c>)
 800b1ba:	681a      	ldr	r2, [r3, #0]
 800b1bc:	b292      	uxth	r2, r2
  wCNTR |= CNTR_FSUSP;
  _SetCNTR(wCNTR);
 800b1be:	f042 0208 	orr.w	r2, r2, #8
 800b1c2:	601a      	str	r2, [r3, #0]
  /* power reduction */
  /* ... on connected devices */


  /* force low-power mode in the macrocell */
  wCNTR = _GetCNTR();
 800b1c4:	681a      	ldr	r2, [r3, #0]
 800b1c6:	b292      	uxth	r2, r2
  wCNTR |= CNTR_LPMODE;
  _SetCNTR(wCNTR);
 800b1c8:	f042 0204 	orr.w	r2, r2, #4
 800b1cc:	601a      	str	r2, [r3, #0]

  /* switch-off the clocks */
  /* ... */
  Enter_LowPowerMode();
 800b1ce:	f7f5 b92d 	b.w	800042c <Enter_LowPowerMode>
 800b1d2:	bf00      	nop
 800b1d4:	40005c40 	.word	0x40005c40

0800b1d8 <Resume_Init>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Resume_Init(void)
{
 800b1d8:	b510      	push	{r4, lr}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 800b1da:	4c06      	ldr	r4, [pc, #24]	; (800b1f4 <Resume_Init+0x1c>)
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 800b1dc:	f64f 73fb 	movw	r3, #65531	; 0xfffb
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 800b1e0:	6822      	ldr	r2, [r4, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 800b1e2:	4013      	ands	r3, r2
 800b1e4:	6023      	str	r3, [r4, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 800b1e6:	f7f5 f927 	bl	8000438 <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 800b1ea:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800b1ee:	6023      	str	r3, [r4, #0]
 800b1f0:	bd10      	pop	{r4, pc}
 800b1f2:	bf00      	nop
 800b1f4:	40005c40 	.word	0x40005c40

0800b1f8 <Resume>:
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
 800b1f8:	b538      	push	{r3, r4, r5, lr}
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;
 800b1fa:	4c2b      	ldr	r4, [pc, #172]	; (800b2a8 <Resume+0xb0>)
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
 800b1fc:	2807      	cmp	r0, #7
    ResumeS.eState = eResumeSetVal;
 800b1fe:	bf18      	it	ne
 800b200:	7020      	strbne	r0, [r4, #0]

  switch (ResumeS.eState)
 800b202:	7823      	ldrb	r3, [r4, #0]
 800b204:	2b05      	cmp	r3, #5
 800b206:	d84b      	bhi.n	800b2a0 <Resume+0xa8>
 800b208:	e8df f003 	tbb	[pc, r3]
 800b20c:	35302214 	.word	0x35302214
 800b210:	033f      	.short	0x033f
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
      break;
    case RESUME_ON:
      ResumeS.bESOFcnt--;
 800b212:	7863      	ldrb	r3, [r4, #1]
 800b214:	4a24      	ldr	r2, [pc, #144]	; (800b2a8 <Resume+0xb0>)
 800b216:	3b01      	subs	r3, #1
 800b218:	b2db      	uxtb	r3, r3
 800b21a:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 800b21c:	7863      	ldrb	r3, [r4, #1]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d140      	bne.n	800b2a4 <Resume+0xac>
      {
        wCNTR = _GetCNTR();
 800b222:	4922      	ldr	r1, [pc, #136]	; (800b2ac <Resume+0xb4>)
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 800b224:	f64f 73ef 	movw	r3, #65519	; 0xffef
      break;
    case RESUME_ON:
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
 800b228:	680c      	ldr	r4, [r1, #0]
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
        ResumeS.eState = RESUME_OFF;
 800b22a:	2006      	movs	r0, #6
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 800b22c:	4023      	ands	r3, r4
 800b22e:	600b      	str	r3, [r1, #0]
        ResumeS.eState = RESUME_OFF;
 800b230:	7010      	strb	r0, [r2, #0]
 800b232:	bd38      	pop	{r3, r4, r5, pc}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 800b234:	4d1d      	ldr	r5, [pc, #116]	; (800b2ac <Resume+0xb4>)
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 800b236:	f64f 73fb 	movw	r3, #65531	; 0xfffb
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 800b23a:	682a      	ldr	r2, [r5, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 800b23c:	4013      	ands	r3, r2
 800b23e:	602b      	str	r3, [r5, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 800b240:	f7f5 f8fa 	bl	8000438 <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 800b244:	f44f 423f 	mov.w	r2, #48896	; 0xbf00

  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
 800b248:	2306      	movs	r3, #6
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 800b24a:	602a      	str	r2, [r5, #0]

  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
 800b24c:	7023      	strb	r3, [r4, #0]
      break;
 800b24e:	bd38      	pop	{r3, r4, r5, pc}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 800b250:	4d16      	ldr	r5, [pc, #88]	; (800b2ac <Resume+0xb4>)
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 800b252:	f64f 73fb 	movw	r3, #65531	; 0xfffb
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 800b256:	682a      	ldr	r2, [r5, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 800b258:	4013      	ands	r3, r2
 800b25a:	602b      	str	r3, [r5, #0]

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 800b25c:	f7f5 f8ec 	bl	8000438 <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 800b260:	f44f 423f 	mov.w	r2, #48896	; 0xbf00
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 800b264:	2304      	movs	r3, #4
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 800b266:	602a      	str	r2, [r5, #0]
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 800b268:	7023      	strb	r3, [r4, #0]
      break;
 800b26a:	bd38      	pop	{r3, r4, r5, pc}
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 800b26c:	2202      	movs	r2, #2
      ResumeS.eState = RESUME_WAIT;
 800b26e:	2303      	movs	r3, #3
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
      break;
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 800b270:	7062      	strb	r2, [r4, #1]
      ResumeS.eState = RESUME_WAIT;
 800b272:	7023      	strb	r3, [r4, #0]
      break;
 800b274:	bd38      	pop	{r3, r4, r5, pc}
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
 800b276:	7863      	ldrb	r3, [r4, #1]
 800b278:	4a0b      	ldr	r2, [pc, #44]	; (800b2a8 <Resume+0xb0>)
 800b27a:	3b01      	subs	r3, #1
 800b27c:	b2db      	uxtb	r3, r3
 800b27e:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 800b280:	7863      	ldrb	r3, [r4, #1]
 800b282:	b97b      	cbnz	r3, 800b2a4 <Resume+0xac>
        ResumeS.eState = RESUME_START;
 800b284:	2304      	movs	r3, #4
 800b286:	7013      	strb	r3, [r2, #0]
 800b288:	bd38      	pop	{r3, r4, r5, pc}
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 800b28a:	4b08      	ldr	r3, [pc, #32]	; (800b2ac <Resume+0xb4>)
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
 800b28c:	2105      	movs	r1, #5
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
        ResumeS.eState = RESUME_START;
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 800b28e:	6818      	ldr	r0, [r3, #0]
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
 800b290:	220a      	movs	r2, #10
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
        ResumeS.eState = RESUME_START;
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 800b292:	b280      	uxth	r0, r0
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 800b294:	f040 0010 	orr.w	r0, r0, #16
 800b298:	6018      	str	r0, [r3, #0]
      ResumeS.eState = RESUME_ON;
 800b29a:	7021      	strb	r1, [r4, #0]
      ResumeS.bESOFcnt = 10;
 800b29c:	7062      	strb	r2, [r4, #1]
      break;
 800b29e:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
 800b2a0:	2306      	movs	r3, #6
 800b2a2:	7023      	strb	r3, [r4, #0]
 800b2a4:	bd38      	pop	{r3, r4, r5, pc}
 800b2a6:	bf00      	nop
 800b2a8:	200034b8 	.word	0x200034b8
 800b2ac:	40005c40 	.word	0x40005c40

0800b2b0 <USB_Start>:
 USB_Start

*******************************************************************************/

void USB_Start (void) 
{
 800b2b0:	b508      	push	{r3, lr}
	Set_USBClock();
 800b2b2:	f7f5 f8af 	bl	8000414 <Set_USBClock>

  USB_Interrupts_Config();
 800b2b6:	f7f5 f8cf 	bl	8000458 <USB_Interrupts_Config>

  USB_Init();
 800b2ba:	f7fc fd65 	bl	8007d88 <USB_Init>
 800b2be:	4a02      	ldr	r2, [pc, #8]	; (800b2c8 <USB_Start+0x18>)

  while (bDeviceState != CONFIGURED)
 800b2c0:	6813      	ldr	r3, [r2, #0]
 800b2c2:	2b05      	cmp	r3, #5
 800b2c4:	d1fc      	bne.n	800b2c0 <USB_Start+0x10>
	{
	}


}
 800b2c6:	bd08      	pop	{r3, pc}
 800b2c8:	20002bf4 	.word	0x20002bf4

0800b2cc <USB_Istr>:
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 800b2cc:	4a32      	ldr	r2, [pc, #200]	; (800b398 <USB_Istr+0xcc>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{
 800b2ce:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 800b2d0:	6813      	ldr	r3, [r2, #0]
 800b2d2:	4c32      	ldr	r4, [pc, #200]	; (800b39c <USB_Istr+0xd0>)
 800b2d4:	b29b      	uxth	r3, r3

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 800b2d6:	4d32      	ldr	r5, [pc, #200]	; (800b3a0 <USB_Istr+0xd4>)
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 800b2d8:	8023      	strh	r3, [r4, #0]

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 800b2da:	8821      	ldrh	r1, [r4, #0]
 800b2dc:	882b      	ldrh	r3, [r5, #0]
 800b2de:	4019      	ands	r1, r3
 800b2e0:	0549      	lsls	r1, r1, #21
 800b2e2:	d44f      	bmi.n	800b384 <USB_Istr+0xb8>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ERR)
  if (wIstr & ISTR_ERR & wInterrupt_Mask)
 800b2e4:	8822      	ldrh	r2, [r4, #0]
 800b2e6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800b2ea:	4213      	tst	r3, r2
 800b2ec:	d003      	beq.n	800b2f6 <USB_Istr+0x2a>
  {
    _SetISTR((uint16_t)CLR_ERR);
 800b2ee:	4a2a      	ldr	r2, [pc, #168]	; (800b398 <USB_Istr+0xcc>)
 800b2f0:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 800b2f4:	6011      	str	r1, [r2, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
 800b2f6:	8822      	ldrh	r2, [r4, #0]
 800b2f8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800b2fc:	4213      	tst	r3, r2
 800b2fe:	d138      	bne.n	800b372 <USB_Istr+0xa6>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SUSP)
  if (wIstr & ISTR_SUSP & wInterrupt_Mask)
 800b300:	8822      	ldrh	r2, [r4, #0]
 800b302:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800b306:	4213      	tst	r3, r2
 800b308:	d00a      	beq.n	800b320 <USB_Istr+0x54>
  {

    /* check if SUSPEND is possible */
    if (fSuspendEnabled)
 800b30a:	4b26      	ldr	r3, [pc, #152]	; (800b3a4 <USB_Istr+0xd8>)
 800b30c:	781b      	ldrb	r3, [r3, #0]
 800b30e:	bb03      	cbnz	r3, 800b352 <USB_Istr+0x86>
      Suspend();
    }
    else
    {
      /* if not possible then resume after xx ms */
      Resume(RESUME_LATER);
 800b310:	2002      	movs	r0, #2
 800b312:	f7ff ff71 	bl	800b1f8 <Resume>
    }
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    _SetISTR((uint16_t)CLR_SUSP);
 800b316:	4b20      	ldr	r3, [pc, #128]	; (800b398 <USB_Istr+0xcc>)
 800b318:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 800b31c:	601a      	str	r2, [r3, #0]
 800b31e:	882b      	ldrh	r3, [r5, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 800b320:	8822      	ldrh	r2, [r4, #0]
 800b322:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800b326:	4213      	tst	r3, r2
 800b328:	d008      	beq.n	800b33c <USB_Istr+0x70>
  {
    _SetISTR((uint16_t)CLR_SOF);
 800b32a:	491b      	ldr	r1, [pc, #108]	; (800b398 <USB_Istr+0xcc>)
    bIntPackSOF++;
 800b32c:	4a1e      	ldr	r2, [pc, #120]	; (800b3a8 <USB_Istr+0xdc>)
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_SOF);
 800b32e:	f64f 50ff 	movw	r0, #65023	; 0xfdff
 800b332:	6008      	str	r0, [r1, #0]
    bIntPackSOF++;
 800b334:	7811      	ldrb	r1, [r2, #0]
 800b336:	3101      	adds	r1, #1
 800b338:	b2c9      	uxtb	r1, r1
 800b33a:	7011      	strb	r1, [r2, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
 800b33c:	8822      	ldrh	r2, [r4, #0]
 800b33e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800b342:	4213      	tst	r3, r2
 800b344:	d10c      	bne.n	800b360 <USB_Istr+0x94>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 800b346:	8822      	ldrh	r2, [r4, #0]
 800b348:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800b34c:	4213      	tst	r3, r2
 800b34e:	d103      	bne.n	800b358 <USB_Istr+0x8c>
 800b350:	bd38      	pop	{r3, r4, r5, pc}
  {

    /* check if SUSPEND is possible */
    if (fSuspendEnabled)
    {
      Suspend();
 800b352:	f7ff ff31 	bl	800b1b8 <Suspend>
 800b356:	e7de      	b.n	800b316 <USB_Istr+0x4a>
#ifdef CTR_CALLBACK
    CTR_Callback();
#endif
  }
#endif
} /* USB_Istr */
 800b358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 800b35c:	f7fc bd32 	b.w	8007dc4 <CTR_LP>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_ESOF);
 800b360:	4b0d      	ldr	r3, [pc, #52]	; (800b398 <USB_Istr+0xcc>)
 800b362:	f64f 62ff 	movw	r2, #65279	; 0xfeff
 800b366:	601a      	str	r2, [r3, #0]
    /* resume handling timing is made with ESOFs */
    Resume(RESUME_ESOF); /* request without change of the machine state */
 800b368:	2007      	movs	r0, #7
 800b36a:	f7ff ff45 	bl	800b1f8 <Resume>
 800b36e:	882b      	ldrh	r3, [r5, #0]
 800b370:	e7e9      	b.n	800b346 <USB_Istr+0x7a>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_WKUP);
 800b372:	4b09      	ldr	r3, [pc, #36]	; (800b398 <USB_Istr+0xcc>)
 800b374:	f64e 72ff 	movw	r2, #61439	; 0xefff
 800b378:	601a      	str	r2, [r3, #0]
    Resume(RESUME_EXTERNAL);
 800b37a:	2000      	movs	r0, #0
 800b37c:	f7ff ff3c 	bl	800b1f8 <Resume>
 800b380:	882b      	ldrh	r3, [r5, #0]
 800b382:	e7bd      	b.n	800b300 <USB_Istr+0x34>

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
    Device_Property->Reset();
 800b384:	4b09      	ldr	r3, [pc, #36]	; (800b3ac <USB_Istr+0xe0>)
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 800b386:	f64f 31ff 	movw	r1, #64511	; 0xfbff
    Device_Property->Reset();
 800b38a:	681b      	ldr	r3, [r3, #0]
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 800b38c:	6011      	str	r1, [r2, #0]
    Device_Property->Reset();
 800b38e:	685b      	ldr	r3, [r3, #4]
 800b390:	4798      	blx	r3
 800b392:	882b      	ldrh	r3, [r5, #0]
 800b394:	e7a6      	b.n	800b2e4 <USB_Istr+0x18>
 800b396:	bf00      	nop
 800b398:	40005c44 	.word	0x40005c44
 800b39c:	200034ba 	.word	0x200034ba
 800b3a0:	20003014 	.word	0x20003014
 800b3a4:	20000290 	.word	0x20000290
 800b3a8:	20002bf8 	.word	0x20002bf8
 800b3ac:	20000118 	.word	0x20000118

0800b3b0 <WriteDebug>:
*/



void WriteDebug (u8* data, unsigned int length)
{
 800b3b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    unsigned char page_buffer[FLASH_PAGE_SIZE];
    memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b3b2:	4c12      	ldr	r4, [pc, #72]	; (800b3fc <WriteDebug+0x4c>)
*/



void WriteDebug (u8* data, unsigned int length)
{
 800b3b4:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
    unsigned char page_buffer[FLASH_PAGE_SIZE];
    memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b3b8:	f44f 6680 	mov.w	r6, #1024	; 0x400
*/



void WriteDebug (u8* data, unsigned int length)
{
 800b3bc:	4607      	mov	r7, r0
 800b3be:	460d      	mov	r5, r1
    unsigned char page_buffer[FLASH_PAGE_SIZE];
    memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b3c0:	4632      	mov	r2, r6
 800b3c2:	4621      	mov	r1, r4
 800b3c4:	4668      	mov	r0, sp
 800b3c6:	f000 fe27 	bl	800c018 <memcpy>
    memcpy (page_buffer+210, data, length);
 800b3ca:	4639      	mov	r1, r7
 800b3cc:	462a      	mov	r2, r5
 800b3ce:	f10d 00d2 	add.w	r0, sp, #210	; 0xd2
 800b3d2:	f000 fe21 	bl	800c018 <memcpy>

    debug_len += length;
 800b3d6:	4b0a      	ldr	r3, [pc, #40]	; (800b400 <WriteDebug+0x50>)
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	4415      	add	r5, r2
 800b3dc:	601d      	str	r5, [r3, #0]

    FLASH_Unlock();
 800b3de:	f7f9 fa07 	bl	80047f0 <FLASH_Unlock>
    FLASH_ErasePage(FLASHC_USER_PAGE);
 800b3e2:	4620      	mov	r0, r4
 800b3e4:	f7f9 fa8e 	bl	8004904 <FLASH_ErasePage>
    write_data_to_flash (page_buffer, FLASH_PAGE_SIZE, FLASHC_USER_PAGE);
 800b3e8:	4668      	mov	r0, sp
 800b3ea:	4631      	mov	r1, r6
 800b3ec:	4622      	mov	r2, r4
 800b3ee:	f7fe fc71 	bl	8009cd4 <write_data_to_flash>
    FLASH_Lock();
 800b3f2:	f7f9 fa09 	bl	8004808 <FLASH_Lock>
}
 800b3f6:	f20d 4d04 	addw	sp, sp, #1028	; 0x404
 800b3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3fc:	0801dc00 	.word	0x0801dc00
 800b400:	20002bfc 	.word	0x20002bfc

0800b404 <GetDebug>:


void GetDebug (u8* data, unsigned int* length)
{
 800b404:	b570      	push	{r4, r5, r6, lr}
    unsigned char page_buffer[FLASH_PAGE_SIZE];
    memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
    memcpy (data, page_buffer+210, debug_len);
 800b406:	4c0c      	ldr	r4, [pc, #48]	; (800b438 <GetDebug+0x34>)
    FLASH_Lock();
}


void GetDebug (u8* data, unsigned int* length)
{
 800b408:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 800b40c:	4606      	mov	r6, r0
 800b40e:	460d      	mov	r5, r1
    unsigned char page_buffer[FLASH_PAGE_SIZE];
    memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b410:	4668      	mov	r0, sp
 800b412:	490a      	ldr	r1, [pc, #40]	; (800b43c <GetDebug+0x38>)
 800b414:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b418:	f000 fdfe 	bl	800c018 <memcpy>
    memcpy (data, page_buffer+210, debug_len);
 800b41c:	6822      	ldr	r2, [r4, #0]
 800b41e:	4630      	mov	r0, r6
 800b420:	f10d 01d2 	add.w	r1, sp, #210	; 0xd2
 800b424:	f000 fdf8 	bl	800c018 <memcpy>
    *length = debug_len;
 800b428:	6823      	ldr	r3, [r4, #0]
    debug_len = 0;
 800b42a:	2200      	movs	r2, #0
void GetDebug (u8* data, unsigned int* length)
{
    unsigned char page_buffer[FLASH_PAGE_SIZE];
    memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
    memcpy (data, page_buffer+210, debug_len);
    *length = debug_len;
 800b42c:	602b      	str	r3, [r5, #0]
    debug_len = 0;
 800b42e:	6022      	str	r2, [r4, #0]
}
 800b430:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 800b434:	bd70      	pop	{r4, r5, r6, pc}
 800b436:	bf00      	nop
 800b438:	20002bfc 	.word	0x20002bfc
 800b43c:	0801dc00 	.word	0x0801dc00

0800b440 <WriteAESStorageKeyToUserPage>:
  03.02.14  RB              First review

*******************************************************************************/

u8 WriteAESStorageKeyToUserPage (u8 *data)
{
 800b440:	b5f0      	push	{r4, r5, r6, r7, lr}
  // flashc_memcpy(FLASHC_USER_PAGE,data,32,TRUE);
  unsigned char page_buffer[FLASH_PAGE_SIZE];
  memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b442:	4e13      	ldr	r6, [pc, #76]	; (800b490 <WriteAESStorageKeyToUserPage+0x50>)
  03.02.14  RB              First review

*******************************************************************************/

u8 WriteAESStorageKeyToUserPage (u8 *data)
{
 800b444:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
  // flashc_memcpy(FLASHC_USER_PAGE,data,32,TRUE);
  unsigned char page_buffer[FLASH_PAGE_SIZE];
  memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b448:	f44f 6780 	mov.w	r7, #1024	; 0x400
  03.02.14  RB              First review

*******************************************************************************/

u8 WriteAESStorageKeyToUserPage (u8 *data)
{
 800b44c:	4605      	mov	r5, r0
  // flashc_memcpy(FLASHC_USER_PAGE,data,32,TRUE);
  unsigned char page_buffer[FLASH_PAGE_SIZE];
  memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b44e:	4631      	mov	r1, r6
 800b450:	463a      	mov	r2, r7
 800b452:	4668      	mov	r0, sp
 800b454:	f000 fde0 	bl	800c018 <memcpy>
  memcpy (page_buffer, data, 32);
 800b458:	6828      	ldr	r0, [r5, #0]
 800b45a:	6869      	ldr	r1, [r5, #4]
 800b45c:	68aa      	ldr	r2, [r5, #8]
 800b45e:	68eb      	ldr	r3, [r5, #12]
 800b460:	466c      	mov	r4, sp
 800b462:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b464:	69eb      	ldr	r3, [r5, #28]
 800b466:	6969      	ldr	r1, [r5, #20]
 800b468:	69aa      	ldr	r2, [r5, #24]
 800b46a:	6928      	ldr	r0, [r5, #16]
 800b46c:	c40f      	stmia	r4!, {r0, r1, r2, r3}

  FLASH_Unlock();
 800b46e:	f7f9 f9bf 	bl	80047f0 <FLASH_Unlock>
  FLASH_ErasePage(FLASHC_USER_PAGE);
 800b472:	4630      	mov	r0, r6
 800b474:	f7f9 fa46 	bl	8004904 <FLASH_ErasePage>
  write_data_to_flash (page_buffer, FLASH_PAGE_SIZE, FLASHC_USER_PAGE);
 800b478:	4668      	mov	r0, sp
 800b47a:	4639      	mov	r1, r7
 800b47c:	4632      	mov	r2, r6
 800b47e:	f7fe fc29 	bl	8009cd4 <write_data_to_flash>
  FLASH_Lock();
 800b482:	f7f9 f9c1 	bl	8004808 <FLASH_Lock>

  return (TRUE);
}
 800b486:	2001      	movs	r0, #1
 800b488:	f20d 4d04 	addw	sp, sp, #1028	; 0x404
 800b48c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b48e:	bf00      	nop
 800b490:	0801dc00 	.word	0x0801dc00

0800b494 <ReadAESStorageKeyToUserPage>:
  16.08.13  RB              First review

*******************************************************************************/

u8 ReadAESStorageKeyToUserPage (u8 *data)
{
 800b494:	b430      	push	{r4, r5}
  memcpy (data,(void*)(FLASHC_USER_PAGE),32);
 800b496:	4c07      	ldr	r4, [pc, #28]	; (800b4b4 <ReadAESStorageKeyToUserPage+0x20>)
  16.08.13  RB              First review

*******************************************************************************/

u8 ReadAESStorageKeyToUserPage (u8 *data)
{
 800b498:	4605      	mov	r5, r0
  memcpy (data,(void*)(FLASHC_USER_PAGE),32);
 800b49a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b49c:	6028      	str	r0, [r5, #0]
 800b49e:	6069      	str	r1, [r5, #4]
 800b4a0:	60aa      	str	r2, [r5, #8]
 800b4a2:	60eb      	str	r3, [r5, #12]
 800b4a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b4a6:	6128      	str	r0, [r5, #16]
 800b4a8:	6169      	str	r1, [r5, #20]
 800b4aa:	61aa      	str	r2, [r5, #24]
 800b4ac:	61eb      	str	r3, [r5, #28]
  return (TRUE);
}
 800b4ae:	2001      	movs	r0, #1
 800b4b0:	bc30      	pop	{r4, r5}
 800b4b2:	4770      	bx	lr
 800b4b4:	0801dc00 	.word	0x0801dc00

0800b4b8 <WriteStickConfigurationToUserPage>:
  16.08.13  RB              First review

*******************************************************************************/

u8 WriteStickConfigurationToUserPage (void)
{
 800b4b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  StickConfiguration_st.VersionInfo_au8[3]              = 0;               // Build number not used

  // flashc_memcpy(FLASHC_USER_PAGE + 72,&StickConfiguration_st,30,TRUE);

  uint8_t page_buffer [FLASH_PAGE_SIZE];
  memcpy(page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b4ba:	4e12      	ldr	r6, [pc, #72]	; (800b504 <WriteStickConfigurationToUserPage+0x4c>)
  16.08.13  RB              First review

*******************************************************************************/

u8 WriteStickConfigurationToUserPage (void)
{
 800b4bc:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
// Set actual firmware version
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b4c0:	4d11      	ldr	r5, [pc, #68]	; (800b508 <WriteStickConfigurationToUserPage+0x50>)
  StickConfiguration_st.VersionInfo_au8[3]              = 0;               // Build number not used

  // flashc_memcpy(FLASHC_USER_PAGE + 72,&StickConfiguration_st,30,TRUE);

  uint8_t page_buffer [FLASH_PAGE_SIZE];
  memcpy(page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b4c2:	f44f 6780 	mov.w	r7, #1024	; 0x400
u8 WriteStickConfigurationToUserPage (void)
{
// Set actual firmware version
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b4c6:	2300      	movs	r3, #0
  StickConfiguration_st.VersionInfo_au8[3]              = 0;               // Build number not used

  // flashc_memcpy(FLASHC_USER_PAGE + 72,&StickConfiguration_st,30,TRUE);

  uint8_t page_buffer [FLASH_PAGE_SIZE];
  memcpy(page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b4c8:	4631      	mov	r1, r6
 800b4ca:	463a      	mov	r2, r7
 800b4cc:	4668      	mov	r0, sp
  memcpy(page_buffer +72, (u8*)&StickConfiguration_st, 30);
 800b4ce:	ac12      	add	r4, sp, #72	; 0x48
u8 WriteStickConfigurationToUserPage (void)
{
// Set actual firmware version
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b4d0:	71ab      	strb	r3, [r5, #6]
  StickConfiguration_st.VersionInfo_au8[3]              = 0;               // Build number not used
 800b4d2:	71eb      	strb	r3, [r5, #7]

  // flashc_memcpy(FLASHC_USER_PAGE + 72,&StickConfiguration_st,30,TRUE);

  uint8_t page_buffer [FLASH_PAGE_SIZE];
  memcpy(page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b4d4:	f000 fda0 	bl	800c018 <memcpy>
  memcpy(page_buffer +72, (u8*)&StickConfiguration_st, 30);
 800b4d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b4da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b4dc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800b4e0:	c407      	stmia	r4!, {r0, r1, r2}
 800b4e2:	8023      	strh	r3, [r4, #0]

  FLASH_Unlock();
 800b4e4:	f7f9 f984 	bl	80047f0 <FLASH_Unlock>
  FLASH_ErasePage(FLASHC_USER_PAGE);
 800b4e8:	4630      	mov	r0, r6
 800b4ea:	f7f9 fa0b 	bl	8004904 <FLASH_ErasePage>
  write_data_to_flash ( page_buffer, FLASH_PAGE_SIZE, FLASHC_USER_PAGE );
 800b4ee:	4668      	mov	r0, sp
 800b4f0:	4639      	mov	r1, r7
 800b4f2:	4632      	mov	r2, r6
 800b4f4:	f7fe fbee 	bl	8009cd4 <write_data_to_flash>
  FLASH_Lock();
 800b4f8:	f7f9 f986 	bl	8004808 <FLASH_Lock>

  return (TRUE);
}
 800b4fc:	2001      	movs	r0, #1
 800b4fe:	f20d 4d04 	addw	sp, sp, #1028	; 0x404
 800b502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b504:	0801dc00 	.word	0x0801dc00
 800b508:	200035bc 	.word	0x200035bc

0800b50c <ReadStickConfigurationFromUserPage>:
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b50c:	4b05      	ldr	r3, [pc, #20]	; (800b524 <ReadStickConfigurationFromUserPage+0x18>)
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b50e:	f641 0110 	movw	r1, #6160	; 0x1810
 800b512:	8818      	ldrh	r0, [r3, #0]
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b514:	2200      	movs	r2, #0
  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
  {
    return (FALSE);
  }
  return (TRUE);
}
 800b516:	1a41      	subs	r1, r0, r1
 800b518:	4248      	negs	r0, r1
 800b51a:	4148      	adcs	r0, r1
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b51c:	719a      	strb	r2, [r3, #6]
  StickConfiguration_st.VersionInfo_au8[3]              = 0;               // Build number not used
 800b51e:	71da      	strb	r2, [r3, #7]
  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
  {
    return (FALSE);
  }
  return (TRUE);
}
 800b520:	4770      	bx	lr
 800b522:	bf00      	nop
 800b524:	200035bc 	.word	0x200035bc

0800b528 <InitStickConfigurationToUserPage_u8>:
  Date      Reviewer        Info

*******************************************************************************/

u8 InitStickConfigurationToUserPage_u8 (void)
{
 800b528:	b510      	push	{r4, lr}
  StickConfiguration_st.MagicNumber_StickConfig_u16     = MAGIC_NUMBER_STICK20_CONFIG;
 800b52a:	4b0b      	ldr	r3, [pc, #44]	; (800b558 <InitStickConfigurationToUserPage_u8+0x30>)
  StickConfiguration_st.ReadWriteFlagUncryptedVolume_u8 = READ_WRITE_ACTIVE;
 800b52c:	2200      	movs	r2, #0

*******************************************************************************/

u8 InitStickConfigurationToUserPage_u8 (void)
{
  StickConfiguration_st.MagicNumber_StickConfig_u16     = MAGIC_NUMBER_STICK20_CONFIG;
 800b52e:	f641 0110 	movw	r1, #6160	; 0x1810
  StickConfiguration_st.NewSDCardFound_u8               = 0;
  StickConfiguration_st.SDFillWithRandomChars_u8        = FALSE;
  StickConfiguration_st.VolumeActiceFlag_u8             = 0;
  StickConfiguration_st.NewSmartCardFound_u8            = 0;
  StickConfiguration_st.ActiveSmartCardID_u32           = 0;
  StickConfiguration_st.StickKeysNotInitiated_u8        = TRUE;
 800b532:	2401      	movs	r4, #1

*******************************************************************************/

u8 InitStickConfigurationToUserPage_u8 (void)
{
  StickConfiguration_st.MagicNumber_StickConfig_u16     = MAGIC_NUMBER_STICK20_CONFIG;
 800b534:	8019      	strh	r1, [r3, #0]
  StickConfiguration_st.ReadWriteFlagUncryptedVolume_u8 = READ_WRITE_ACTIVE;
 800b536:	709a      	strb	r2, [r3, #2]
  StickConfiguration_st.ReadWriteFlagCryptedVolume_u8   = READ_WRITE_ACTIVE;
 800b538:	70da      	strb	r2, [r3, #3]
  StickConfiguration_st.ReadWriteFlagHiddenVolume_u8    = READ_WRITE_ACTIVE;
 800b53a:	721a      	strb	r2, [r3, #8]
  StickConfiguration_st.FirmwareLocked_u8               = 0;
 800b53c:	725a      	strb	r2, [r3, #9]
  StickConfiguration_st.ActiveSD_CardID_u32             = 0;               // todo: check endian
 800b53e:	60da      	str	r2, [r3, #12]
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b540:	719a      	strb	r2, [r3, #6]
  StickConfiguration_st.VersionInfo_au8[3]              = 0;               // Build number not used
 800b542:	71da      	strb	r2, [r3, #7]
  StickConfiguration_st.NewSDCardFound_u8               = 0;
 800b544:	729a      	strb	r2, [r3, #10]
  StickConfiguration_st.SDFillWithRandomChars_u8        = FALSE;
 800b546:	72da      	strb	r2, [r3, #11]
  StickConfiguration_st.VolumeActiceFlag_u8             = 0;
 800b548:	741a      	strb	r2, [r3, #16]
  StickConfiguration_st.NewSmartCardFound_u8            = 0;
 800b54a:	745a      	strb	r2, [r3, #17]
  StickConfiguration_st.ActiveSmartCardID_u32           = 0;
 800b54c:	615a      	str	r2, [r3, #20]
  StickConfiguration_st.StickKeysNotInitiated_u8        = TRUE;
 800b54e:	761c      	strb	r4, [r3, #24]

  WriteStickConfigurationToUserPage ();
 800b550:	f7ff ffb2 	bl	800b4b8 <WriteStickConfigurationToUserPage>
  return (TRUE);
}
 800b554:	4620      	mov	r0, r4
 800b556:	bd10      	pop	{r4, pc}
 800b558:	200035bc 	.word	0x200035bc

0800b55c <SetSdCardNotFilledWithRandomCharsToFlash>:
  Date      Reviewer        Info

*******************************************************************************/

u8 SetSdCardNotFilledWithRandomCharsToFlash (void)
{
 800b55c:	b510      	push	{r4, lr}
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b55e:	4c09      	ldr	r4, [pc, #36]	; (800b584 <SetSdCardNotFilledWithRandomCharsToFlash+0x28>)
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b560:	f641 0210 	movw	r2, #6160	; 0x1810
 800b564:	8821      	ldrh	r1, [r4, #0]
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b566:	2300      	movs	r3, #0
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b568:	4291      	cmp	r1, r2
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b56a:	71a3      	strb	r3, [r4, #6]
  StickConfiguration_st.VersionInfo_au8[3]              = 0;               // Build number not used
 800b56c:	71e3      	strb	r3, [r4, #7]
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b56e:	d001      	beq.n	800b574 <SetSdCardNotFilledWithRandomCharsToFlash+0x18>
u8 SetSdCardNotFilledWithRandomCharsToFlash (void)
{
  // If configuration not found then init it
  if (FALSE == ReadStickConfigurationFromUserPage ())
  {
    InitStickConfigurationToUserPage_u8 ();
 800b570:	f7ff ffda 	bl	800b528 <InitStickConfigurationToUserPage_u8>
  }

  // CI_LocalPrintf ("Set new SD card *** not *** filled with random chars\r\n");

  StickConfiguration_st.SDFillWithRandomChars_u8 &= 0xFE;     // Clear the "card with random chars filled"  bit
 800b574:	7ae3      	ldrb	r3, [r4, #11]
 800b576:	f023 0301 	bic.w	r3, r3, #1
 800b57a:	72e3      	strb	r3, [r4, #11]

  WriteStickConfigurationToUserPage ();
 800b57c:	f7ff ff9c 	bl	800b4b8 <WriteStickConfigurationToUserPage>

  return (TRUE);
}
 800b580:	2001      	movs	r0, #1
 800b582:	bd10      	pop	{r4, pc}
 800b584:	200035bc 	.word	0x200035bc

0800b588 <SetStickKeysNotInitatedToFlash>:
  Date      Reviewer        Info

*******************************************************************************/

u8 SetStickKeysNotInitatedToFlash (void)
{
 800b588:	b538      	push	{r3, r4, r5, lr}
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b58a:	4c08      	ldr	r4, [pc, #32]	; (800b5ac <SetStickKeysNotInitatedToFlash+0x24>)
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b58c:	f641 0210 	movw	r2, #6160	; 0x1810
 800b590:	8821      	ldrh	r1, [r4, #0]
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b592:	2300      	movs	r3, #0
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b594:	4291      	cmp	r1, r2
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b596:	71a3      	strb	r3, [r4, #6]
  StickConfiguration_st.VersionInfo_au8[3]              = 0;               // Build number not used
 800b598:	71e3      	strb	r3, [r4, #7]
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b59a:	d001      	beq.n	800b5a0 <SetStickKeysNotInitatedToFlash+0x18>
u8 SetStickKeysNotInitatedToFlash (void)
{
  // If configuration not found then init it
  if (FALSE == ReadStickConfigurationFromUserPage ())
  {
    InitStickConfigurationToUserPage_u8 ();
 800b59c:	f7ff ffc4 	bl	800b528 <InitStickConfigurationToUserPage_u8>
  }

  // CI_LocalPrintf ("Set stick keys not initiated\r\n");

  StickConfiguration_st.StickKeysNotInitiated_u8 = TRUE;
 800b5a0:	2501      	movs	r5, #1
 800b5a2:	7625      	strb	r5, [r4, #24]

  WriteStickConfigurationToUserPage ();
 800b5a4:	f7ff ff88 	bl	800b4b8 <WriteStickConfigurationToUserPage>

  return (TRUE);
}
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	bd38      	pop	{r3, r4, r5, pc}
 800b5ac:	200035bc 	.word	0x200035bc

0800b5b0 <ClearStickKeysNotInitatedToFlash>:
  Date      Reviewer        Info

*******************************************************************************/

u8 ClearStickKeysNotInitatedToFlash (void)
{
 800b5b0:	b510      	push	{r4, lr}
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b5b2:	4c08      	ldr	r4, [pc, #32]	; (800b5d4 <ClearStickKeysNotInitatedToFlash+0x24>)
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b5b4:	f641 0210 	movw	r2, #6160	; 0x1810
 800b5b8:	8821      	ldrh	r1, [r4, #0]
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b5ba:	2300      	movs	r3, #0
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b5bc:	4291      	cmp	r1, r2
  // memcpy (&StickConfiguration_st,(void*)(FLASHC_USER_PAGE + 72),sizeof (typeStick20Configuration_st));

// Write actual version info
//  StickConfiguration_st.VersionInfo_au8[0]              = VERSION_MAJOR;
//  StickConfiguration_st.VersionInfo_au8[1]              = VERSION_MINOR;
  StickConfiguration_st.VersionInfo_au8[2]              = 0;               // Build number not used
 800b5be:	71a3      	strb	r3, [r4, #6]
  StickConfiguration_st.VersionInfo_au8[3]              = 0;               // Build number not used
 800b5c0:	71e3      	strb	r3, [r4, #7]
// Restore dynamic data
  StickConfiguration_st.UserPwRetryCount      = UserPwRetryCount      ;
  StickConfiguration_st.AdminPwRetryCount     = AdminPwRetryCount     ;
  StickConfiguration_st.ActiveSmartCardID_u32 = ActiveSmartCardID_u32 ;

  if (MAGIC_NUMBER_STICK20_CONFIG != StickConfiguration_st.MagicNumber_StickConfig_u16)
 800b5c2:	d001      	beq.n	800b5c8 <ClearStickKeysNotInitatedToFlash+0x18>
u8 ClearStickKeysNotInitatedToFlash (void)
{
  // If configuration not found then init it
  if (FALSE == ReadStickConfigurationFromUserPage ())
  {
    InitStickConfigurationToUserPage_u8 ();
 800b5c4:	f7ff ffb0 	bl	800b528 <InitStickConfigurationToUserPage_u8>
  }

  // CI_LocalPrintf ("Clear: Stick keys not initiated\r\n");

  StickConfiguration_st.StickKeysNotInitiated_u8 = FALSE;
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	7623      	strb	r3, [r4, #24]

  WriteStickConfigurationToUserPage ();
 800b5cc:	f7ff ff74 	bl	800b4b8 <WriteStickConfigurationToUserPage>

  return (TRUE);
}
 800b5d0:	2001      	movs	r0, #1
 800b5d2:	bd10      	pop	{r4, pc}
 800b5d4:	200035bc 	.word	0x200035bc

0800b5d8 <WriteXorPatternToFlash>:
  Date      Reviewer        Info

*******************************************************************************/

u8 WriteXorPatternToFlash (u8 *XorPattern_pu8)
{
 800b5d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    // flashc_memcpy(FLASHC_USER_PAGE + 146,XorPattern_pu8,32,TRUE);
    unsigned char page_buffer[FLASH_PAGE_SIZE];
    memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b5dc:	4d19      	ldr	r5, [pc, #100]	; (800b644 <WriteXorPatternToFlash+0x6c>)
  Date      Reviewer        Info

*******************************************************************************/

u8 WriteXorPatternToFlash (u8 *XorPattern_pu8)
{
 800b5de:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
    // flashc_memcpy(FLASHC_USER_PAGE + 146,XorPattern_pu8,32,TRUE);
    unsigned char page_buffer[FLASH_PAGE_SIZE];
    memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b5e2:	f44f 6880 	mov.w	r8, #1024	; 0x400
  Date      Reviewer        Info

*******************************************************************************/

u8 WriteXorPatternToFlash (u8 *XorPattern_pu8)
{
 800b5e6:	4604      	mov	r4, r0
    // flashc_memcpy(FLASHC_USER_PAGE + 146,XorPattern_pu8,32,TRUE);
    unsigned char page_buffer[FLASH_PAGE_SIZE];
    memcpy (page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b5e8:	4629      	mov	r1, r5
 800b5ea:	4642      	mov	r2, r8
 800b5ec:	4668      	mov	r0, sp
 800b5ee:	f000 fd13 	bl	800c018 <memcpy>
    memcpy (page_buffer +146, XorPattern_pu8, 32);
 800b5f2:	6827      	ldr	r7, [r4, #0]
 800b5f4:	6866      	ldr	r6, [r4, #4]
 800b5f6:	68a0      	ldr	r0, [r4, #8]
 800b5f8:	68e3      	ldr	r3, [r4, #12]
 800b5fa:	f8cd 7092 	str.w	r7, [sp, #146]	; 0x92
 800b5fe:	f8cd 6096 	str.w	r6, [sp, #150]	; 0x96
 800b602:	f8cd 009a 	str.w	r0, [sp, #154]	; 0x9a
 800b606:	f8cd 309e 	str.w	r3, [sp, #158]	; 0x9e
 800b60a:	69a0      	ldr	r0, [r4, #24]
 800b60c:	69e3      	ldr	r3, [r4, #28]
 800b60e:	6927      	ldr	r7, [r4, #16]
 800b610:	6966      	ldr	r6, [r4, #20]
 800b612:	f8cd 30ae 	str.w	r3, [sp, #174]	; 0xae
 800b616:	f8cd 00aa 	str.w	r0, [sp, #170]	; 0xaa
 800b61a:	f8cd 70a2 	str.w	r7, [sp, #162]	; 0xa2
 800b61e:	f8cd 60a6 	str.w	r6, [sp, #166]	; 0xa6

    FLASH_Unlock();
 800b622:	f7f9 f8e5 	bl	80047f0 <FLASH_Unlock>
    FLASH_ErasePage(FLASHC_USER_PAGE);
 800b626:	4628      	mov	r0, r5
 800b628:	f7f9 f96c 	bl	8004904 <FLASH_ErasePage>
    write_data_to_flash ( page_buffer, FLASH_PAGE_SIZE, FLASHC_USER_PAGE);
 800b62c:	4668      	mov	r0, sp
 800b62e:	4641      	mov	r1, r8
 800b630:	462a      	mov	r2, r5
 800b632:	f7fe fb4f 	bl	8009cd4 <write_data_to_flash>
    FLASH_Lock();
 800b636:	f7f9 f8e7 	bl	8004808 <FLASH_Lock>

    return (TRUE);
}
 800b63a:	2001      	movs	r0, #1
 800b63c:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 800b640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b644:	0801dc00 	.word	0x0801dc00

0800b648 <ReadXorPatternFromFlash>:
  Date      Reviewer        Info

*******************************************************************************/

u8 ReadXorPatternFromFlash (u8 *XorPattern_pu8)
{
 800b648:	b470      	push	{r4, r5, r6}
  memcpy (XorPattern_pu8,(void*)(FLASHC_USER_PAGE + 146),32);
 800b64a:	4a0a      	ldr	r2, [pc, #40]	; (800b674 <ReadXorPatternFromFlash+0x2c>)
  Date      Reviewer        Info

*******************************************************************************/

u8 ReadXorPatternFromFlash (u8 *XorPattern_pu8)
{
 800b64c:	4603      	mov	r3, r0
  memcpy (XorPattern_pu8,(void*)(FLASHC_USER_PAGE + 146),32);
 800b64e:	6816      	ldr	r6, [r2, #0]
 800b650:	6855      	ldr	r5, [r2, #4]
 800b652:	6894      	ldr	r4, [r2, #8]
 800b654:	68d1      	ldr	r1, [r2, #12]
 800b656:	6006      	str	r6, [r0, #0]
 800b658:	6045      	str	r5, [r0, #4]
 800b65a:	6084      	str	r4, [r0, #8]
 800b65c:	60c1      	str	r1, [r0, #12]
 800b65e:	6916      	ldr	r6, [r2, #16]
 800b660:	6955      	ldr	r5, [r2, #20]
 800b662:	6994      	ldr	r4, [r2, #24]
 800b664:	69d1      	ldr	r1, [r2, #28]
 800b666:	611e      	str	r6, [r3, #16]
 800b668:	615d      	str	r5, [r3, #20]
 800b66a:	619c      	str	r4, [r3, #24]
 800b66c:	61d9      	str	r1, [r3, #28]

  return (TRUE);
}
 800b66e:	2001      	movs	r0, #1
 800b670:	bc70      	pop	{r4, r5, r6}
 800b672:	4770      	bx	lr
 800b674:	0801dc92 	.word	0x0801dc92

0800b678 <WritePasswordSafeKey>:
  Date      Reviewer        Info

*******************************************************************************/

u8 WritePasswordSafeKey (u8 *data)
{
 800b678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
//  memcpy ((void*)(FLASHC_USER_PAGE + 178),data,32);

  unsigned char page_buffer [FLASH_PAGE_SIZE];
  memcpy(page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b67c:	4d19      	ldr	r5, [pc, #100]	; (800b6e4 <WritePasswordSafeKey+0x6c>)
  Date      Reviewer        Info

*******************************************************************************/

u8 WritePasswordSafeKey (u8 *data)
{
 800b67e:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
//  memcpy ((void*)(FLASHC_USER_PAGE + 178),data,32);

  unsigned char page_buffer [FLASH_PAGE_SIZE];
  memcpy(page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b682:	f44f 6880 	mov.w	r8, #1024	; 0x400
  Date      Reviewer        Info

*******************************************************************************/

u8 WritePasswordSafeKey (u8 *data)
{
 800b686:	4604      	mov	r4, r0
//  memcpy ((void*)(FLASHC_USER_PAGE + 178),data,32);

  unsigned char page_buffer [FLASH_PAGE_SIZE];
  memcpy(page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b688:	4629      	mov	r1, r5
 800b68a:	4642      	mov	r2, r8
 800b68c:	4668      	mov	r0, sp
 800b68e:	f000 fcc3 	bl	800c018 <memcpy>
  memcpy(page_buffer +178, data, 32);
 800b692:	6827      	ldr	r7, [r4, #0]
 800b694:	6866      	ldr	r6, [r4, #4]
 800b696:	68a0      	ldr	r0, [r4, #8]
 800b698:	68e3      	ldr	r3, [r4, #12]
 800b69a:	f8cd 70b2 	str.w	r7, [sp, #178]	; 0xb2
 800b69e:	f8cd 60b6 	str.w	r6, [sp, #182]	; 0xb6
 800b6a2:	f8cd 00ba 	str.w	r0, [sp, #186]	; 0xba
 800b6a6:	f8cd 30be 	str.w	r3, [sp, #190]	; 0xbe
 800b6aa:	69a0      	ldr	r0, [r4, #24]
 800b6ac:	69e3      	ldr	r3, [r4, #28]
 800b6ae:	6927      	ldr	r7, [r4, #16]
 800b6b0:	6966      	ldr	r6, [r4, #20]
 800b6b2:	f8cd 30ce 	str.w	r3, [sp, #206]	; 0xce
 800b6b6:	f8cd 00ca 	str.w	r0, [sp, #202]	; 0xca
 800b6ba:	f8cd 70c2 	str.w	r7, [sp, #194]	; 0xc2
 800b6be:	f8cd 60c6 	str.w	r6, [sp, #198]	; 0xc6

  FLASH_Unlock();
 800b6c2:	f7f9 f895 	bl	80047f0 <FLASH_Unlock>
  FLASH_ErasePage (FLASHC_USER_PAGE);
 800b6c6:	4628      	mov	r0, r5
 800b6c8:	f7f9 f91c 	bl	8004904 <FLASH_ErasePage>
  write_data_to_flash (page_buffer, FLASH_PAGE_SIZE, FLASHC_USER_PAGE);
 800b6cc:	4668      	mov	r0, sp
 800b6ce:	4641      	mov	r1, r8
 800b6d0:	462a      	mov	r2, r5
 800b6d2:	f7fe faff 	bl	8009cd4 <write_data_to_flash>
  FLASH_Lock();
 800b6d6:	f7f9 f897 	bl	8004808 <FLASH_Lock>
  return (TRUE);
}
 800b6da:	2001      	movs	r0, #1
 800b6dc:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 800b6e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6e4:	0801dc00 	.word	0x0801dc00

0800b6e8 <ReadPasswordSafeKey>:
  Date      Reviewer        Info

*******************************************************************************/

u8 ReadPasswordSafeKey (u8 *data)
{
 800b6e8:	b470      	push	{r4, r5, r6}
  memcpy (data,(void*)(FLASHC_USER_PAGE + 178),32);
 800b6ea:	4a0a      	ldr	r2, [pc, #40]	; (800b714 <ReadPasswordSafeKey+0x2c>)
  Date      Reviewer        Info

*******************************************************************************/

u8 ReadPasswordSafeKey (u8 *data)
{
 800b6ec:	4603      	mov	r3, r0
  memcpy (data,(void*)(FLASHC_USER_PAGE + 178),32);
 800b6ee:	6816      	ldr	r6, [r2, #0]
 800b6f0:	6855      	ldr	r5, [r2, #4]
 800b6f2:	6894      	ldr	r4, [r2, #8]
 800b6f4:	68d1      	ldr	r1, [r2, #12]
 800b6f6:	6006      	str	r6, [r0, #0]
 800b6f8:	6045      	str	r5, [r0, #4]
 800b6fa:	6084      	str	r4, [r0, #8]
 800b6fc:	60c1      	str	r1, [r0, #12]
 800b6fe:	6916      	ldr	r6, [r2, #16]
 800b700:	6955      	ldr	r5, [r2, #20]
 800b702:	6994      	ldr	r4, [r2, #24]
 800b704:	69d1      	ldr	r1, [r2, #28]
 800b706:	611e      	str	r6, [r3, #16]
 800b708:	615d      	str	r5, [r3, #20]
 800b70a:	619c      	str	r4, [r3, #24]
 800b70c:	61d9      	str	r1, [r3, #28]
  return (TRUE);
}
 800b70e:	2001      	movs	r0, #1
 800b710:	bc70      	pop	{r4, r5, r6}
 800b712:	4770      	bx	lr
 800b714:	0801dcb2 	.word	0x0801dcb2

0800b718 <EraseLocalFlashKeyValues_u32>:
  #pragma data_alignment = 4
#endif
u8 EraseStoreData_au8[256];

u32 EraseLocalFlashKeyValues_u32 (void)
{
 800b718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b71a:	4e3f      	ldr	r6, [pc, #252]	; (800b818 <EraseLocalFlashKeyValues_u32+0x100>)
 800b71c:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
 800b720:	2707      	movs	r7, #7
 800b722:	4d3d      	ldr	r5, [pc, #244]	; (800b818 <EraseLocalFlashKeyValues_u32+0x100>)
 800b724:	f5a5 7480 	sub.w	r4, r5, #256	; 0x100
 800b728:	e002      	b.n	800b730 <EraseLocalFlashKeyValues_u32+0x18>

    
// Clear user page
  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b72a:	42b4      	cmp	r4, r6
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
 800b72c:	7023      	strb	r3, [r4, #0]

    
// Clear user page
  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b72e:	d00d      	beq.n	800b74c <EraseLocalFlashKeyValues_u32+0x34>
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
 800b730:	f001 f9c8 	bl	800cac4 <rand>
 800b734:	4b39      	ldr	r3, [pc, #228]	; (800b81c <EraseLocalFlashKeyValues_u32+0x104>)
 800b736:	3401      	adds	r4, #1
 800b738:	4003      	ands	r3, r0
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	daf5      	bge.n	800b72a <EraseLocalFlashKeyValues_u32+0x12>
 800b73e:	3b01      	subs	r3, #1
 800b740:	f063 03ff 	orn	r3, r3, #255	; 0xff
 800b744:	3301      	adds	r3, #1

    
// Clear user page
  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b746:	42b4      	cmp	r4, r6
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
 800b748:	7023      	strb	r3, [r4, #0]

    
// Clear user page
  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b74a:	d1f1      	bne.n	800b730 <EraseLocalFlashKeyValues_u32+0x18>
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
    }
    // flashc_memcpy((void*)FLASHC_USER_PAGE,EraseStoreData_au8,256,TRUE);
    memcpy(page_buffer, FLASHC_USER_PAGE, FLASH_PAGE_SIZE);
 800b74c:	4934      	ldr	r1, [pc, #208]	; (800b820 <EraseLocalFlashKeyValues_u32+0x108>)
 800b74e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b752:	4668      	mov	r0, sp
 800b754:	f000 fc60 	bl	800c018 <memcpy>
    memcpy(page_buffer, EraseStoreData_au8, 256);
 800b758:	4932      	ldr	r1, [pc, #200]	; (800b824 <EraseLocalFlashKeyValues_u32+0x10c>)
 800b75a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b75e:	4668      	mov	r0, sp
 800b760:	f000 fc5a 	bl	800c018 <memcpy>
    FLASH_Unlock();
 800b764:	f7f9 f844 	bl	80047f0 <FLASH_Unlock>
    FLASH_ErasePage(FLASHC_USER_PAGE);
 800b768:	482d      	ldr	r0, [pc, #180]	; (800b820 <EraseLocalFlashKeyValues_u32+0x108>)
 800b76a:	f7f9 f8cb 	bl	8004904 <FLASH_ErasePage>
    write_data_to_flash ( page_buffer, FLASH_PAGE_SIZE, FLASHC_USER_PAGE);
 800b76e:	4668      	mov	r0, sp
 800b770:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b774:	4a2a      	ldr	r2, [pc, #168]	; (800b820 <EraseLocalFlashKeyValues_u32+0x108>)
 800b776:	f7fe faad 	bl	8009cd4 <write_data_to_flash>
    FLASH_Lock();
 800b77a:	f7f9 f845 	bl	8004808 <FLASH_Lock>
  uint8_t page_buffer[FLASH_PAGE_SIZE];
  uint8_t *page;

    
// Clear user page
  for (i1=0;i1<7;i1++)
 800b77e:	3f01      	subs	r7, #1
 800b780:	d1cf      	bne.n	800b722 <EraseLocalFlashKeyValues_u32+0xa>
  }

  // flashc_erase_user_page (TRUE);

// Set default values
  InitStickConfigurationToUserPage_u8 ();
 800b782:	f7ff fed1 	bl	800b528 <InitStickConfigurationToUserPage_u8>
 800b786:	2607      	movs	r6, #7
  #pragma data_alignment = 4
#endif
u8 EraseStoreData_au8[256];

u32 EraseLocalFlashKeyValues_u32 (void)
{
 800b788:	4c27      	ldr	r4, [pc, #156]	; (800b828 <EraseLocalFlashKeyValues_u32+0x110>)
 800b78a:	e002      	b.n	800b792 <EraseLocalFlashKeyValues_u32+0x7a>

// Clear password safe

  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b78c:	42a5      	cmp	r5, r4
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
 800b78e:	7023      	strb	r3, [r4, #0]

// Clear password safe

  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b790:	d00d      	beq.n	800b7ae <EraseLocalFlashKeyValues_u32+0x96>
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
 800b792:	f001 f997 	bl	800cac4 <rand>
 800b796:	4b21      	ldr	r3, [pc, #132]	; (800b81c <EraseLocalFlashKeyValues_u32+0x104>)
 800b798:	3401      	adds	r4, #1
 800b79a:	4003      	ands	r3, r0
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	daf5      	bge.n	800b78c <EraseLocalFlashKeyValues_u32+0x74>
 800b7a0:	3b01      	subs	r3, #1
 800b7a2:	f063 03ff 	orn	r3, r3, #255	; 0xff
 800b7a6:	3301      	adds	r3, #1

// Clear password safe

  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b7a8:	42a5      	cmp	r5, r4
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
 800b7aa:	7023      	strb	r3, [r4, #0]

// Clear password safe

  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b7ac:	d1f1      	bne.n	800b792 <EraseLocalFlashKeyValues_u32+0x7a>
    }
    // flashc_memcpy((void*)(PWS_FLASH_START_ADDRESS    ),EraseStoreData_au8,256,TRUE);
    // flashc_memcpy((void*)(PWS_FLASH_START_ADDRESS+256),EraseStoreData_au8,256,TRUE);

//    memcpy(page_buffer, PWS_FLASH_START_ADDRESS, FLASH_PAGE_SIZE);
    memcpy(page_buffer, EraseStoreData_au8, 256);
 800b7ae:	491d      	ldr	r1, [pc, #116]	; (800b824 <EraseLocalFlashKeyValues_u32+0x10c>)
 800b7b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b7b4:	4668      	mov	r0, sp
 800b7b6:	f000 fc2f 	bl	800c018 <memcpy>
    memcpy(page_buffer+256, EraseStoreData_au8, 256);
 800b7ba:	491a      	ldr	r1, [pc, #104]	; (800b824 <EraseLocalFlashKeyValues_u32+0x10c>)
 800b7bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b7c0:	a840      	add	r0, sp, #256	; 0x100
 800b7c2:	f000 fc29 	bl	800c018 <memcpy>
    FLASH_Unlock();
 800b7c6:	f7f9 f813 	bl	80047f0 <FLASH_Unlock>
    FLASH_ErasePage(PWS_FLASH_START_ADDRESS);
 800b7ca:	4818      	ldr	r0, [pc, #96]	; (800b82c <EraseLocalFlashKeyValues_u32+0x114>)
 800b7cc:	f7f9 f89a 	bl	8004904 <FLASH_ErasePage>
    write_data_to_flash ( page_buffer, FLASH_PAGE_SIZE, PWS_FLASH_START_ADDRESS);
 800b7d0:	4668      	mov	r0, sp
 800b7d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b7d6:	4a15      	ldr	r2, [pc, #84]	; (800b82c <EraseLocalFlashKeyValues_u32+0x114>)
 800b7d8:	f7fe fa7c 	bl	8009cd4 <write_data_to_flash>
    FLASH_Lock();
 800b7dc:	f7f9 f814 	bl	8004808 <FLASH_Lock>
  // DFU_DisableFirmwareUpdate ();     // Stick always starts in application mode
  // CheckForNewSdCard ();             // Get SD ID

// Clear password safe

  for (i1=0;i1<7;i1++)
 800b7e0:	3e01      	subs	r6, #1
 800b7e2:	d1d1      	bne.n	800b788 <EraseLocalFlashKeyValues_u32+0x70>
 800b7e4:	2607      	movs	r6, #7
  }

  // flashc_erase_user_page (TRUE);

// Set default values
  InitStickConfigurationToUserPage_u8 ();
 800b7e6:	4c10      	ldr	r4, [pc, #64]	; (800b828 <EraseLocalFlashKeyValues_u32+0x110>)
 800b7e8:	e002      	b.n	800b7f0 <EraseLocalFlashKeyValues_u32+0xd8>
  // flashc_erase_page(PWS_FLASH_START_PAGE,TRUE);

// Clear OTP
  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b7ea:	42a5      	cmp	r5, r4
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
 800b7ec:	7023      	strb	r3, [r4, #0]
  // flashc_erase_page(PWS_FLASH_START_PAGE,TRUE);

// Clear OTP
  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b7ee:	d00d      	beq.n	800b80c <EraseLocalFlashKeyValues_u32+0xf4>
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
 800b7f0:	f001 f968 	bl	800cac4 <rand>
 800b7f4:	4b09      	ldr	r3, [pc, #36]	; (800b81c <EraseLocalFlashKeyValues_u32+0x104>)
 800b7f6:	3401      	adds	r4, #1
 800b7f8:	4003      	ands	r3, r0
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	daf5      	bge.n	800b7ea <EraseLocalFlashKeyValues_u32+0xd2>
 800b7fe:	3b01      	subs	r3, #1
 800b800:	f063 03ff 	orn	r3, r3, #255	; 0xff
 800b804:	3301      	adds	r3, #1
  // flashc_erase_page(PWS_FLASH_START_PAGE,TRUE);

// Clear OTP
  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b806:	42a5      	cmp	r5, r4
    {
      EraseStoreData_au8[i] = (u8)(rand () % 256);
 800b808:	7023      	strb	r3, [r4, #0]
  // flashc_erase_page(PWS_FLASH_START_PAGE,TRUE);

// Clear OTP
  for (i1=0;i1<7;i1++)
  {
    for (i=0;i<256;i++)
 800b80a:	d1f1      	bne.n	800b7f0 <EraseLocalFlashKeyValues_u32+0xd8>


  // flashc_erase_page(PWS_FLASH_START_PAGE,TRUE);

// Clear OTP
  for (i1=0;i1<7;i1++)
 800b80c:	3e01      	subs	r6, #1
 800b80e:	d1ea      	bne.n	800b7e6 <EraseLocalFlashKeyValues_u32+0xce>
  {
    // flashc_erase_page(OTP_FLASH_START_PAGE+i,TRUE);
  }

  return (TRUE);
}
 800b810:	2001      	movs	r0, #1
 800b812:	f20d 4d04 	addw	sp, sp, #1028	; 0x404
 800b816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b818:	200035bb 	.word	0x200035bb
 800b81c:	800000ff 	.word	0x800000ff
 800b820:	0801dc00 	.word	0x0801dc00
 800b824:	200034bc 	.word	0x200034bc
 800b828:	200034bb 	.word	0x200034bb
 800b82c:	0801c000 	.word	0x0801c000

0800b830 <BuildNewAesStorageKey_u32>:
  16.08.13  RB              First review

*******************************************************************************/

u32 BuildNewAesStorageKey_u32 (u8 *MasterKey_pu8)
{
 800b830:	b570      	push	{r4, r5, r6, lr}
 800b832:	4606      	mov	r6, r0
 800b834:	b0de      	sub	sp, #376	; 0x178

  #ifdef LOCAL_DEBUG
  //CI_TickLocalPrintf ("BuildNewAesStorageKey\r\n");
  #endif
  // Wait for next smartcard cmd
  DelayMs (10);
 800b836:	200a      	movs	r0, #10
 800b838:	f7f4 ff10 	bl	800065c <DelayMs>

  // Get a random number for the storage key
  if (FALSE == getRandomNumber (AES_KEYSIZE_256_BIT/2,StorageKey_au8))
 800b83c:	4669      	mov	r1, sp
 800b83e:	2010      	movs	r0, #16
 800b840:	f7f6 f9a4 	bl	8001b8c <getRandomNumber>
 800b844:	b910      	cbnz	r0, 800b84c <BuildNewAesStorageKey_u32+0x1c>
  {
    #ifdef LOCAL_DEBUG
    //CI_LocalPrintf ("GetRandomNumber fails\n\r");
    #endif
    return (FALSE);
 800b846:	2000      	movs	r0, #0
  memset (StorageKey_au8,0,AES_KEYSIZE_256_BIT);
  memset (Buffer_au8,0,AES_KEYSIZE_256_BIT);

  return (TRUE);

}
 800b848:	b05e      	add	sp, #376	; 0x178
 800b84a:	bd70      	pop	{r4, r5, r6, pc}
    #endif
    return (FALSE);
  }

  // Get a random number for the storage key
  if (FALSE == getRandomNumber (AES_KEYSIZE_256_BIT/2,&StorageKey_au8[AES_KEYSIZE_256_BIT/2]))
 800b84c:	2010      	movs	r0, #16
 800b84e:	eb0d 0100 	add.w	r1, sp, r0
 800b852:	f7f6 f99b 	bl	8001b8c <getRandomNumber>
 800b856:	2800      	cmp	r0, #0
 800b858:	d0f5      	beq.n	800b846 <BuildNewAesStorageKey_u32+0x16>
  //CI_LocalPrintf ("Uncrypted storage key       : ");
  //HexPrint (AES_KEYSIZE_256_BIT,StorageKey_au8);
  //CI_LocalPrintf ("\r\n");
  #endif

  memcpy (Buffer_au8,StorageKey_au8,AES_KEYSIZE_256_BIT);
 800b85a:	466d      	mov	r5, sp
 800b85c:	ac08      	add	r4, sp, #32
 800b85e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b860:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b862:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800b866:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  // Local encryption of the storage key
  unsigned char  Buffer_au8_encrypted [AES_KEYSIZE_256_BIT];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, MasterKey_pu8, 256);
 800b86a:	4631      	mov	r1, r6
 800b86c:	a818      	add	r0, sp, #96	; 0x60
 800b86e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b872:	f7fd f8b5 	bl	80089e0 <aes_setkey_enc>
  int i;
  for (i=0; i<AES_KEYSIZE_256_BIT; i+=16) {
    aes_crypt_ecb ( &aes_ctx, AES_ENCRYPT, 
 800b876:	aa08      	add	r2, sp, #32
 800b878:	a818      	add	r0, sp, #96	; 0x60
 800b87a:	ab10      	add	r3, sp, #64	; 0x40
 800b87c:	2101      	movs	r1, #1
 800b87e:	f7fd fa33 	bl	8008ce8 <aes_crypt_ecb>
 800b882:	a818      	add	r0, sp, #96	; 0x60
 800b884:	2101      	movs	r1, #1
 800b886:	aa0c      	add	r2, sp, #48	; 0x30
 800b888:	ab14      	add	r3, sp, #80	; 0x50
 800b88a:	f7fd fa2d 	bl	8008ce8 <aes_crypt_ecb>
  //HexPrint (AES_KEYSIZE_256_BIT,Buffer_au8_encrypted);
  //CI_LocalPrintf ("\r\n");
  #endif

  // Store the encrypted storage key in USER PAGE
  WriteAESStorageKeyToUserPage (Buffer_au8_encrypted);
 800b88e:	a810      	add	r0, sp, #64	; 0x40
 800b890:	f7ff fdd6 	bl	800b440 <WriteAESStorageKeyToUserPage>

  // Clear the critical memory
  memset (StorageKey_au8,0,AES_KEYSIZE_256_BIT);
  memset (Buffer_au8,0,AES_KEYSIZE_256_BIT);

  return (TRUE);
 800b894:	2001      	movs	r0, #1

}
 800b896:	b05e      	add	sp, #376	; 0x178
 800b898:	bd70      	pop	{r4, r5, r6, pc}
 800b89a:	bf00      	nop

0800b89c <BuildNewAesMasterKey_u32>:
  16.08.13  RB              First review

*******************************************************************************/

u32 BuildNewAesMasterKey_u32 (u8 *AdminPW_pu8,u8 *MasterKey_pu8)
{
 800b89c:	b538      	push	{r3, r4, r5, lr}
 800b89e:	460c      	mov	r4, r1
 800b8a0:	4605      	mov	r5, r0
    #ifdef LOCAL_DEBUG
    //CI_TickLocalPrintf ("BuildNewAesMasterKey_u32\r\n");
    #endif
    RestartSmartcard ();
 800b8a2:	f7f7 f9f5 	bl	8002c90 <RestartSmartcard>
    // LA_RestartSmartcard_u8 ();

    // Wait for next smartcard cmd
    DelayMs (10);
 800b8a6:	200a      	movs	r0, #10
 800b8a8:	f7f4 fed8 	bl	800065c <DelayMs>
    #ifdef LOCAL_DEBUG
    //CI_LocalPrintf ("GetRandomNumber\n\r");
    #endif

    // Get a random number for the master key
    if (FALSE == getRandomNumber (AES_KEYSIZE_256_BIT/2, MasterKey_pu8))
 800b8ac:	4621      	mov	r1, r4
 800b8ae:	2010      	movs	r0, #16
 800b8b0:	f7f6 f96c 	bl	8001b8c <getRandomNumber>
 800b8b4:	b908      	cbnz	r0, 800b8ba <BuildNewAesMasterKey_u32+0x1e>
    {
        #ifdef LOCAL_DEBUG
        //CI_LocalPrintf ("GetRandomNumber fails\n\r");
        #endif
        return (FALSE);
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	bd38      	pop	{r3, r4, r5, pc}
    }

    // Get a random number for the master key
    if (FALSE == getRandomNumber (AES_KEYSIZE_256_BIT/2, &MasterKey_pu8[AES_KEYSIZE_256_BIT/2]))
 800b8ba:	2010      	movs	r0, #16
 800b8bc:	1821      	adds	r1, r4, r0
 800b8be:	f7f6 f965 	bl	8001b8c <getRandomNumber>
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d0f7      	beq.n	800b8b6 <BuildNewAesMasterKey_u32+0x1a>
        #endif
        return (FALSE);
    }

    // Wait for next smartcard cmd
    DelayMs (10);
 800b8c6:	200a      	movs	r0, #10
 800b8c8:	f7f4 fec8 	bl	800065c <DelayMs>
    #ifdef LOCAL_DEBUG
    //CI_TickLocalPrintf ("Send AdminPW -%s-\r\n",AdminPW_pu8);
    #endif
    // Unlock smartcard for sending master key
    // if (FALSE == LA_OpenPGP_V20_Test_SendAdminPW (AdminPW_pu8))
    if (FALSE == cardAuthenticate (AdminPW_pu8))
 800b8cc:	4628      	mov	r0, r5
 800b8ce:	f7f6 fa5d 	bl	8001d8c <cardAuthenticate>
 800b8d2:	2800      	cmp	r0, #0
 800b8d4:	d0ef      	beq.n	800b8b6 <BuildNewAesMasterKey_u32+0x1a>
    //HexPrint (AES_KEYSIZE_256_BIT,MasterKey_pu8);
    //CI_TickLocalPrintf ("\r\n");
    #endif

    // Wait for next smartcard cmd
    DelayMs (10);
 800b8d6:	200a      	movs	r0, #10
 800b8d8:	f7f4 fec0 	bl	800065c <DelayMs>

    // Store master key in smartcard
    int ret = sendAESMasterKey (AES_KEYSIZE_256_BIT, MasterKey_pu8);
 800b8dc:	4621      	mov	r1, r4
 800b8de:	2020      	movs	r0, #32
 800b8e0:	f7f6 fb60 	bl	8001fa4 <sendAESMasterKey>
    if (TRUE != ret)
 800b8e4:	2801      	cmp	r0, #1

    // Wait for next smartcard cmd
    DelayMs (10);

    // Store master key in smartcard
    int ret = sendAESMasterKey (AES_KEYSIZE_256_BIT, MasterKey_pu8);
 800b8e6:	4604      	mov	r4, r0
    if (TRUE != ret)
 800b8e8:	d1e5      	bne.n	800b8b6 <BuildNewAesMasterKey_u32+0x1a>
      //CI_TickLocalPrintf ("SendAESMasterKey fails\r\n");
      #endif
    return (FALSE);
    }

    RestartSmartcard();
 800b8ea:	f7f7 f9d1 	bl	8002c90 <RestartSmartcard>

    ClearStickKeysNotInitatedToFlash ();
 800b8ee:	f7ff fe5f 	bl	800b5b0 <ClearStickKeysNotInitatedToFlash>

    return (TRUE);
 800b8f2:	4620      	mov	r0, r4
}
 800b8f4:	bd38      	pop	{r3, r4, r5, pc}
 800b8f6:	bf00      	nop

0800b8f8 <BuildNewXorPattern_u32>:
  Date      Reviewer        Info

*******************************************************************************/

u32 BuildNewXorPattern_u32 (void)
{
 800b8f8:	b500      	push	{lr}
 800b8fa:	b089      	sub	sp, #36	; 0x24

  #ifdef LOCAL_DEBUG
  //CI_TickLocalPrintf ("BuildNewXorPattern_u32\r\n");
  #endif

  RestartSmartcard ();
 800b8fc:	f7f7 f9c8 	bl	8002c90 <RestartSmartcard>
  #ifdef LOCAL_DEBUG
  //CI_LocalPrintf ("GetRandomNumber\n\r");
  #endif

  // Get a random number for the master key
  if (FALSE == getRandomNumber (AES_KEYSIZE_256_BIT/2,XorPattern_au8))
 800b900:	4669      	mov	r1, sp
 800b902:	2010      	movs	r0, #16
 800b904:	f7f6 f942 	bl	8001b8c <getRandomNumber>
 800b908:	b918      	cbnz	r0, 800b912 <BuildNewXorPattern_u32+0x1a>
  {
    #ifdef LOCAL_DEBUG
    //CI_LocalPrintf ("GetRandomNumber fails\n\r");
    #endif
    return (FALSE);
 800b90a:	2000      	movs	r0, #0
  }

  WriteXorPatternToFlash (XorPattern_au8);

  return (TRUE);
}
 800b90c:	b009      	add	sp, #36	; 0x24
 800b90e:	f85d fb04 	ldr.w	pc, [sp], #4
    #endif
    return (FALSE);
  }

  // Get a random number for the master key
  if (FALSE == getRandomNumber (AES_KEYSIZE_256_BIT/2,&XorPattern_au8[AES_KEYSIZE_256_BIT/2]))
 800b912:	2010      	movs	r0, #16
 800b914:	eb0d 0100 	add.w	r1, sp, r0
 800b918:	f7f6 f938 	bl	8001b8c <getRandomNumber>
 800b91c:	2800      	cmp	r0, #0
 800b91e:	d0f4      	beq.n	800b90a <BuildNewXorPattern_u32+0x12>
    //CI_LocalPrintf ("GetRandomNumber fails\n\r");
    #endif
    return (FALSE);
  }

  WriteXorPatternToFlash (XorPattern_au8);
 800b920:	4668      	mov	r0, sp
 800b922:	f7ff fe59 	bl	800b5d8 <WriteXorPatternToFlash>

  return (TRUE);
 800b926:	2001      	movs	r0, #1
}
 800b928:	b009      	add	sp, #36	; 0x24
 800b92a:	f85d fb04 	ldr.w	pc, [sp], #4
 800b92e:	bf00      	nop

0800b930 <XorAesKey_u32>:
  Date      Reviewer        Info

*******************************************************************************/

u32 XorAesKey_u32 (u8 *AesKey_au8)
{
 800b930:	b510      	push	{r4, lr}
 800b932:	b088      	sub	sp, #32
 800b934:	4604      	mov	r4, r0
  u8  XorKey_au8[AES_KEYSIZE_256_BIT];
  u32 i;

  ReadXorPatternFromFlash (XorKey_au8);
 800b936:	4668      	mov	r0, sp
 800b938:	f7ff fe86 	bl	800b648 <ReadXorPatternFromFlash>
  //CI_LocalPrintf ("XorAesKey with     : ");
  //HexPrint (AES_KEYSIZE_256_BIT,XorKey_au8);
  //CI_LocalPrintf ("\r\n");
#endif

  for (i=0;i<AES_KEYSIZE_256_BIT;i++)
 800b93c:	2300      	movs	r3, #0
  {
    AesKey_au8[i] = AesKey_au8[i] ^ XorKey_au8[i];
 800b93e:	5ce2      	ldrb	r2, [r4, r3]
 800b940:	f81d 1003 	ldrb.w	r1, [sp, r3]
 800b944:	404a      	eors	r2, r1
 800b946:	54e2      	strb	r2, [r4, r3]
  //CI_LocalPrintf ("XorAesKey with     : ");
  //HexPrint (AES_KEYSIZE_256_BIT,XorKey_au8);
  //CI_LocalPrintf ("\r\n");
#endif

  for (i=0;i<AES_KEYSIZE_256_BIT;i++)
 800b948:	3301      	adds	r3, #1
 800b94a:	2b20      	cmp	r3, #32
 800b94c:	d1f7      	bne.n	800b93e <XorAesKey_u32+0xe>
  //CI_LocalPrintf ("New AesKey         : ");
  //HexPrint (AES_KEYSIZE_256_BIT,AesKey_au8);
  //CI_LocalPrintf ("\r\n");
#endif
  return (TRUE);
}
 800b94e:	2001      	movs	r0, #1
 800b950:	b008      	add	sp, #32
 800b952:	bd10      	pop	{r4, pc}

0800b954 <BuildStorageKeys_u32>:
  16.08.13  RB              First review

*******************************************************************************/

u32 BuildStorageKeys_u32 (u8 *AdminPW_pu8)
{
 800b954:	b510      	push	{r4, lr}
 800b956:	b088      	sub	sp, #32
 800b958:	4604      	mov	r4, r0
  u8  MasterKey_au8[AES_KEYSIZE_256_BIT];

// Check admin password
  // Unlock smartcard for sending master key
  // if (FALSE == LA_OpenPGP_V20_Test_SendAdminPW (AdminPW_pu8))
  if (FALSE == cardAuthenticate (AdminPW_pu8))
 800b95a:	f7f6 fa17 	bl	8001d8c <cardAuthenticate>
 800b95e:	b910      	cbnz	r0, 800b966 <BuildStorageKeys_u32+0x12>
  {
#ifdef LOCAL_DEBUG
  //CI_TickLocalPrintf ("AdminPW wrong\r\n");
#endif
    return CMD_STATUS_WRONG_PASSWORD;
 800b960:	2004      	movs	r0, #4

// Clear the critical memory
  memset (MasterKey_au8,0,AES_KEYSIZE_256_BIT);

  return CMD_STATUS_OK;
}
 800b962:	b008      	add	sp, #32
 800b964:	bd10      	pop	{r4, pc}
  //CI_TickLocalPrintf ("AdminPW wrong\r\n");
#endif
    return CMD_STATUS_WRONG_PASSWORD;
  }

  Ret_u32 = EraseLocalFlashKeyValues_u32 ();
 800b966:	f7ff fed7 	bl	800b718 <EraseLocalFlashKeyValues_u32>
  if (FALSE == Ret_u32)
 800b96a:	b910      	cbnz	r0, 800b972 <BuildStorageKeys_u32+0x1e>
  {
    return CMD_STATUS_AES_CREATE_KEY_FAILED;
 800b96c:	200b      	movs	r0, #11

// Clear the critical memory
  memset (MasterKey_au8,0,AES_KEYSIZE_256_BIT);

  return CMD_STATUS_OK;
}
 800b96e:	b008      	add	sp, #32
 800b970:	bd10      	pop	{r4, pc}
  if (FALSE == Ret_u32)
  {
    return CMD_STATUS_AES_CREATE_KEY_FAILED;
  }

  Ret_u32 = BuildNewXorPattern_u32 ();
 800b972:	f7ff ffc1 	bl	800b8f8 <BuildNewXorPattern_u32>
  if (FALSE == Ret_u32)
 800b976:	2800      	cmp	r0, #0
 800b978:	d0f8      	beq.n	800b96c <BuildStorageKeys_u32+0x18>
  {
    return CMD_STATUS_AES_CREATE_KEY_FAILED;
  }

  Ret_u32 = BuildNewAesMasterKey_u32 (AdminPW_pu8, MasterKey_au8);
 800b97a:	4620      	mov	r0, r4
 800b97c:	4669      	mov	r1, sp
 800b97e:	f7ff ff8d 	bl	800b89c <BuildNewAesMasterKey_u32>
  if (TRUE != Ret_u32)
 800b982:	2801      	cmp	r0, #1
 800b984:	d1f2      	bne.n	800b96c <BuildStorageKeys_u32+0x18>
  {
    return CMD_STATUS_AES_CREATE_KEY_FAILED;
  }

  Ret_u32 = BuildNewAesStorageKey_u32 (MasterKey_au8);
 800b986:	4668      	mov	r0, sp
 800b988:	f7ff ff52 	bl	800b830 <BuildNewAesStorageKey_u32>
  if (FALSE == Ret_u32)
 800b98c:	2800      	cmp	r0, #0
 800b98e:	d0ed      	beq.n	800b96c <BuildStorageKeys_u32+0x18>
  {
    return CMD_STATUS_AES_CREATE_KEY_FAILED;
  }

// Clear the critical memory
  memset (MasterKey_au8,0,AES_KEYSIZE_256_BIT);
 800b990:	4668      	mov	r0, sp
 800b992:	2100      	movs	r1, #0
 800b994:	2220      	movs	r2, #32
 800b996:	f001 f83f 	bl	800ca18 <memset>

  return CMD_STATUS_OK;
 800b99a:	2000      	movs	r0, #0
 800b99c:	e7e1      	b.n	800b962 <BuildStorageKeys_u32+0xe>
 800b99e:	bf00      	nop

0800b9a0 <DecryptKeyViaSmartcard_u32>:
  Date      Reviewer        Info

*******************************************************************************/

u32 DecryptKeyViaSmartcard_u32 (u8 *StorageKey_pu8)
{
 800b9a0:	b510      	push	{r4, lr}
//  //HexPrint (AES_KEYSIZE_256_BIT,StorageKey_pu8);
//  //CI_LocalPrintf ("\r\n");
#endif

/* SC AES key decryption */
  if (FALSE == testScAesKey (AES_KEYSIZE_256_BIT,StorageKey_pu8))
 800b9a2:	4601      	mov	r1, r0
  Date      Reviewer        Info

*******************************************************************************/

u32 DecryptKeyViaSmartcard_u32 (u8 *StorageKey_pu8)
{
 800b9a4:	4604      	mov	r4, r0
//  //HexPrint (AES_KEYSIZE_256_BIT,StorageKey_pu8);
//  //CI_LocalPrintf ("\r\n");
#endif

/* SC AES key decryption */
  if (FALSE == testScAesKey (AES_KEYSIZE_256_BIT,StorageKey_pu8))
 800b9a6:	2020      	movs	r0, #32
 800b9a8:	f7f6 fb08 	bl	8001fbc <testScAesKey>
 800b9ac:	b118      	cbz	r0, 800b9b6 <DecryptKeyViaSmartcard_u32+0x16>
    //CI_LocalPrintf ("Smartcard access failed\r\n");
#endif
    return (FALSE);
  }

  XorAesKey_u32 (StorageKey_pu8);
 800b9ae:	4620      	mov	r0, r4
 800b9b0:	f7ff ffbe 	bl	800b930 <XorAesKey_u32>
//  //CI_LocalPrintf ("DecryptKeyViaSmartcard_u32: Decrypted key : ");
//  //HexPrint (AES_KEYSIZE_256_BIT,StorageKey_pu8);
//  //CI_LocalPrintf ("\r\n");
#endif

  return (TRUE);
 800b9b4:	2001      	movs	r0, #1
}
 800b9b6:	bd10      	pop	{r4, pc}

0800b9b8 <GetStorageKey_u32>:
  16.08.13  RB              First review

*******************************************************************************/

u32 GetStorageKey_u32 (u8 *UserPW_pu8, u8 *StorageKey_pu8)
{
 800b9b8:	b510      	push	{r4, lr}
 800b9ba:	460c      	mov	r4, r1
/* Enable smartcard */
  if (FALSE == testSendUserPW2 (UserPW_pu8))
 800b9bc:	f7f6 fb14 	bl	8001fe8 <testSendUserPW2>
 800b9c0:	b158      	cbz	r0, 800b9da <GetStorageKey_u32+0x22>
  {
    return (FALSE);
  }

// Wait for next smartcard cmd
  DelayMs (10);
 800b9c2:	200a      	movs	r0, #10
 800b9c4:	f7f4 fe4a 	bl	800065c <DelayMs>

// Get encrypted key for the crypted volume
  ReadAESStorageKeyToUserPage (StorageKey_pu8);
 800b9c8:	4620      	mov	r0, r4
 800b9ca:	f7ff fd63 	bl	800b494 <ReadAESStorageKeyToUserPage>

  if (FALSE == DecryptKeyViaSmartcard_u32 (StorageKey_pu8))
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	f7ff ffe6 	bl	800b9a0 <DecryptKeyViaSmartcard_u32>
 800b9d4:	3000      	adds	r0, #0
 800b9d6:	bf18      	it	ne
 800b9d8:	2001      	movne	r0, #1
  {
    return (FALSE);
  }

  return (TRUE);
}
 800b9da:	bd10      	pop	{r4, pc}

0800b9dc <CheckStorageKey_u8>:


*******************************************************************************/

u8 CheckStorageKey_u8 (void)
{
 800b9dc:	b500      	push	{lr}
 800b9de:	b089      	sub	sp, #36	; 0x24
  u8 StorageKey_au8[AES_KEYSIZE_256_BIT];
  u32 *p_pu32;

// Get encrypted key for the crypted volume
  ReadAESStorageKeyToUserPage (StorageKey_au8);
 800b9e0:	4668      	mov	r0, sp
 800b9e2:	f7ff fd57 	bl	800b494 <ReadAESStorageKeyToUserPage>

  p_pu32 = (u32*)&StorageKey_au8[0];
  if ((u32)0xFFFFFFFF == *p_pu32)
 800b9e6:	9800      	ldr	r0, [sp, #0]
  {
    return (FALSE);   // No key generated - this is a security leak
  }

  return (TRUE);
}
 800b9e8:	3001      	adds	r0, #1
 800b9ea:	bf18      	it	ne
 800b9ec:	2001      	movne	r0, #1
 800b9ee:	b009      	add	sp, #36	; 0x24
 800b9f0:	f85d fb04 	ldr.w	pc, [sp], #4

0800b9f4 <StartupCheck_u8>:
  Date      Reviewer        Info


*******************************************************************************/
u8 StartupCheck_u8 (void)
{
 800b9f4:	b510      	push	{r4, lr}
  u8 CheckStatus_u8 = TRUE;

  if (FALSE == PWS_CheckPasswordSafeKey_u8 ())
 800b9f6:	f000 fac7 	bl	800bf88 <PWS_CheckPasswordSafeKey_u8>
 800b9fa:	4604      	mov	r4, r0
 800b9fc:	b108      	cbz	r0, 800ba02 <StartupCheck_u8+0xe>
  }
*/

  if (TRUE == CheckStatus_u8)
  {
    return (TRUE);
 800b9fe:	2001      	movs	r0, #1
 800ba00:	bd10      	pop	{r4, pc}
  }

  //CI_LocalPrintf ("*** AES keys unsecure ***\r\n");

  ReadStickConfigurationFromUserPage ();
 800ba02:	f7ff fd83 	bl	800b50c <ReadStickConfigurationFromUserPage>

  if (TRUE == StickConfiguration_st.StickKeysNotInitiated_u8)
 800ba06:	4b05      	ldr	r3, [pc, #20]	; (800ba1c <StartupCheck_u8+0x28>)
 800ba08:	7e1b      	ldrb	r3, [r3, #24]
 800ba0a:	2b01      	cmp	r3, #1
 800ba0c:	d001      	beq.n	800ba12 <StartupCheck_u8+0x1e>
  {
    //CI_LocalPrintf ("*** Set flash bit NotInitated ***\r\n");
    SetStickKeysNotInitatedToFlash ();
  }

  return (FALSE);
 800ba0e:	4620      	mov	r0, r4
}
 800ba10:	bd10      	pop	{r4, pc}
  ReadStickConfigurationFromUserPage ();

  if (TRUE == StickConfiguration_st.StickKeysNotInitiated_u8)
  {
    //CI_LocalPrintf ("*** Set flash bit NotInitated ***\r\n");
    SetStickKeysNotInitatedToFlash ();
 800ba12:	f7ff fdb9 	bl	800b588 <SetStickKeysNotInitatedToFlash>
  }

  return (FALSE);
 800ba16:	4620      	mov	r0, r4
 800ba18:	bd10      	pop	{r4, pc}
 800ba1a:	bf00      	nop
 800ba1c:	200035bc 	.word	0x200035bc

0800ba20 <HighLevelTests>:
  16.08.13  RB              First review

*******************************************************************************/

void HighLevelTests (unsigned char nParamsGet_u8,unsigned char CMD_u8,unsigned int Param_u32,unsigned char *String_pu8)
{
 800ba20:	b500      	push	{lr}
 800ba22:	b089      	sub	sp, #36	; 0x24
  u8 Buffer_au8[32];

  if (0 == nParamsGet_u8)
 800ba24:	b148      	cbz	r0, 800ba3a <HighLevelTests+0x1a>
    //CI_LocalPrintf ("6          Set new SD card found\r\n");
    //CI_LocalPrintf ("\r\n");
    return;
  }

  switch (CMD_u8)
 800ba26:	2906      	cmp	r1, #6
 800ba28:	d807      	bhi.n	800ba3a <HighLevelTests+0x1a>
 800ba2a:	e8df f001 	tbb	[pc, r1]
 800ba2e:	060f      	.short	0x060f
 800ba30:	09150606 	.word	0x09150606
 800ba34:	04          	.byte	0x04
 800ba35:	00          	.byte	0x00
          //HexPrint (32,(u8*)Buffer_au8);
          //CI_LocalPrintf ("\r\n");
          break;
    case 6 :
          //CI_LocalPrintf ("Set new SD card found\r\n");
          SetSdCardNotFilledWithRandomCharsToFlash ();
 800ba36:	f7ff fd91 	bl	800b55c <SetSdCardNotFilledWithRandomCharsToFlash>
          break;

    default :
          break;
  }
}
 800ba3a:	b009      	add	sp, #36	; 0x24
 800ba3c:	f85d fb04 	ldr.w	pc, [sp], #4
          memset (Buffer_au8,255,32);
          // Store the encrypted storage key in USER PAGE
          WriteAESStorageKeyToUserPage (Buffer_au8);
          break;
    case 5 :
          ReadAESStorageKeyToUserPage (Buffer_au8);
 800ba40:	4668      	mov	r0, sp
 800ba42:	f7ff fd27 	bl	800b494 <ReadAESStorageKeyToUserPage>
          break;

    default :
          break;
  }
}
 800ba46:	b009      	add	sp, #36	; 0x24
 800ba48:	f85d fb04 	ldr.w	pc, [sp], #4
  }

  switch (CMD_u8)
  {
    case 0 :
          BuildStorageKeys_u32 ((u8*)"12345678");
 800ba4c:	4808      	ldr	r0, [pc, #32]	; (800ba70 <HighLevelTests+0x50>)
 800ba4e:	f7ff ff81 	bl	800b954 <BuildStorageKeys_u32>
          break;

    default :
          break;
  }
}
 800ba52:	b009      	add	sp, #36	; 0x24
 800ba54:	f85d fb04 	ldr.w	pc, [sp], #4
          //CI_LocalPrintf ("Write 987654321 to USER PAGE\r\n");
          //flashc_memcpy(AVR32_FLASHC_USER_PAGE,"987654321",9,TRUE);
          break;
    case 4 :
          //CI_LocalPrintf ("Clear AES storage key in flash\r\n");
          memset (Buffer_au8,255,32);
 800ba58:	21ff      	movs	r1, #255	; 0xff
 800ba5a:	2220      	movs	r2, #32
 800ba5c:	4668      	mov	r0, sp
 800ba5e:	f000 ffdb 	bl	800ca18 <memset>
          // Store the encrypted storage key in USER PAGE
          WriteAESStorageKeyToUserPage (Buffer_au8);
 800ba62:	4668      	mov	r0, sp
 800ba64:	f7ff fcec 	bl	800b440 <WriteAESStorageKeyToUserPage>
          break;

    default :
          break;
  }
}
 800ba68:	b009      	add	sp, #36	; 0x24
 800ba6a:	f85d fb04 	ldr.w	pc, [sp], #4
 800ba6e:	bf00      	nop
 800ba70:	0800d010 	.word	0x0800d010

0800ba74 <PWS_DecryptedPasswordSafeKey.part.0>:
  Reviews
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_DecryptedPasswordSafeKey (void)
 800ba74:	b510      	push	{r4, lr}
  }

  CI_LocalPrintf ("Decrypt password safe key\r\n");

// Get the encrypted hidden volume slots key
  ReadPasswordSafeKey (DecryptedPasswordSafeKey_au8);
 800ba76:	4c06      	ldr	r4, [pc, #24]	; (800ba90 <PWS_DecryptedPasswordSafeKey.part.0+0x1c>)
 800ba78:	4620      	mov	r0, r4
 800ba7a:	f7ff fe35 	bl	800b6e8 <ReadPasswordSafeKey>

// Decrypt the slots key of the hidden volumes

  if (FALSE == DecryptKeyViaSmartcard_u32 (DecryptedPasswordSafeKey_au8))
 800ba7e:	4620      	mov	r0, r4
 800ba80:	f7ff ff8e 	bl	800b9a0 <DecryptKeyViaSmartcard_u32>
 800ba84:	b110      	cbz	r0, 800ba8c <PWS_DecryptedPasswordSafeKey.part.0+0x18>
  {
    return (FALSE);
  }

// Key is ready
  DecryptedPasswordSafeKey_u8 = TRUE;
 800ba86:	2001      	movs	r0, #1
 800ba88:	f884 0020 	strb.w	r0, [r4, #32]

  return (TRUE);
}
 800ba8c:	bd10      	pop	{r4, pc}
 800ba8e:	bf00      	nop
 800ba90:	20002c00 	.word	0x20002c00

0800ba94 <PWS_ReadSlot.part.1>:
  Reviews
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_ReadSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
 800ba94:	b5f0      	push	{r4, r5, r6, r7, lr}

u8 PWS_GetDecryptedPasswordSafeKey (u8 **Key_pu8)
{
  *Key_pu8 = NULL;

  if (FALSE == DecryptedPasswordSafeKey_u8)
 800ba96:	4b1f      	ldr	r3, [pc, #124]	; (800bb14 <PWS_ReadSlot.part.1+0x80>)
  Reviews
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_ReadSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
 800ba98:	b0d7      	sub	sp, #348	; 0x15c

u8 PWS_GetDecryptedPasswordSafeKey (u8 **Key_pu8)
{
  *Key_pu8 = NULL;

  if (FALSE == DecryptedPasswordSafeKey_u8)
 800ba9a:	f893 3020 	ldrb.w	r3, [r3, #32]
  Reviews
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_ReadSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
 800ba9e:	460e      	mov	r6, r1

u8 PWS_GetDecryptedPasswordSafeKey (u8 **Key_pu8)
{
  *Key_pu8 = NULL;

  if (FALSE == DecryptedPasswordSafeKey_u8)
 800baa0:	b913      	cbnz	r3, 800baa8 <PWS_ReadSlot.part.1+0x14>
  }

  if (FALSE == PWS_GetDecryptedPasswordSafeKey(&AesKeyPointer_pu8))
  {
    CI_LocalPrintf ("PWS_ReadSlot: key not decrypted\r\n");
    return (FALSE);     // Aes key is not decrypted
 800baa2:	4618      	mov	r0, r3
#endif
*/
  //LED_GreenOff ();

  return (TRUE);
}
 800baa4:	b057      	add	sp, #348	; 0x15c
 800baa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  }

  //LED_GreenOn ();

// Get read address
  ReadPointer_pu8 = (u8*)(PWS_FLASH_START_ADDRESS + (PWS_SLOT_LENGTH * Slot_u8));
 800baa8:	f500 1700 	add.w	r7, r0, #2097152	; 0x200000
 800baac:	f507 67e0 	add.w	r7, r7, #1792	; 0x700
 800bab0:	01bf      	lsls	r7, r7, #6
  memcpy (Slot_st, ReadPointer_pu8, PWS_SLOT_LENGTH);
 800bab2:	f107 0e40 	add.w	lr, r7, #64	; 0x40
 800bab6:	460d      	mov	r5, r1
 800bab8:	463c      	mov	r4, r7
 800baba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800babc:	4574      	cmp	r4, lr
 800babe:	6028      	str	r0, [r5, #0]
 800bac0:	6069      	str	r1, [r5, #4]
 800bac2:	60aa      	str	r2, [r5, #8]
 800bac4:	60eb      	str	r3, [r5, #12]
 800bac6:	4627      	mov	r7, r4
 800bac8:	f105 0510 	add.w	r5, r5, #16
 800bacc:	d1f4      	bne.n	800bab8 <PWS_ReadSlot.part.1+0x24>
*/

// Decrypt data (max 256 byte per encryption)
  unsigned char Slot_st_decrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_dec (&aes_ctx, AesKeyPointer_pu8, 256);
 800bace:	ad10      	add	r5, sp, #64	; 0x40
 800bad0:	4628      	mov	r0, r5
 800bad2:	4910      	ldr	r1, [pc, #64]	; (800bb14 <PWS_ReadSlot.part.1+0x80>)
 800bad4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bad8:	f7fd f870 	bl	8008bbc <aes_setkey_dec>
  // TODO: Create aes_crypt_ecb with length as parameter and break the input internally
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
 800badc:	2400      	movs	r4, #0
      aes_crypt_ecb (&aes_ctx, AES_DECRYPT, 
 800bade:	2100      	movs	r1, #0
 800bae0:	eb0d 0301 	add.w	r3, sp, r1
 800bae4:	1932      	adds	r2, r6, r4
 800bae6:	4423      	add	r3, r4
 800bae8:	4628      	mov	r0, r5
  unsigned char Slot_st_decrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_dec (&aes_ctx, AesKeyPointer_pu8, 256);
  // TODO: Create aes_crypt_ecb with length as parameter and break the input internally
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
 800baea:	3410      	adds	r4, #16
      aes_crypt_ecb (&aes_ctx, AES_DECRYPT, 
 800baec:	f7fd f8fc 	bl	8008ce8 <aes_crypt_ecb>
  unsigned char Slot_st_decrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_dec (&aes_ctx, AesKeyPointer_pu8, 256);
  // TODO: Create aes_crypt_ecb with length as parameter and break the input internally
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
 800baf0:	2c40      	cmp	r4, #64	; 0x40
 800baf2:	d1f4      	bne.n	800bade <PWS_ReadSlot.part.1+0x4a>
      aes_crypt_ecb (&aes_ctx, AES_DECRYPT, 
                    &(((unsigned char*)(Slot_st))[i]), 
                    &(Slot_st_decrypted[i]));
    }
  
   memcpy( (unsigned char*)(Slot_st), Slot_st_decrypted, PWS_SLOT_LENGTH);
 800baf4:	466f      	mov	r7, sp
 800baf6:	463c      	mov	r4, r7
 800baf8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bafa:	42ac      	cmp	r4, r5
 800bafc:	6030      	str	r0, [r6, #0]
 800bafe:	6071      	str	r1, [r6, #4]
 800bb00:	60b2      	str	r2, [r6, #8]
 800bb02:	60f3      	str	r3, [r6, #12]
 800bb04:	4627      	mov	r7, r4
 800bb06:	f106 0610 	add.w	r6, r6, #16
 800bb0a:	d1f4      	bne.n	800baf6 <PWS_ReadSlot.part.1+0x62>
  CI_LocalPrintf ("\n\r");
#endif
*/
  //LED_GreenOff ();

  return (TRUE);
 800bb0c:	2001      	movs	r0, #1
}
 800bb0e:	b057      	add	sp, #348	; 0x15c
 800bb10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb12:	bf00      	nop
 800bb14:	20002c00 	.word	0x20002c00

0800bb18 <PWS_WriteSlot>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_WriteSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
{
 800bb18:	b5f0      	push	{r4, r5, r6, r7, lr}
  u8 *AesKeyPointer_pu8;
  void *p;

  CI_LocalPrintf ("PWS_WriteSlot: Slot %d. Name -%s- Loginname -%s- PW -%s-\r\n",Slot_u8,Slot_st->SlotName_au8,Slot_st->SlotLoginName_au8,Slot_st->SlotPassword_au8);

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bb1a:	280f      	cmp	r0, #15
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_WriteSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
{
 800bb1c:	f2ad 5d5c 	subw	sp, sp, #1372	; 0x55c
 800bb20:	4606      	mov	r6, r0
 800bb22:	460d      	mov	r5, r1
  u8 *AesKeyPointer_pu8;
  void *p;

  CI_LocalPrintf ("PWS_WriteSlot: Slot %d. Name -%s- Loginname -%s- PW -%s-\r\n",Slot_u8,Slot_st->SlotName_au8,Slot_st->SlotLoginName_au8,Slot_st->SlotPassword_au8);

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bb24:	d84b      	bhi.n	800bbbe <PWS_WriteSlot+0xa6>

u8 PWS_GetDecryptedPasswordSafeKey (u8 **Key_pu8)
{
  *Key_pu8 = NULL;

  if (FALSE == DecryptedPasswordSafeKey_u8)
 800bb26:	4928      	ldr	r1, [pc, #160]	; (800bbc8 <PWS_WriteSlot+0xb0>)
 800bb28:	f891 0020 	ldrb.w	r0, [r1, #32]
 800bb2c:	2800      	cmp	r0, #0
 800bb2e:	d043      	beq.n	800bbb8 <PWS_WriteSlot+0xa0>
  }

  //LED_GreenOn ();

// Activate data in slot
  Slot_st->SlotActiv_u8 = PWS_SLOT_ACTIV_TOKEN;
 800bb30:	23a5      	movs	r3, #165	; 0xa5
#endif

// Encrypt data (max 256 byte per encryption)
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
 800bb32:	af10      	add	r7, sp, #64	; 0x40
  }

  //LED_GreenOn ();

// Activate data in slot
  Slot_st->SlotActiv_u8 = PWS_SLOT_ACTIV_TOKEN;
 800bb34:	702b      	strb	r3, [r5, #0]
#endif

// Encrypt data (max 256 byte per encryption)
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
 800bb36:	4638      	mov	r0, r7
 800bb38:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bb3c:	f7fc ff50 	bl	80089e0 <aes_setkey_enc>
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
 800bb40:	2400      	movs	r4, #0
      aes_crypt_ecb (&aes_ctx, AES_ENCRYPT, 
 800bb42:	ab00      	add	r3, sp, #0
 800bb44:	192a      	adds	r2, r5, r4
 800bb46:	4423      	add	r3, r4
 800bb48:	4638      	mov	r0, r7
 800bb4a:	2101      	movs	r1, #1
// Encrypt data (max 256 byte per encryption)
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
 800bb4c:	3410      	adds	r4, #16
      aes_crypt_ecb (&aes_ctx, AES_ENCRYPT, 
 800bb4e:	f7fd f8cb 	bl	8008ce8 <aes_crypt_ecb>
// Encrypt data (max 256 byte per encryption)
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
 800bb52:	2c40      	cmp	r4, #64	; 0x40
 800bb54:	d1f5      	bne.n	800bb42 <PWS_WriteSlot+0x2a>
      aes_crypt_ecb (&aes_ctx, AES_ENCRYPT, 
                    &(((unsigned char*)(Slot_st))[i]), 
                    &(Slot_st_encrypted[i]));
    }
  
  memcpy( Slot_st, Slot_st_encrypted, PWS_SLOT_LENGTH);
 800bb56:	46ee      	mov	lr, sp
 800bb58:	4674      	mov	r4, lr
 800bb5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bb5c:	42bc      	cmp	r4, r7
 800bb5e:	6028      	str	r0, [r5, #0]
 800bb60:	6069      	str	r1, [r5, #4]
 800bb62:	60aa      	str	r2, [r5, #8]
 800bb64:	60eb      	str	r3, [r5, #12]
 800bb66:	46a6      	mov	lr, r4
 800bb68:	f105 0510 	add.w	r5, r5, #16
 800bb6c:	d1f4      	bne.n	800bb58 <PWS_WriteSlot+0x40>
  WritePointer_pu8 = (u8*)(PWS_FLASH_START_ADDRESS + (PWS_SLOT_LENGTH * Slot_u8));

// Write to flash
    uint8_t page_buffer[FLASH_PAGE_SIZE];
    uint8_t *page = (uint8_t*) PWS_FLASH_START_ADDRESS;
    memcpy(page_buffer, page, FLASH_PAGE_SIZE);
 800bb6e:	4917      	ldr	r1, [pc, #92]	; (800bbcc <PWS_WriteSlot+0xb4>)
 800bb70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bb74:	a856      	add	r0, sp, #344	; 0x158
 800bb76:	f000 fa4f 	bl	800c018 <memcpy>
    memcpy(page_buffer + (PWS_SLOT_LENGTH * Slot_u8), Slot_st_encrypted, PWS_SLOT_LENGTH);
 800bb7a:	f50d 63ab 	add.w	r3, sp, #1368	; 0x558
 800bb7e:	eb03 1686 	add.w	r6, r3, r6, lsl #6
 800bb82:	f5a6 6680 	sub.w	r6, r6, #1024	; 0x400
 800bb86:	466c      	mov	r4, sp
 800bb88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bb8a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bb8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bb8e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bb90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bb92:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bb94:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800bb98:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}

    p = (void*)Slot_st_encrypted;
	FLASH_Unlock();
 800bb9c:	f7f8 fe28 	bl	80047f0 <FLASH_Unlock>
    FLASH_ErasePage(PWS_FLASH_START_ADDRESS);
 800bba0:	480a      	ldr	r0, [pc, #40]	; (800bbcc <PWS_WriteSlot+0xb4>)
 800bba2:	f7f8 feaf 	bl	8004904 <FLASH_ErasePage>
	write_data_to_flash( page_buffer, FLASH_PAGE_SIZE, PWS_FLASH_START_ADDRESS);
 800bba6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bbaa:	4a08      	ldr	r2, [pc, #32]	; (800bbcc <PWS_WriteSlot+0xb4>)
 800bbac:	a856      	add	r0, sp, #344	; 0x158
 800bbae:	f7fe f891 	bl	8009cd4 <write_data_to_flash>
	FLASH_Lock();
 800bbb2:	f7f8 fe29 	bl	8004808 <FLASH_Lock>

  //LED_GreenOff ();
  return (TRUE);
 800bbb6:	2001      	movs	r0, #1
}
 800bbb8:	f20d 5d5c 	addw	sp, sp, #1372	; 0x55c
 800bbbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  CI_LocalPrintf ("PWS_WriteSlot: Slot %d. Name -%s- Loginname -%s- PW -%s-\r\n",Slot_u8,Slot_st->SlotName_au8,Slot_st->SlotLoginName_au8,Slot_st->SlotPassword_au8);

  if (PWS_SLOT_COUNT <= Slot_u8)
  {
    CI_LocalPrintf ("PWS_WriteSlot: Wrong slot nr %d\r\n",Slot_u8);
    return (FALSE);
 800bbbe:	2000      	movs	r0, #0
	write_data_to_flash( page_buffer, FLASH_PAGE_SIZE, PWS_FLASH_START_ADDRESS);
	FLASH_Lock();

  //LED_GreenOff ();
  return (TRUE);
}
 800bbc0:	f20d 5d5c 	addw	sp, sp, #1372	; 0x55c
 800bbc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbc6:	bf00      	nop
 800bbc8:	20002c00 	.word	0x20002c00
 800bbcc:	0801c000 	.word	0x0801c000

0800bbd0 <PWS_EraseSlot>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_EraseSlot (u8 Slot_u8)
{
 800bbd0:	b570      	push	{r4, r5, r6, lr}
#endif
  typePasswordSafeSlot_st Slot_st;

  CI_LocalPrintf ("PWS_EraseSlot: Slot %d\r\n",Slot_u8);

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bbd2:	280f      	cmp	r0, #15
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_EraseSlot (u8 Slot_u8)
{
 800bbd4:	f5ad 6db3 	sub.w	sp, sp, #1432	; 0x598
 800bbd8:	4605      	mov	r5, r0
#endif
  typePasswordSafeSlot_st Slot_st;

  CI_LocalPrintf ("PWS_EraseSlot: Slot %d\r\n",Slot_u8);

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bbda:	d852      	bhi.n	800bc82 <PWS_EraseSlot+0xb2>

u8 PWS_GetDecryptedPasswordSafeKey (u8 **Key_pu8)
{
  *Key_pu8 = NULL;

  if (FALSE == DecryptedPasswordSafeKey_u8)
 800bbdc:	4c2b      	ldr	r4, [pc, #172]	; (800bc8c <PWS_EraseSlot+0xbc>)
 800bbde:	f894 0020 	ldrb.w	r0, [r4, #32]
 800bbe2:	2800      	cmp	r0, #0
 800bbe4:	d04a      	beq.n	800bc7c <PWS_EraseSlot+0xac>
  }

//  //LED_GreenOn ();

// Clear data in slot
  memset ((char*)&Slot_st, 0, PWS_SLOT_LENGTH);
 800bbe6:	2100      	movs	r1, #0
 800bbe8:	2240      	movs	r2, #64	; 0x40
 800bbea:	4668      	mov	r0, sp
 800bbec:	f000 ff14 	bl	800ca18 <memset>
#endif

// Encrypt data (max 256 byte per encryption) 
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
 800bbf0:	4621      	mov	r1, r4

//  //LED_GreenOn ();

// Clear data in slot
  memset ((char*)&Slot_st, 0, PWS_SLOT_LENGTH);
  Slot_st.SlotActiv_u8 = PWS_SLOT_INACTIV_TOKEN;
 800bbf2:	235a      	movs	r3, #90	; 0x5a
#endif

// Encrypt data (max 256 byte per encryption) 
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
 800bbf4:	a820      	add	r0, sp, #128	; 0x80
 800bbf6:	f44f 7280 	mov.w	r2, #256	; 0x100

//  //LED_GreenOn ();

// Clear data in slot
  memset ((char*)&Slot_st, 0, PWS_SLOT_LENGTH);
  Slot_st.SlotActiv_u8 = PWS_SLOT_INACTIV_TOKEN;
 800bbfa:	f88d 3000 	strb.w	r3, [sp]
// Encrypt data (max 256 byte per encryption) 
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
 800bbfe:	2400      	movs	r4, #0
#endif

// Encrypt data (max 256 byte per encryption) 
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
 800bc00:	f7fc feee 	bl	80089e0 <aes_setkey_enc>
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
      aes_crypt_ecb (&aes_ctx, AES_ENCRYPT,
 800bc04:	aa00      	add	r2, sp, #0
 800bc06:	ab10      	add	r3, sp, #64	; 0x40
 800bc08:	4422      	add	r2, r4
 800bc0a:	4423      	add	r3, r4
 800bc0c:	a820      	add	r0, sp, #128	; 0x80
 800bc0e:	2101      	movs	r1, #1
// Encrypt data (max 256 byte per encryption) 
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
 800bc10:	3410      	adds	r4, #16
      aes_crypt_ecb (&aes_ctx, AES_ENCRYPT,
 800bc12:	f7fd f869 	bl	8008ce8 <aes_crypt_ecb>
// Encrypt data (max 256 byte per encryption) 
  unsigned char Slot_st_encrypted[PWS_SLOT_LENGTH];
  aes_context aes_ctx;
  aes_setkey_enc (&aes_ctx, AesKeyPointer_pu8, 256);
  int i;
  for (i=0; i<PWS_SLOT_LENGTH; i+=16) {
 800bc16:	2c40      	cmp	r4, #64	; 0x40
 800bc18:	d1f4      	bne.n	800bc04 <PWS_EraseSlot+0x34>
      aes_crypt_ecb (&aes_ctx, AES_ENCRYPT,
                    &(((unsigned char*)(&Slot_st))[i]), 
                    &(Slot_st_encrypted[i]));
    }
  
  memcpy( (char*)&Slot_st, Slot_st_encrypted, PWS_SLOT_LENGTH);
 800bc1a:	466e      	mov	r6, sp
 800bc1c:	ac10      	add	r4, sp, #64	; 0x40
 800bc1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bc20:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bc22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bc24:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bc26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bc28:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bc2a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800bc2e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  WritePointer_pu8 = (u8*)(PWS_FLASH_START_ADDRESS + (PWS_SLOT_LENGTH * Slot_u8));

// Write to flash
    uint8_t page_buffer[FLASH_PAGE_SIZE];
    uint8_t *page = (uint8_t*) PWS_FLASH_START_ADDRESS;
    memcpy(page_buffer, page, FLASH_PAGE_SIZE);
 800bc32:	4917      	ldr	r1, [pc, #92]	; (800bc90 <PWS_EraseSlot+0xc0>)
 800bc34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bc38:	a866      	add	r0, sp, #408	; 0x198
 800bc3a:	f000 f9ed 	bl	800c018 <memcpy>
    memcpy(page_buffer + (PWS_SLOT_LENGTH * Slot_u8), Slot_st_encrypted, PWS_SLOT_LENGTH);
 800bc3e:	f50d 63b3 	add.w	r3, sp, #1432	; 0x598
 800bc42:	eb03 1585 	add.w	r5, r3, r5, lsl #6
 800bc46:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 800bc4a:	ae10      	add	r6, sp, #64	; 0x40
 800bc4c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800bc4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bc50:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800bc52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bc54:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800bc56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bc58:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800bc5c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

    p = (void*)Slot_st_encrypted;
	FLASH_Unlock();
 800bc60:	f7f8 fdc6 	bl	80047f0 <FLASH_Unlock>
    FLASH_ErasePage(PWS_FLASH_START_ADDRESS);
 800bc64:	480a      	ldr	r0, [pc, #40]	; (800bc90 <PWS_EraseSlot+0xc0>)
 800bc66:	f7f8 fe4d 	bl	8004904 <FLASH_ErasePage>
	write_data_to_flash( page_buffer, FLASH_PAGE_SIZE, PWS_FLASH_START_ADDRESS);
 800bc6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bc6e:	4a08      	ldr	r2, [pc, #32]	; (800bc90 <PWS_EraseSlot+0xc0>)
 800bc70:	a866      	add	r0, sp, #408	; 0x198
 800bc72:	f7fe f82f 	bl	8009cd4 <write_data_to_flash>
	FLASH_Lock();
 800bc76:	f7f8 fdc7 	bl	8004808 <FLASH_Lock>

  //LED_GreenOff ();
  return (TRUE);
 800bc7a:	2001      	movs	r0, #1
}
 800bc7c:	f50d 6db3 	add.w	sp, sp, #1432	; 0x598
 800bc80:	bd70      	pop	{r4, r5, r6, pc}
  CI_LocalPrintf ("PWS_EraseSlot: Slot %d\r\n",Slot_u8);

  if (PWS_SLOT_COUNT <= Slot_u8)
  {
    CI_LocalPrintf ("PWS_EraseSlot: Wrong slot nr %d\r\n",Slot_u8);
    return (FALSE);
 800bc82:	2000      	movs	r0, #0
	write_data_to_flash( page_buffer, FLASH_PAGE_SIZE, PWS_FLASH_START_ADDRESS);
	FLASH_Lock();

  //LED_GreenOff ();
  return (TRUE);
}
 800bc84:	f50d 6db3 	add.w	sp, sp, #1432	; 0x598
 800bc88:	bd70      	pop	{r4, r5, r6, pc}
 800bc8a:	bf00      	nop
 800bc8c:	20002c00 	.word	0x20002c00
 800bc90:	0801c000 	.word	0x0801c000

0800bc94 <PWS_ReadSlot>:
u8 PWS_ReadSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
{
  u8 *ReadPointer_pu8;
  u8 *AesKeyPointer_pu8;

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bc94:	280f      	cmp	r0, #15
 800bc96:	d800      	bhi.n	800bc9a <PWS_ReadSlot+0x6>
 800bc98:	e6fc      	b.n	800ba94 <PWS_ReadSlot.part.1>
#endif
*/
  //LED_GreenOff ();

  return (TRUE);
}
 800bc9a:	2000      	movs	r0, #0
 800bc9c:	4770      	bx	lr
 800bc9e:	bf00      	nop

0800bca0 <PWS_GetAllSlotStatus>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_GetAllSlotStatus (u8 *StatusArray_pu8)
{
 800bca0:	b530      	push	{r4, r5, lr}
  #pragma data_alignment = 4
#endif
  typePasswordSafeSlot_st Slot_st; 

// Clear the output array
  memset (StatusArray_pu8, 0, PWS_SLOT_COUNT);
 800bca2:	2100      	movs	r1, #0
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_GetAllSlotStatus (u8 *StatusArray_pu8)
{
 800bca4:	b091      	sub	sp, #68	; 0x44
  #pragma data_alignment = 4
#endif
  typePasswordSafeSlot_st Slot_st; 

// Clear the output array
  memset (StatusArray_pu8, 0, PWS_SLOT_COUNT);
 800bca6:	2210      	movs	r2, #16
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_GetAllSlotStatus (u8 *StatusArray_pu8)
{
 800bca8:	4605      	mov	r5, r0
  #pragma data_alignment = 4
#endif
  typePasswordSafeSlot_st Slot_st; 

// Clear the output array
  memset (StatusArray_pu8, 0, PWS_SLOT_COUNT);
 800bcaa:	f000 feb5 	bl	800ca18 <memset>

u8 PWS_GetDecryptedPasswordSafeKey (u8 **Key_pu8)
{
  *Key_pu8 = NULL;

  if (FALSE == DecryptedPasswordSafeKey_u8)
 800bcae:	4b0e      	ldr	r3, [pc, #56]	; (800bce8 <PWS_GetAllSlotStatus+0x48>)
 800bcb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bcb4:	b1ab      	cbz	r3, 800bce2 <PWS_GetAllSlotStatus+0x42>
 800bcb6:	2400      	movs	r4, #0
 800bcb8:	e002      	b.n	800bcc0 <PWS_GetAllSlotStatus+0x20>
  {
    CI_LocalPrintf ("PWS_ReadSlot: key not decrypted\r\n");
    return (FALSE);     // Aes key is not decrypted
  }

  for (i=0; i<PWS_SLOT_COUNT; i++)
 800bcba:	3401      	adds	r4, #1
 800bcbc:	2c10      	cmp	r4, #16
 800bcbe:	d00d      	beq.n	800bcdc <PWS_GetAllSlotStatus+0x3c>
 800bcc0:	b2e0      	uxtb	r0, r4
 800bcc2:	4669      	mov	r1, sp
 800bcc4:	f7ff fee6 	bl	800ba94 <PWS_ReadSlot.part.1>
  {
    if (TRUE == PWS_ReadSlot (i, &Slot_st))
 800bcc8:	2801      	cmp	r0, #1
 800bcca:	d1f6      	bne.n	800bcba <PWS_GetAllSlotStatus+0x1a>
    {
      if (PWS_SLOT_ACTIV_TOKEN == Slot_st.SlotActiv_u8)
 800bccc:	f89d 3000 	ldrb.w	r3, [sp]
 800bcd0:	2ba5      	cmp	r3, #165	; 0xa5
      {
        StatusArray_pu8[i] = TRUE;
 800bcd2:	bf08      	it	eq
 800bcd4:	5528      	strbeq	r0, [r5, r4]
  {
    CI_LocalPrintf ("PWS_ReadSlot: key not decrypted\r\n");
    return (FALSE);     // Aes key is not decrypted
  }

  for (i=0; i<PWS_SLOT_COUNT; i++)
 800bcd6:	3401      	adds	r4, #1
 800bcd8:	2c10      	cmp	r4, #16
 800bcda:	d1f1      	bne.n	800bcc0 <PWS_GetAllSlotStatus+0x20>
      CI_LocalPrintf ("0");
    }
  }
  CI_LocalPrintf ("\r\n");

  return (TRUE);
 800bcdc:	2001      	movs	r0, #1
}
 800bcde:	b011      	add	sp, #68	; 0x44
 800bce0:	bd30      	pop	{r4, r5, pc}

// Check for user password enable
  if (FALSE == PWS_GetDecryptedPasswordSafeKey(&AesKeyPointer_pu8))
  {
    CI_LocalPrintf ("PWS_ReadSlot: key not decrypted\r\n");
    return (FALSE);     // Aes key is not decrypted
 800bce2:	4618      	mov	r0, r3
    }
  }
  CI_LocalPrintf ("\r\n");

  return (TRUE);
}
 800bce4:	b011      	add	sp, #68	; 0x44
 800bce6:	bd30      	pop	{r4, r5, pc}
 800bce8:	20002c00 	.word	0x20002c00

0800bcec <PWS_GetSlotName>:
  typePasswordSafeSlot_st Slot_st;

  CI_LocalPrintf ("PWS_GetSlotName: Slot %d\r\n",Slot_u8);

// Clear the output arry
  memset (Name_pu8,0,PWS_SLOTNAME_LENGTH);
 800bcec:	2200      	movs	r2, #0
 800bcee:	460b      	mov	r3, r1
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_GetSlotName (u8 Slot_u8, u8 *Name_pu8)
{
 800bcf0:	b530      	push	{r4, r5, lr}
  typePasswordSafeSlot_st Slot_st;

  CI_LocalPrintf ("PWS_GetSlotName: Slot %d\r\n",Slot_u8);

// Clear the output arry
  memset (Name_pu8,0,PWS_SLOTNAME_LENGTH);
 800bcf2:	f803 2b01 	strb.w	r2, [r3], #1
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	704a      	strb	r2, [r1, #1]
 800bcfa:	f803 2b01 	strb.w	r2, [r3], #1
 800bcfe:	f803 2b01 	strb.w	r2, [r3], #1
 800bd02:	f803 2b01 	strb.w	r2, [r3], #1
 800bd06:	f803 2b01 	strb.w	r2, [r3], #1
 800bd0a:	f803 2b01 	strb.w	r2, [r3], #1
 800bd0e:	f803 2b01 	strb.w	r2, [r3], #1
 800bd12:	f803 2b01 	strb.w	r2, [r3], #1
 800bd16:	f803 2b01 	strb.w	r2, [r3], #1
u8 PWS_ReadSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
{
  u8 *ReadPointer_pu8;
  u8 *AesKeyPointer_pu8;

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bd1a:	280f      	cmp	r0, #15
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_GetSlotName (u8 Slot_u8, u8 *Name_pu8)
{
 800bd1c:	b091      	sub	sp, #68	; 0x44
 800bd1e:	460c      	mov	r4, r1
  typePasswordSafeSlot_st Slot_st;

  CI_LocalPrintf ("PWS_GetSlotName: Slot %d\r\n",Slot_u8);

// Clear the output arry
  memset (Name_pu8,0,PWS_SLOTNAME_LENGTH);
 800bd20:	701a      	strb	r2, [r3, #0]
u8 PWS_ReadSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
{
  u8 *ReadPointer_pu8;
  u8 *AesKeyPointer_pu8;

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bd22:	d902      	bls.n	800bd2a <PWS_GetSlotName+0x3e>
// Clear the output arry
  memset (Name_pu8,0,PWS_SLOTNAME_LENGTH);

  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
  {
    return (FALSE);
 800bd24:	2000      	movs	r0, #0
  }

  memcpy (Name_pu8,Slot_st.SlotName_au8,PWS_SLOTNAME_LENGTH);

  return (TRUE);
}
 800bd26:	b011      	add	sp, #68	; 0x44
 800bd28:	bd30      	pop	{r4, r5, pc}
 800bd2a:	4669      	mov	r1, sp
 800bd2c:	f7ff feb2 	bl	800ba94 <PWS_ReadSlot.part.1>
  CI_LocalPrintf ("PWS_GetSlotName: Slot %d\r\n",Slot_u8);

// Clear the output arry
  memset (Name_pu8,0,PWS_SLOTNAME_LENGTH);

  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
 800bd30:	2800      	cmp	r0, #0
 800bd32:	d0f7      	beq.n	800bd24 <PWS_GetSlotName+0x38>
  {
    return (FALSE);
  }

  memcpy (Name_pu8,Slot_st.SlotName_au8,PWS_SLOTNAME_LENGTH);
 800bd34:	ab10      	add	r3, sp, #64	; 0x40
 800bd36:	f853 5d3f 	ldr.w	r5, [r3, #-63]!

  return (TRUE);
 800bd3a:	2001      	movs	r0, #1
  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
  {
    return (FALSE);
  }

  memcpy (Name_pu8,Slot_st.SlotName_au8,PWS_SLOTNAME_LENGTH);
 800bd3c:	6859      	ldr	r1, [r3, #4]
 800bd3e:	891a      	ldrh	r2, [r3, #8]
 800bd40:	7a9b      	ldrb	r3, [r3, #10]
 800bd42:	6025      	str	r5, [r4, #0]
 800bd44:	6061      	str	r1, [r4, #4]
 800bd46:	8122      	strh	r2, [r4, #8]
 800bd48:	72a3      	strb	r3, [r4, #10]

  return (TRUE);
}
 800bd4a:	b011      	add	sp, #68	; 0x44
 800bd4c:	bd30      	pop	{r4, r5, pc}
 800bd4e:	bf00      	nop

0800bd50 <PWS_GetSlotPassword>:
  typePasswordSafeSlot_st Slot_st;

  CI_LocalPrintf ("PWS_GetSlotPassword: Slot %d\r\n",Slot_u8);

// Clear the output array
  memset (Password_pu8,0,PWS_SLOTNAME_LENGTH);
 800bd50:	2200      	movs	r2, #0
 800bd52:	460b      	mov	r3, r1
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_GetSlotPassword (u8 Slot_u8, u8 *Password_pu8)
{
 800bd54:	b530      	push	{r4, r5, lr}
  typePasswordSafeSlot_st Slot_st;

  CI_LocalPrintf ("PWS_GetSlotPassword: Slot %d\r\n",Slot_u8);

// Clear the output array
  memset (Password_pu8,0,PWS_SLOTNAME_LENGTH);
 800bd56:	f803 2b01 	strb.w	r2, [r3], #1
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	704a      	strb	r2, [r1, #1]
 800bd5e:	f803 2b01 	strb.w	r2, [r3], #1
 800bd62:	f803 2b01 	strb.w	r2, [r3], #1
 800bd66:	f803 2b01 	strb.w	r2, [r3], #1
 800bd6a:	f803 2b01 	strb.w	r2, [r3], #1
 800bd6e:	f803 2b01 	strb.w	r2, [r3], #1
 800bd72:	f803 2b01 	strb.w	r2, [r3], #1
 800bd76:	f803 2b01 	strb.w	r2, [r3], #1
 800bd7a:	f803 2b01 	strb.w	r2, [r3], #1
u8 PWS_ReadSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
{
  u8 *ReadPointer_pu8;
  u8 *AesKeyPointer_pu8;

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bd7e:	280f      	cmp	r0, #15
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_GetSlotPassword (u8 Slot_u8, u8 *Password_pu8)
{
 800bd80:	b091      	sub	sp, #68	; 0x44
 800bd82:	460c      	mov	r4, r1
  typePasswordSafeSlot_st Slot_st;

  CI_LocalPrintf ("PWS_GetSlotPassword: Slot %d\r\n",Slot_u8);

// Clear the output array
  memset (Password_pu8,0,PWS_SLOTNAME_LENGTH);
 800bd84:	701a      	strb	r2, [r3, #0]
u8 PWS_ReadSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
{
  u8 *ReadPointer_pu8;
  u8 *AesKeyPointer_pu8;

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bd86:	d902      	bls.n	800bd8e <PWS_GetSlotPassword+0x3e>
// Clear the output array
  memset (Password_pu8,0,PWS_SLOTNAME_LENGTH);

  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
  {
    return (FALSE);
 800bd88:	2000      	movs	r0, #0
  }

  memcpy (Password_pu8,Slot_st.SlotPassword_au8,PWS_PASSWORD_LENGTH);

  return (TRUE);
}
 800bd8a:	b011      	add	sp, #68	; 0x44
 800bd8c:	bd30      	pop	{r4, r5, pc}
 800bd8e:	4669      	mov	r1, sp
 800bd90:	f7ff fe80 	bl	800ba94 <PWS_ReadSlot.part.1>
  CI_LocalPrintf ("PWS_GetSlotPassword: Slot %d\r\n",Slot_u8);

// Clear the output array
  memset (Password_pu8,0,PWS_SLOTNAME_LENGTH);

  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
 800bd94:	2800      	cmp	r0, #0
 800bd96:	d0f7      	beq.n	800bd88 <PWS_GetSlotPassword+0x38>
  {
    return (FALSE);
  }

  memcpy (Password_pu8,Slot_st.SlotPassword_au8,PWS_PASSWORD_LENGTH);
 800bd98:	ad03      	add	r5, sp, #12
 800bd9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bd9c:	6020      	str	r0, [r4, #0]
 800bd9e:	6828      	ldr	r0, [r5, #0]
 800bda0:	6061      	str	r1, [r4, #4]
 800bda2:	6120      	str	r0, [r4, #16]

  return (TRUE);
 800bda4:	2001      	movs	r0, #1
  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
  {
    return (FALSE);
  }

  memcpy (Password_pu8,Slot_st.SlotPassword_au8,PWS_PASSWORD_LENGTH);
 800bda6:	60a2      	str	r2, [r4, #8]
 800bda8:	60e3      	str	r3, [r4, #12]

  return (TRUE);
}
 800bdaa:	b011      	add	sp, #68	; 0x44
 800bdac:	bd30      	pop	{r4, r5, pc}
 800bdae:	bf00      	nop

0800bdb0 <PWS_GetSlotLoginName>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_GetSlotLoginName (u8 Slot_u8, u8 *Loginname_pu8)
{
 800bdb0:	b570      	push	{r4, r5, r6, lr}
 800bdb2:	460d      	mov	r5, r1
 800bdb4:	4604      	mov	r4, r0
 800bdb6:	b090      	sub	sp, #64	; 0x40
  typePasswordSafeSlot_st Slot_st;

  CI_LocalPrintf ("PWS_GetSlotLoginName: Slot %d\r\n",Slot_u8);

// Clear the output array
  memset (Loginname_pu8,0,PWS_LOGINNAME_LENGTH);
 800bdb8:	2100      	movs	r1, #0
 800bdba:	4628      	mov	r0, r5
 800bdbc:	2220      	movs	r2, #32
 800bdbe:	f000 fe2b 	bl	800ca18 <memset>
u8 PWS_ReadSlot (u8 Slot_u8, typePasswordSafeSlot_st *Slot_st)
{
  u8 *ReadPointer_pu8;
  u8 *AesKeyPointer_pu8;

  if (PWS_SLOT_COUNT <= Slot_u8)
 800bdc2:	2c0f      	cmp	r4, #15
 800bdc4:	d903      	bls.n	800bdce <PWS_GetSlotLoginName+0x1e>
// Clear the output array
  memset (Loginname_pu8,0,PWS_LOGINNAME_LENGTH);

  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
  {
    return (FALSE);
 800bdc6:	2600      	movs	r6, #0
  }

  memcpy (Loginname_pu8,Slot_st.SlotLoginName_au8,PWS_LOGINNAME_LENGTH);

  return (TRUE);
}
 800bdc8:	4630      	mov	r0, r6
 800bdca:	b010      	add	sp, #64	; 0x40
 800bdcc:	bd70      	pop	{r4, r5, r6, pc}
 800bdce:	4620      	mov	r0, r4
 800bdd0:	4669      	mov	r1, sp
 800bdd2:	f7ff fe5f 	bl	800ba94 <PWS_ReadSlot.part.1>
  CI_LocalPrintf ("PWS_GetSlotLoginName: Slot %d\r\n",Slot_u8);

// Clear the output array
  memset (Loginname_pu8,0,PWS_LOGINNAME_LENGTH);

  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
 800bdd6:	2800      	cmp	r0, #0
 800bdd8:	d0f5      	beq.n	800bdc6 <PWS_GetSlotLoginName+0x16>
  {
    return (FALSE);
  }

  memcpy (Loginname_pu8,Slot_st.SlotLoginName_au8,PWS_LOGINNAME_LENGTH);
 800bdda:	ac08      	add	r4, sp, #32

  return (TRUE);
 800bddc:	2601      	movs	r6, #1
  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
  {
    return (FALSE);
  }

  memcpy (Loginname_pu8,Slot_st.SlotLoginName_au8,PWS_LOGINNAME_LENGTH);
 800bdde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bde0:	6028      	str	r0, [r5, #0]
 800bde2:	6069      	str	r1, [r5, #4]
 800bde4:	60aa      	str	r2, [r5, #8]
 800bde6:	60eb      	str	r3, [r5, #12]
 800bde8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bdea:	6128      	str	r0, [r5, #16]

  return (TRUE);
}
 800bdec:	4630      	mov	r0, r6
  if (FALSE == PWS_ReadSlot (Slot_u8, &Slot_st))
  {
    return (FALSE);
  }

  memcpy (Loginname_pu8,Slot_st.SlotLoginName_au8,PWS_LOGINNAME_LENGTH);
 800bdee:	6169      	str	r1, [r5, #20]
 800bdf0:	61aa      	str	r2, [r5, #24]
 800bdf2:	61eb      	str	r3, [r5, #28]

  return (TRUE);
}
 800bdf4:	b010      	add	sp, #64	; 0x40
 800bdf6:	bd70      	pop	{r4, r5, r6, pc}

0800bdf8 <PWS_WriteSlotData_1>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_WriteSlotData_1 (u8 Slot_u8,u8 *Name_pu8, u8 *Password_pu8)
{
 800bdf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
// Clear the output array
  memset (&PWS_BufferSlot_st,0,sizeof (PWS_BufferSlot_st));
 800bdfc:	4f1d      	ldr	r7, [pc, #116]	; (800be74 <PWS_WriteSlotData_1+0x7c>)
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_WriteSlotData_1 (u8 Slot_u8,u8 *Name_pu8, u8 *Password_pu8)
{
 800bdfe:	460c      	mov	r4, r1
 800be00:	4690      	mov	r8, r2
// Clear the output array
  memset (&PWS_BufferSlot_st,0,sizeof (PWS_BufferSlot_st));
 800be02:	4638      	mov	r0, r7
 800be04:	2100      	movs	r1, #0
 800be06:	2240      	movs	r2, #64	; 0x40
 800be08:	f000 fe06 	bl	800ca18 <memset>

  memcpy (PWS_BufferSlot_st.SlotName_au8, Name_pu8, PWS_SLOTNAME_LENGTH);
 800be0c:	6822      	ldr	r2, [r4, #0]
 800be0e:	6863      	ldr	r3, [r4, #4]
 800be10:	f8c7 2001 	str.w	r2, [r7, #1]
 800be14:	f8c7 3005 	str.w	r3, [r7, #5]
 800be18:	8922      	ldrh	r2, [r4, #8]
 800be1a:	7aa3      	ldrb	r3, [r4, #10]
 800be1c:	f8a7 2009 	strh.w	r2, [r7, #9]
 800be20:	72fb      	strb	r3, [r7, #11]
  memcpy (PWS_BufferSlot_st.SlotPassword_au8, Password_pu8, PWS_PASSWORD_LENGTH);
 800be22:	f8d8 0000 	ldr.w	r0, [r8]
 800be26:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800be2a:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800be2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be32:	f107 060c 	add.w	r6, r7, #12
 800be36:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800be38:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800be3c:	6030      	str	r0, [r6, #0]
  memcpy (PWS_BufferSlot_st.SlotName_au8, Name_pu8, PWS_LOGINNAME_LENGTH);
 800be3e:	6826      	ldr	r6, [r4, #0]
 800be40:	6861      	ldr	r1, [r4, #4]
 800be42:	68a2      	ldr	r2, [r4, #8]
 800be44:	68e3      	ldr	r3, [r4, #12]
 800be46:	f8c7 1005 	str.w	r1, [r7, #5]
 800be4a:	f8c7 6001 	str.w	r6, [r7, #1]
 800be4e:	f8c7 2009 	str.w	r2, [r7, #9]
 800be52:	f8c7 300d 	str.w	r3, [r7, #13]
 800be56:	6926      	ldr	r6, [r4, #16]
 800be58:	6961      	ldr	r1, [r4, #20]
 800be5a:	69a2      	ldr	r2, [r4, #24]
 800be5c:	69e3      	ldr	r3, [r4, #28]

  return (TRUE);
}
 800be5e:	2001      	movs	r0, #1
// Clear the output array
  memset (&PWS_BufferSlot_st,0,sizeof (PWS_BufferSlot_st));

  memcpy (PWS_BufferSlot_st.SlotName_au8, Name_pu8, PWS_SLOTNAME_LENGTH);
  memcpy (PWS_BufferSlot_st.SlotPassword_au8, Password_pu8, PWS_PASSWORD_LENGTH);
  memcpy (PWS_BufferSlot_st.SlotName_au8, Name_pu8, PWS_LOGINNAME_LENGTH);
 800be60:	f8c7 6011 	str.w	r6, [r7, #17]
 800be64:	f8c7 1015 	str.w	r1, [r7, #21]
 800be68:	f8c7 2019 	str.w	r2, [r7, #25]
 800be6c:	f8c7 301d 	str.w	r3, [r7, #29]

  return (TRUE);
}
 800be70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be74:	200035d8 	.word	0x200035d8

0800be78 <PWS_WriteSlotData_2>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_WriteSlotData_2 (u8 Slot_u8,u8 *Loginname_pu8)
{
 800be78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be7a:	460d      	mov	r5, r1

  memcpy (PWS_BufferSlot_st.SlotLoginName_au8, Loginname_pu8, PWS_LOGINNAME_LENGTH);
 800be7c:	4e0a      	ldr	r6, [pc, #40]	; (800bea8 <PWS_WriteSlotData_2+0x30>)
 800be7e:	68aa      	ldr	r2, [r5, #8]
 800be80:	68eb      	ldr	r3, [r5, #12]
 800be82:	6849      	ldr	r1, [r1, #4]
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_WriteSlotData_2 (u8 Slot_u8,u8 *Loginname_pu8)
{
 800be84:	4607      	mov	r7, r0

  memcpy (PWS_BufferSlot_st.SlotLoginName_au8, Loginname_pu8, PWS_LOGINNAME_LENGTH);
 800be86:	6828      	ldr	r0, [r5, #0]
 800be88:	f106 0420 	add.w	r4, r6, #32
 800be8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800be8e:	6928      	ldr	r0, [r5, #16]
 800be90:	6969      	ldr	r1, [r5, #20]
 800be92:	69aa      	ldr	r2, [r5, #24]
 800be94:	69eb      	ldr	r3, [r5, #28]
 800be96:	c40f      	stmia	r4!, {r0, r1, r2, r3}

  if (FALSE == PWS_WriteSlot (Slot_u8,&PWS_BufferSlot_st))
 800be98:	4638      	mov	r0, r7
 800be9a:	4631      	mov	r1, r6
 800be9c:	f7ff fe3c 	bl	800bb18 <PWS_WriteSlot>
    //LED_GreenOff ();
    return (FALSE);
  }

  return (TRUE);
}
 800bea0:	3000      	adds	r0, #0
 800bea2:	bf18      	it	ne
 800bea4:	2001      	movne	r0, #1
 800bea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bea8:	200035d8 	.word	0x200035d8

0800beac <BuildPasswordSafeKey_u32>:
  Date      Reviewer        Info

*******************************************************************************/

u32 BuildPasswordSafeKey_u32 (void)
{
 800beac:	b500      	push	{lr}
 800beae:	b089      	sub	sp, #36	; 0x24
  u8 Key_au8[AES_KEYSIZE_256_BIT];

  CI_TickLocalPrintf ("BuildPasswordSafeKey_u32\r\n");
  RestartSmartcard ();
 800beb0:	f7f6 feee 	bl	8002c90 <RestartSmartcard>
  //LA_RestartSmartcard_u8 ();

// Get a random number for the master key
  if (FALSE == getRandomNumber (AES_KEYSIZE_256_BIT/2,Key_au8))
 800beb4:	4669      	mov	r1, sp
 800beb6:	2010      	movs	r0, #16
 800beb8:	f7f5 fe68 	bl	8001b8c <getRandomNumber>
 800bebc:	b918      	cbnz	r0, 800bec6 <BuildPasswordSafeKey_u32+0x1a>
  {
    CI_LocalPrintf ("GetRandomNumber fails 1\n\r");
    return (FALSE);
 800bebe:	2000      	movs	r0, #0

// Old Key is invalid
   DecryptedPasswordSafeKey_u8 = FALSE;

  return (TRUE);
}
 800bec0:	b009      	add	sp, #36	; 0x24
 800bec2:	f85d fb04 	ldr.w	pc, [sp], #4
    CI_LocalPrintf ("GetRandomNumber fails 1\n\r");
    return (FALSE);
  }

// Get a random number for the master key
  if (FALSE == getRandomNumber (AES_KEYSIZE_256_BIT/2,&Key_au8[AES_KEYSIZE_256_BIT/2]))
 800bec6:	2010      	movs	r0, #16
 800bec8:	eb0d 0100 	add.w	r1, sp, r0
 800becc:	f7f5 fe5e 	bl	8001b8c <getRandomNumber>
 800bed0:	2800      	cmp	r0, #0
 800bed2:	d0f4      	beq.n	800bebe <BuildPasswordSafeKey_u32+0x12>
  {
    CI_LocalPrintf ("GetRandomNumber fails 2\n\r");
    return (FALSE);
  }

  WritePasswordSafeKey (Key_au8);
 800bed4:	4668      	mov	r0, sp
 800bed6:	f7ff fbcf 	bl	800b678 <WritePasswordSafeKey>

// Old Key is invalid
   DecryptedPasswordSafeKey_u8 = FALSE;
 800beda:	4b04      	ldr	r3, [pc, #16]	; (800beec <BuildPasswordSafeKey_u32+0x40>)
 800bedc:	2200      	movs	r2, #0

  return (TRUE);
 800bede:	2001      	movs	r0, #1
  }

  WritePasswordSafeKey (Key_au8);

// Old Key is invalid
   DecryptedPasswordSafeKey_u8 = FALSE;
 800bee0:	f883 2020 	strb.w	r2, [r3, #32]

  return (TRUE);
}
 800bee4:	b009      	add	sp, #36	; 0x24
 800bee6:	f85d fb04 	ldr.w	pc, [sp], #4
 800beea:	bf00      	nop
 800beec:	20002c00 	.word	0x20002c00

0800bef0 <PWS_DecryptedPasswordSafeKey>:

*******************************************************************************/

u8 PWS_DecryptedPasswordSafeKey (void)
{
  if (TRUE == DecryptedPasswordSafeKey_u8)
 800bef0:	4b03      	ldr	r3, [pc, #12]	; (800bf00 <PWS_DecryptedPasswordSafeKey+0x10>)
 800bef2:	f893 0020 	ldrb.w	r0, [r3, #32]
 800bef6:	2801      	cmp	r0, #1
 800bef8:	d000      	beq.n	800befc <PWS_DecryptedPasswordSafeKey+0xc>
 800befa:	e5bb      	b.n	800ba74 <PWS_DecryptedPasswordSafeKey.part.0>

// Key is ready
  DecryptedPasswordSafeKey_u8 = TRUE;

  return (TRUE);
}
 800befc:	4770      	bx	lr
 800befe:	bf00      	nop
 800bf00:	20002c00 	.word	0x20002c00

0800bf04 <PWS_EnableAccess>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_EnableAccess (u8 *password)
{
 800bf04:	4601      	mov	r1, r0
 800bf06:	b508      	push	{r3, lr}
  unsigned short ret;

  CI_LocalPrintf ("PWS_EnableAccess: ");

  ret = CcidVerifyPin (2,(unsigned char *)password); // 2 = user pw
 800bf08:	2002      	movs	r0, #2
 800bf0a:	f7f5 fd89 	bl	8001a20 <CcidVerifyPin>
  if (APDU_ANSWER_COMMAND_CORRECT != ret)
 800bf0e:	b280      	uxth	r0, r0
 800bf10:	f5b0 4f10 	cmp.w	r0, #36864	; 0x9000
 800bf14:	d001      	beq.n	800bf1a <PWS_EnableAccess+0x16>
  {
    CI_LocalPrintf (" *** FAIL ***\r\n");
    return CMD_STATUS_WRONG_PASSWORD;
 800bf16:	2004      	movs	r0, #4
  }

  CI_LocalPrintf ("OK\r\n");

  return CMD_STATUS_OK;
}
 800bf18:	bd08      	pop	{r3, pc}

*******************************************************************************/

u8 PWS_DecryptedPasswordSafeKey (void)
{
  if (TRUE == DecryptedPasswordSafeKey_u8)
 800bf1a:	4b06      	ldr	r3, [pc, #24]	; (800bf34 <PWS_EnableAccess+0x30>)
 800bf1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bf20:	2b01      	cmp	r3, #1
 800bf22:	d101      	bne.n	800bf28 <PWS_EnableAccess+0x24>
    return CMD_STATUS_AES_DEC_FAILED;
  }

  CI_LocalPrintf ("OK\r\n");

  return CMD_STATUS_OK;
 800bf24:	2000      	movs	r0, #0
 800bf26:	bd08      	pop	{r3, pc}
 800bf28:	f7ff fda4 	bl	800ba74 <PWS_DecryptedPasswordSafeKey.part.0>
    return CMD_STATUS_WRONG_PASSWORD;
  }

  ret = PWS_DecryptedPasswordSafeKey ();

  if (TRUE != ret)
 800bf2c:	2801      	cmp	r0, #1
 800bf2e:	d0f9      	beq.n	800bf24 <PWS_EnableAccess+0x20>
  {
    CI_LocalPrintf (" *** FAIL ***. Can't decrypt key\r\n");
    return CMD_STATUS_AES_DEC_FAILED;
 800bf30:	200a      	movs	r0, #10
 800bf32:	bd08      	pop	{r3, pc}
 800bf34:	20002c00 	.word	0x20002c00

0800bf38 <PWS_DisableKey>:

*******************************************************************************/

u8 PWS_DisableKey (void)
{
  memset (DecryptedPasswordSafeKey_au8,0,AES_KEYSIZE_256_BIT);
 800bf38:	490a      	ldr	r1, [pc, #40]	; (800bf64 <PWS_DisableKey+0x2c>)
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	460b      	mov	r3, r1
 800bf3e:	f843 2b04 	str.w	r2, [r3], #4
 800bf42:	3304      	adds	r3, #4
 800bf44:	604a      	str	r2, [r1, #4]
 800bf46:	f843 2b04 	str.w	r2, [r3], #4
 800bf4a:	f843 2b04 	str.w	r2, [r3], #4
 800bf4e:	f843 2b04 	str.w	r2, [r3], #4
 800bf52:	f843 2b04 	str.w	r2, [r3], #4
 800bf56:	f843 2b04 	str.w	r2, [r3], #4
 800bf5a:	601a      	str	r2, [r3, #0]

  DecryptedPasswordSafeKey_u8 = FALSE;
 800bf5c:	f881 2020 	strb.w	r2, [r1, #32]

  return (TRUE);
}
 800bf60:	2001      	movs	r0, #1
 800bf62:	4770      	bx	lr
 800bf64:	20002c00 	.word	0x20002c00

0800bf68 <PWS_InitKey>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_InitKey (void)
{
 800bf68:	b508      	push	{r3, lr}

*******************************************************************************/

u8 PWS_DecryptedPasswordSafeKey (void)
{
  if (TRUE == DecryptedPasswordSafeKey_u8)
 800bf6a:	4b06      	ldr	r3, [pc, #24]	; (800bf84 <PWS_InitKey+0x1c>)
 800bf6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bf70:	2b01      	cmp	r3, #1
 800bf72:	d005      	beq.n	800bf80 <PWS_InitKey+0x18>
 800bf74:	f7ff fd7e 	bl	800ba74 <PWS_DecryptedPasswordSafeKey.part.0>
  u32 Ret_u32;

  CI_LocalPrintf ("PWS_InitKey\r\n");

  Ret_u32 = PWS_DecryptedPasswordSafeKey ();
  if (TRUE != Ret_u32)
 800bf78:	2801      	cmp	r0, #1
 800bf7a:	d001      	beq.n	800bf80 <PWS_InitKey+0x18>
  {
    CI_LocalPrintf ("PWS_InitKey: *** FAIL ***\r\n");
    return (FALSE);
 800bf7c:	2000      	movs	r0, #0
  }

  return (TRUE);
}
 800bf7e:	bd08      	pop	{r3, pc}
  {
    CI_LocalPrintf ("PWS_InitKey: *** FAIL ***\r\n");
    return (FALSE);
  }

  return (TRUE);
 800bf80:	2001      	movs	r0, #1
 800bf82:	bd08      	pop	{r3, pc}
 800bf84:	20002c00 	.word	0x20002c00

0800bf88 <PWS_CheckPasswordSafeKey_u8>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_CheckPasswordSafeKey_u8 (void)
{
 800bf88:	b500      	push	{lr}
 800bf8a:	b089      	sub	sp, #36	; 0x24
  u8 Key_au8[AES_KEYSIZE_256_BIT];
  u32 *p_pu32;

  ReadPasswordSafeKey (Key_au8);
 800bf8c:	4668      	mov	r0, sp
 800bf8e:	f7ff fbab 	bl	800b6e8 <ReadPasswordSafeKey>

  p_pu32 = (u32*)&Key_au8[0];
  if ((u32)0xFFFFFFFF == *p_pu32)
 800bf92:	9800      	ldr	r0, [sp, #0]
  {
    return (FALSE);   // No key generated - this is a security leak
  }

  return (TRUE);
}
 800bf94:	3001      	adds	r0, #1
 800bf96:	bf18      	it	ne
 800bf98:	2001      	movne	r0, #1
 800bf9a:	b009      	add	sp, #36	; 0x24
 800bf9c:	f85d fb04 	ldr.w	pc, [sp], #4

0800bfa0 <PWS_GetDecryptedPasswordSafeKey>:

u8 PWS_GetDecryptedPasswordSafeKey (u8 **Key_pu8)
{
  *Key_pu8 = NULL;

  if (FALSE == DecryptedPasswordSafeKey_u8)
 800bfa0:	4b05      	ldr	r3, [pc, #20]	; (800bfb8 <PWS_GetDecryptedPasswordSafeKey+0x18>)
 800bfa2:	f893 2020 	ldrb.w	r2, [r3, #32]
 800bfa6:	b11a      	cbz	r2, 800bfb0 <PWS_GetDecryptedPasswordSafeKey+0x10>
    return (FALSE);
  }

  *Key_pu8 = DecryptedPasswordSafeKey_au8;

  return (TRUE);
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	6003      	str	r3, [r0, #0]
}
 800bfac:	4610      	mov	r0, r2
 800bfae:	4770      	bx	lr
  if (FALSE == DecryptedPasswordSafeKey_u8)
  {
    return (FALSE);
  }

  *Key_pu8 = DecryptedPasswordSafeKey_au8;
 800bfb0:	4613      	mov	r3, r2
 800bfb2:	6003      	str	r3, [r0, #0]

  return (TRUE);
}
 800bfb4:	4610      	mov	r0, r2
 800bfb6:	4770      	bx	lr
 800bfb8:	20002c00 	.word	0x20002c00

0800bfbc <PWS_SendData>:
  Date      Reviewer        Info

*******************************************************************************/

u8 PWS_SendData (u8 Slot_u8,u8 Kind_u8)
{
 800bfbc:	b500      	push	{lr}
 800bfbe:	b08b      	sub	sp, #44	; 0x2c
  u8  SendString_au8[40];
  u32 Ret_u32;

  //LED_GreenOn ();

  switch (Kind_u8)
 800bfc0:	2903      	cmp	r1, #3
 800bfc2:	d827      	bhi.n	800c014 <PWS_SendData+0x58>
 800bfc4:	e8df f001 	tbb	[pc, r1]
 800bfc8:	02080e16 	.word	0x02080e16
            break;
    case PWS_SEND_TAB :
            sendTab ();
            break;
    case PWS_SEND_CR :
            sendEnter ();
 800bfcc:	f7fe f99a 	bl	800a304 <sendEnter>

  }

  //LED_GreenOff ();

  return (TRUE);
 800bfd0:	2001      	movs	r0, #1
}
 800bfd2:	b00b      	add	sp, #44	; 0x2c
 800bfd4:	f85d fb04 	ldr.w	pc, [sp], #4
              return (FALSE);
            }
            sendString ((char*)SendString_au8,strlen ((char*)SendString_au8));
            break;
    case PWS_SEND_TAB :
            sendTab ();
 800bfd8:	f7fe fa48 	bl	800a46c <sendTab>

  }

  //LED_GreenOff ();

  return (TRUE);
 800bfdc:	2001      	movs	r0, #1
}
 800bfde:	b00b      	add	sp, #44	; 0x2c
 800bfe0:	f85d fb04 	ldr.w	pc, [sp], #4
              return (FALSE);
            }
            sendString ((char*)SendString_au8,strlen ((char*)SendString_au8));
            break;
    case PWS_SEND_LOGINNAME :
            Ret_u32 = PWS_GetSlotLoginName (Slot_u8, SendString_au8);
 800bfe4:	4669      	mov	r1, sp
 800bfe6:	f7ff fee3 	bl	800bdb0 <PWS_GetSlotLoginName>
            if (FALSE == Ret_u32)
 800bfea:	b940      	cbnz	r0, 800bffe <PWS_SendData+0x42>
  {
    case PWS_SEND_PASSWORD :
            Ret_u32 = PWS_GetSlotPassword (Slot_u8, SendString_au8);
            if (FALSE == Ret_u32)
            {
              return (FALSE);
 800bfec:	2000      	movs	r0, #0
  }

  //LED_GreenOff ();

  return (TRUE);
}
 800bfee:	b00b      	add	sp, #44	; 0x2c
 800bff0:	f85d fb04 	ldr.w	pc, [sp], #4
  //LED_GreenOn ();

  switch (Kind_u8)
  {
    case PWS_SEND_PASSWORD :
            Ret_u32 = PWS_GetSlotPassword (Slot_u8, SendString_au8);
 800bff4:	4669      	mov	r1, sp
 800bff6:	f7ff feab 	bl	800bd50 <PWS_GetSlotPassword>
            if (FALSE == Ret_u32)
 800bffa:	2800      	cmp	r0, #0
 800bffc:	d0f6      	beq.n	800bfec <PWS_SendData+0x30>
            Ret_u32 = PWS_GetSlotLoginName (Slot_u8, SendString_au8);
            if (FALSE == Ret_u32)
            {
              return (FALSE);
            }
            sendString ((char*)SendString_au8,strlen ((char*)SendString_au8));
 800bffe:	4668      	mov	r0, sp
 800c000:	f000 fde2 	bl	800cbc8 <strlen>
 800c004:	4601      	mov	r1, r0
 800c006:	4668      	mov	r0, sp
 800c008:	f7fe fa22 	bl	800a450 <sendString>

  }

  //LED_GreenOff ();

  return (TRUE);
 800c00c:	2001      	movs	r0, #1
}
 800c00e:	b00b      	add	sp, #44	; 0x2c
 800c010:	f85d fb04 	ldr.w	pc, [sp], #4

  }

  //LED_GreenOff ();

  return (TRUE);
 800c014:	2001      	movs	r0, #1
 800c016:	e7dc      	b.n	800bfd2 <PWS_SendData+0x16>

0800c018 <memcpy>:
 800c018:	4684      	mov	ip, r0
 800c01a:	ea41 0300 	orr.w	r3, r1, r0
 800c01e:	f013 0303 	ands.w	r3, r3, #3
 800c022:	d149      	bne.n	800c0b8 <memcpy+0xa0>
 800c024:	3a40      	subs	r2, #64	; 0x40
 800c026:	d323      	bcc.n	800c070 <memcpy+0x58>
 800c028:	680b      	ldr	r3, [r1, #0]
 800c02a:	6003      	str	r3, [r0, #0]
 800c02c:	684b      	ldr	r3, [r1, #4]
 800c02e:	6043      	str	r3, [r0, #4]
 800c030:	688b      	ldr	r3, [r1, #8]
 800c032:	6083      	str	r3, [r0, #8]
 800c034:	68cb      	ldr	r3, [r1, #12]
 800c036:	60c3      	str	r3, [r0, #12]
 800c038:	690b      	ldr	r3, [r1, #16]
 800c03a:	6103      	str	r3, [r0, #16]
 800c03c:	694b      	ldr	r3, [r1, #20]
 800c03e:	6143      	str	r3, [r0, #20]
 800c040:	698b      	ldr	r3, [r1, #24]
 800c042:	6183      	str	r3, [r0, #24]
 800c044:	69cb      	ldr	r3, [r1, #28]
 800c046:	61c3      	str	r3, [r0, #28]
 800c048:	6a0b      	ldr	r3, [r1, #32]
 800c04a:	6203      	str	r3, [r0, #32]
 800c04c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800c04e:	6243      	str	r3, [r0, #36]	; 0x24
 800c050:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800c052:	6283      	str	r3, [r0, #40]	; 0x28
 800c054:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800c056:	62c3      	str	r3, [r0, #44]	; 0x2c
 800c058:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800c05a:	6303      	str	r3, [r0, #48]	; 0x30
 800c05c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800c05e:	6343      	str	r3, [r0, #52]	; 0x34
 800c060:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800c062:	6383      	str	r3, [r0, #56]	; 0x38
 800c064:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800c066:	63c3      	str	r3, [r0, #60]	; 0x3c
 800c068:	3040      	adds	r0, #64	; 0x40
 800c06a:	3140      	adds	r1, #64	; 0x40
 800c06c:	3a40      	subs	r2, #64	; 0x40
 800c06e:	d2db      	bcs.n	800c028 <memcpy+0x10>
 800c070:	3230      	adds	r2, #48	; 0x30
 800c072:	d30b      	bcc.n	800c08c <memcpy+0x74>
 800c074:	680b      	ldr	r3, [r1, #0]
 800c076:	6003      	str	r3, [r0, #0]
 800c078:	684b      	ldr	r3, [r1, #4]
 800c07a:	6043      	str	r3, [r0, #4]
 800c07c:	688b      	ldr	r3, [r1, #8]
 800c07e:	6083      	str	r3, [r0, #8]
 800c080:	68cb      	ldr	r3, [r1, #12]
 800c082:	60c3      	str	r3, [r0, #12]
 800c084:	3010      	adds	r0, #16
 800c086:	3110      	adds	r1, #16
 800c088:	3a10      	subs	r2, #16
 800c08a:	d2f3      	bcs.n	800c074 <memcpy+0x5c>
 800c08c:	320c      	adds	r2, #12
 800c08e:	d305      	bcc.n	800c09c <memcpy+0x84>
 800c090:	f851 3b04 	ldr.w	r3, [r1], #4
 800c094:	f840 3b04 	str.w	r3, [r0], #4
 800c098:	3a04      	subs	r2, #4
 800c09a:	d2f9      	bcs.n	800c090 <memcpy+0x78>
 800c09c:	3204      	adds	r2, #4
 800c09e:	d008      	beq.n	800c0b2 <memcpy+0x9a>
 800c0a0:	07d2      	lsls	r2, r2, #31
 800c0a2:	bf1c      	itt	ne
 800c0a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800c0a8:	f800 3b01 	strbne.w	r3, [r0], #1
 800c0ac:	d301      	bcc.n	800c0b2 <memcpy+0x9a>
 800c0ae:	880b      	ldrh	r3, [r1, #0]
 800c0b0:	8003      	strh	r3, [r0, #0]
 800c0b2:	4660      	mov	r0, ip
 800c0b4:	4770      	bx	lr
 800c0b6:	bf00      	nop
 800c0b8:	2a08      	cmp	r2, #8
 800c0ba:	d313      	bcc.n	800c0e4 <memcpy+0xcc>
 800c0bc:	078b      	lsls	r3, r1, #30
 800c0be:	d0b1      	beq.n	800c024 <memcpy+0xc>
 800c0c0:	f010 0303 	ands.w	r3, r0, #3
 800c0c4:	d0ae      	beq.n	800c024 <memcpy+0xc>
 800c0c6:	f1c3 0304 	rsb	r3, r3, #4
 800c0ca:	1ad2      	subs	r2, r2, r3
 800c0cc:	07db      	lsls	r3, r3, #31
 800c0ce:	bf1c      	itt	ne
 800c0d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800c0d4:	f800 3b01 	strbne.w	r3, [r0], #1
 800c0d8:	d3a4      	bcc.n	800c024 <memcpy+0xc>
 800c0da:	f831 3b02 	ldrh.w	r3, [r1], #2
 800c0de:	f820 3b02 	strh.w	r3, [r0], #2
 800c0e2:	e79f      	b.n	800c024 <memcpy+0xc>
 800c0e4:	3a04      	subs	r2, #4
 800c0e6:	d3d9      	bcc.n	800c09c <memcpy+0x84>
 800c0e8:	3a01      	subs	r2, #1
 800c0ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0ee:	f800 3b01 	strb.w	r3, [r0], #1
 800c0f2:	d2f9      	bcs.n	800c0e8 <memcpy+0xd0>
 800c0f4:	780b      	ldrb	r3, [r1, #0]
 800c0f6:	7003      	strb	r3, [r0, #0]
 800c0f8:	784b      	ldrb	r3, [r1, #1]
 800c0fa:	7043      	strb	r3, [r0, #1]
 800c0fc:	788b      	ldrb	r3, [r1, #2]
 800c0fe:	7083      	strb	r3, [r0, #2]
 800c100:	4660      	mov	r0, ip
 800c102:	4770      	bx	lr

0800c104 <setjmp>:
 800c104:	46ec      	mov	ip, sp
 800c106:	e8a0 5ff0 	stmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800c10a:	f04f 0000 	mov.w	r0, #0
 800c10e:	4770      	bx	lr

0800c110 <longjmp>:
 800c110:	e8b0 5ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800c114:	46e5      	mov	sp, ip
 800c116:	0008      	movs	r0, r1
 800c118:	bf08      	it	eq
 800c11a:	2001      	moveq	r0, #1
 800c11c:	4770      	bx	lr
 800c11e:	bf00      	nop

0800c120 <__aeabi_uldivmod>:
 800c120:	b94b      	cbnz	r3, 800c136 <__aeabi_uldivmod+0x16>
 800c122:	b942      	cbnz	r2, 800c136 <__aeabi_uldivmod+0x16>
 800c124:	2900      	cmp	r1, #0
 800c126:	bf08      	it	eq
 800c128:	2800      	cmpeq	r0, #0
 800c12a:	d002      	beq.n	800c132 <__aeabi_uldivmod+0x12>
 800c12c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c130:	4608      	mov	r0, r1
 800c132:	f000 b83b 	b.w	800c1ac <__aeabi_idiv0>
 800c136:	b082      	sub	sp, #8
 800c138:	46ec      	mov	ip, sp
 800c13a:	e92d 5000 	stmdb	sp!, {ip, lr}
 800c13e:	f000 f81d 	bl	800c17c <__gnu_uldivmod_helper>
 800c142:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c146:	b002      	add	sp, #8
 800c148:	bc0c      	pop	{r2, r3}
 800c14a:	4770      	bx	lr

0800c14c <__gnu_ldivmod_helper>:
 800c14c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 800c150:	9e08      	ldr	r6, [sp, #32]
 800c152:	4614      	mov	r4, r2
 800c154:	461d      	mov	r5, r3
 800c156:	4680      	mov	r8, r0
 800c158:	4689      	mov	r9, r1
 800c15a:	f000 f829 	bl	800c1b0 <__divdi3>
 800c15e:	fb04 f301 	mul.w	r3, r4, r1
 800c162:	fba4 ab00 	umull	sl, fp, r4, r0
 800c166:	fb00 3205 	mla	r2, r0, r5, r3
 800c16a:	4493      	add	fp, r2
 800c16c:	ebb8 080a 	subs.w	r8, r8, sl
 800c170:	eb69 090b 	sbc.w	r9, r9, fp
 800c174:	e9c6 8900 	strd	r8, r9, [r6]
 800c178:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0800c17c <__gnu_uldivmod_helper>:
 800c17c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 800c180:	9e08      	ldr	r6, [sp, #32]
 800c182:	4614      	mov	r4, r2
 800c184:	461d      	mov	r5, r3
 800c186:	4680      	mov	r8, r0
 800c188:	4689      	mov	r9, r1
 800c18a:	f000 f961 	bl	800c450 <__udivdi3>
 800c18e:	fb00 f505 	mul.w	r5, r0, r5
 800c192:	fba0 ab04 	umull	sl, fp, r0, r4
 800c196:	fb04 5401 	mla	r4, r4, r1, r5
 800c19a:	44a3      	add	fp, r4
 800c19c:	ebb8 080a 	subs.w	r8, r8, sl
 800c1a0:	eb69 090b 	sbc.w	r9, r9, fp
 800c1a4:	e9c6 8900 	strd	r8, r9, [r6]
 800c1a8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0800c1ac <__aeabi_idiv0>:
 800c1ac:	4770      	bx	lr
 800c1ae:	bf00      	nop

0800c1b0 <__divdi3>:
 800c1b0:	2900      	cmp	r1, #0
 800c1b2:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c1b6:	f2c0 80a1 	blt.w	800c2fc <__divdi3+0x14c>
 800c1ba:	2400      	movs	r4, #0
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	f2c0 8098 	blt.w	800c2f2 <__divdi3+0x142>
 800c1c2:	4615      	mov	r5, r2
 800c1c4:	4606      	mov	r6, r0
 800c1c6:	460f      	mov	r7, r1
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d13f      	bne.n	800c24c <__divdi3+0x9c>
 800c1cc:	428a      	cmp	r2, r1
 800c1ce:	d958      	bls.n	800c282 <__divdi3+0xd2>
 800c1d0:	fab2 f382 	clz	r3, r2
 800c1d4:	b14b      	cbz	r3, 800c1ea <__divdi3+0x3a>
 800c1d6:	f1c3 0220 	rsb	r2, r3, #32
 800c1da:	fa01 f703 	lsl.w	r7, r1, r3
 800c1de:	fa20 f202 	lsr.w	r2, r0, r2
 800c1e2:	409d      	lsls	r5, r3
 800c1e4:	fa00 f603 	lsl.w	r6, r0, r3
 800c1e8:	4317      	orrs	r7, r2
 800c1ea:	0c29      	lsrs	r1, r5, #16
 800c1ec:	fbb7 f2f1 	udiv	r2, r7, r1
 800c1f0:	fb01 7712 	mls	r7, r1, r2, r7
 800c1f4:	b2a8      	uxth	r0, r5
 800c1f6:	fb00 f302 	mul.w	r3, r0, r2
 800c1fa:	ea4f 4c16 	mov.w	ip, r6, lsr #16
 800c1fe:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
 800c202:	42bb      	cmp	r3, r7
 800c204:	d909      	bls.n	800c21a <__divdi3+0x6a>
 800c206:	197f      	adds	r7, r7, r5
 800c208:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 800c20c:	f080 8105 	bcs.w	800c41a <__divdi3+0x26a>
 800c210:	42bb      	cmp	r3, r7
 800c212:	f240 8102 	bls.w	800c41a <__divdi3+0x26a>
 800c216:	3a02      	subs	r2, #2
 800c218:	442f      	add	r7, r5
 800c21a:	1aff      	subs	r7, r7, r3
 800c21c:	fbb7 f3f1 	udiv	r3, r7, r1
 800c220:	fb01 7113 	mls	r1, r1, r3, r7
 800c224:	fb00 f003 	mul.w	r0, r0, r3
 800c228:	b2b6      	uxth	r6, r6
 800c22a:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
 800c22e:	4288      	cmp	r0, r1
 800c230:	d908      	bls.n	800c244 <__divdi3+0x94>
 800c232:	1949      	adds	r1, r1, r5
 800c234:	f103 37ff 	add.w	r7, r3, #4294967295	; 0xffffffff
 800c238:	f080 80f1 	bcs.w	800c41e <__divdi3+0x26e>
 800c23c:	4288      	cmp	r0, r1
 800c23e:	f240 80ee 	bls.w	800c41e <__divdi3+0x26e>
 800c242:	3b02      	subs	r3, #2
 800c244:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800c248:	2300      	movs	r3, #0
 800c24a:	e003      	b.n	800c254 <__divdi3+0xa4>
 800c24c:	428b      	cmp	r3, r1
 800c24e:	d90a      	bls.n	800c266 <__divdi3+0xb6>
 800c250:	2300      	movs	r3, #0
 800c252:	461a      	mov	r2, r3
 800c254:	4610      	mov	r0, r2
 800c256:	4619      	mov	r1, r3
 800c258:	b114      	cbz	r4, 800c260 <__divdi3+0xb0>
 800c25a:	4240      	negs	r0, r0
 800c25c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c260:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c264:	4770      	bx	lr
 800c266:	fab3 f883 	clz	r8, r3
 800c26a:	f1b8 0f00 	cmp.w	r8, #0
 800c26e:	f040 8088 	bne.w	800c382 <__divdi3+0x1d2>
 800c272:	428b      	cmp	r3, r1
 800c274:	d302      	bcc.n	800c27c <__divdi3+0xcc>
 800c276:	4282      	cmp	r2, r0
 800c278:	f200 80e2 	bhi.w	800c440 <__divdi3+0x290>
 800c27c:	2300      	movs	r3, #0
 800c27e:	2201      	movs	r2, #1
 800c280:	e7e8      	b.n	800c254 <__divdi3+0xa4>
 800c282:	b912      	cbnz	r2, 800c28a <__divdi3+0xda>
 800c284:	2301      	movs	r3, #1
 800c286:	fbb3 f5f2 	udiv	r5, r3, r2
 800c28a:	fab5 f285 	clz	r2, r5
 800c28e:	2a00      	cmp	r2, #0
 800c290:	d13a      	bne.n	800c308 <__divdi3+0x158>
 800c292:	1b7f      	subs	r7, r7, r5
 800c294:	0c28      	lsrs	r0, r5, #16
 800c296:	fa1f fc85 	uxth.w	ip, r5
 800c29a:	2301      	movs	r3, #1
 800c29c:	fbb7 f1f0 	udiv	r1, r7, r0
 800c2a0:	fb00 7711 	mls	r7, r0, r1, r7
 800c2a4:	fb0c f201 	mul.w	r2, ip, r1
 800c2a8:	ea4f 4816 	mov.w	r8, r6, lsr #16
 800c2ac:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 800c2b0:	42ba      	cmp	r2, r7
 800c2b2:	d907      	bls.n	800c2c4 <__divdi3+0x114>
 800c2b4:	197f      	adds	r7, r7, r5
 800c2b6:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 800c2ba:	d202      	bcs.n	800c2c2 <__divdi3+0x112>
 800c2bc:	42ba      	cmp	r2, r7
 800c2be:	f200 80c4 	bhi.w	800c44a <__divdi3+0x29a>
 800c2c2:	4641      	mov	r1, r8
 800c2c4:	1abf      	subs	r7, r7, r2
 800c2c6:	fbb7 f2f0 	udiv	r2, r7, r0
 800c2ca:	fb00 7012 	mls	r0, r0, r2, r7
 800c2ce:	fb0c fc02 	mul.w	ip, ip, r2
 800c2d2:	b2b6      	uxth	r6, r6
 800c2d4:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
 800c2d8:	4584      	cmp	ip, r0
 800c2da:	d907      	bls.n	800c2ec <__divdi3+0x13c>
 800c2dc:	1940      	adds	r0, r0, r5
 800c2de:	f102 37ff 	add.w	r7, r2, #4294967295	; 0xffffffff
 800c2e2:	d202      	bcs.n	800c2ea <__divdi3+0x13a>
 800c2e4:	4584      	cmp	ip, r0
 800c2e6:	f200 80ae 	bhi.w	800c446 <__divdi3+0x296>
 800c2ea:	463a      	mov	r2, r7
 800c2ec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800c2f0:	e7b0      	b.n	800c254 <__divdi3+0xa4>
 800c2f2:	43e4      	mvns	r4, r4
 800c2f4:	4252      	negs	r2, r2
 800c2f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c2fa:	e762      	b.n	800c1c2 <__divdi3+0x12>
 800c2fc:	4240      	negs	r0, r0
 800c2fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c302:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c306:	e759      	b.n	800c1bc <__divdi3+0xc>
 800c308:	4095      	lsls	r5, r2
 800c30a:	f1c2 0920 	rsb	r9, r2, #32
 800c30e:	fa27 f109 	lsr.w	r1, r7, r9
 800c312:	fa26 f909 	lsr.w	r9, r6, r9
 800c316:	4097      	lsls	r7, r2
 800c318:	0c28      	lsrs	r0, r5, #16
 800c31a:	fbb1 f8f0 	udiv	r8, r1, r0
 800c31e:	fb00 1118 	mls	r1, r0, r8, r1
 800c322:	fa1f fc85 	uxth.w	ip, r5
 800c326:	fb0c f308 	mul.w	r3, ip, r8
 800c32a:	ea49 0907 	orr.w	r9, r9, r7
 800c32e:	ea4f 4719 	mov.w	r7, r9, lsr #16
 800c332:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800c336:	428b      	cmp	r3, r1
 800c338:	fa06 f602 	lsl.w	r6, r6, r2
 800c33c:	d908      	bls.n	800c350 <__divdi3+0x1a0>
 800c33e:	1949      	adds	r1, r1, r5
 800c340:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800c344:	d27a      	bcs.n	800c43c <__divdi3+0x28c>
 800c346:	428b      	cmp	r3, r1
 800c348:	d978      	bls.n	800c43c <__divdi3+0x28c>
 800c34a:	f1a8 0802 	sub.w	r8, r8, #2
 800c34e:	4429      	add	r1, r5
 800c350:	1ac9      	subs	r1, r1, r3
 800c352:	fbb1 f3f0 	udiv	r3, r1, r0
 800c356:	fb00 1713 	mls	r7, r0, r3, r1
 800c35a:	fb0c f203 	mul.w	r2, ip, r3
 800c35e:	fa1f f989 	uxth.w	r9, r9
 800c362:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
 800c366:	42ba      	cmp	r2, r7
 800c368:	d907      	bls.n	800c37a <__divdi3+0x1ca>
 800c36a:	197f      	adds	r7, r7, r5
 800c36c:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 800c370:	d260      	bcs.n	800c434 <__divdi3+0x284>
 800c372:	42ba      	cmp	r2, r7
 800c374:	d95e      	bls.n	800c434 <__divdi3+0x284>
 800c376:	3b02      	subs	r3, #2
 800c378:	442f      	add	r7, r5
 800c37a:	1abf      	subs	r7, r7, r2
 800c37c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800c380:	e78c      	b.n	800c29c <__divdi3+0xec>
 800c382:	f1c8 0220 	rsb	r2, r8, #32
 800c386:	fa25 f102 	lsr.w	r1, r5, r2
 800c38a:	fa03 fc08 	lsl.w	ip, r3, r8
 800c38e:	fa27 f302 	lsr.w	r3, r7, r2
 800c392:	fa20 f202 	lsr.w	r2, r0, r2
 800c396:	fa07 f708 	lsl.w	r7, r7, r8
 800c39a:	ea41 0c0c 	orr.w	ip, r1, ip
 800c39e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800c3a2:	fbb3 f1f9 	udiv	r1, r3, r9
 800c3a6:	fb09 3311 	mls	r3, r9, r1, r3
 800c3aa:	fa1f fa8c 	uxth.w	sl, ip
 800c3ae:	fb0a fb01 	mul.w	fp, sl, r1
 800c3b2:	4317      	orrs	r7, r2
 800c3b4:	0c3a      	lsrs	r2, r7, #16
 800c3b6:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800c3ba:	459b      	cmp	fp, r3
 800c3bc:	fa05 f008 	lsl.w	r0, r5, r8
 800c3c0:	d908      	bls.n	800c3d4 <__divdi3+0x224>
 800c3c2:	eb13 030c 	adds.w	r3, r3, ip
 800c3c6:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 800c3ca:	d235      	bcs.n	800c438 <__divdi3+0x288>
 800c3cc:	459b      	cmp	fp, r3
 800c3ce:	d933      	bls.n	800c438 <__divdi3+0x288>
 800c3d0:	3902      	subs	r1, #2
 800c3d2:	4463      	add	r3, ip
 800c3d4:	ebcb 0303 	rsb	r3, fp, r3
 800c3d8:	fbb3 f2f9 	udiv	r2, r3, r9
 800c3dc:	fb09 3312 	mls	r3, r9, r2, r3
 800c3e0:	fb0a fa02 	mul.w	sl, sl, r2
 800c3e4:	b2bf      	uxth	r7, r7
 800c3e6:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
 800c3ea:	45ba      	cmp	sl, r7
 800c3ec:	d908      	bls.n	800c400 <__divdi3+0x250>
 800c3ee:	eb17 070c 	adds.w	r7, r7, ip
 800c3f2:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 800c3f6:	d21b      	bcs.n	800c430 <__divdi3+0x280>
 800c3f8:	45ba      	cmp	sl, r7
 800c3fa:	d919      	bls.n	800c430 <__divdi3+0x280>
 800c3fc:	3a02      	subs	r2, #2
 800c3fe:	4467      	add	r7, ip
 800c400:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
 800c404:	fba5 0100 	umull	r0, r1, r5, r0
 800c408:	ebca 0707 	rsb	r7, sl, r7
 800c40c:	428f      	cmp	r7, r1
 800c40e:	f04f 0300 	mov.w	r3, #0
 800c412:	d30a      	bcc.n	800c42a <__divdi3+0x27a>
 800c414:	d005      	beq.n	800c422 <__divdi3+0x272>
 800c416:	462a      	mov	r2, r5
 800c418:	e71c      	b.n	800c254 <__divdi3+0xa4>
 800c41a:	4662      	mov	r2, ip
 800c41c:	e6fd      	b.n	800c21a <__divdi3+0x6a>
 800c41e:	463b      	mov	r3, r7
 800c420:	e710      	b.n	800c244 <__divdi3+0x94>
 800c422:	fa06 f608 	lsl.w	r6, r6, r8
 800c426:	4286      	cmp	r6, r0
 800c428:	d2f5      	bcs.n	800c416 <__divdi3+0x266>
 800c42a:	1e6a      	subs	r2, r5, #1
 800c42c:	2300      	movs	r3, #0
 800c42e:	e711      	b.n	800c254 <__divdi3+0xa4>
 800c430:	461a      	mov	r2, r3
 800c432:	e7e5      	b.n	800c400 <__divdi3+0x250>
 800c434:	460b      	mov	r3, r1
 800c436:	e7a0      	b.n	800c37a <__divdi3+0x1ca>
 800c438:	4611      	mov	r1, r2
 800c43a:	e7cb      	b.n	800c3d4 <__divdi3+0x224>
 800c43c:	4690      	mov	r8, r2
 800c43e:	e787      	b.n	800c350 <__divdi3+0x1a0>
 800c440:	4643      	mov	r3, r8
 800c442:	4642      	mov	r2, r8
 800c444:	e706      	b.n	800c254 <__divdi3+0xa4>
 800c446:	3a02      	subs	r2, #2
 800c448:	e750      	b.n	800c2ec <__divdi3+0x13c>
 800c44a:	3902      	subs	r1, #2
 800c44c:	442f      	add	r7, r5
 800c44e:	e739      	b.n	800c2c4 <__divdi3+0x114>

0800c450 <__udivdi3>:
 800c450:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c454:	4614      	mov	r4, r2
 800c456:	4605      	mov	r5, r0
 800c458:	460e      	mov	r6, r1
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d143      	bne.n	800c4e6 <__udivdi3+0x96>
 800c45e:	428a      	cmp	r2, r1
 800c460:	d953      	bls.n	800c50a <__udivdi3+0xba>
 800c462:	fab2 f782 	clz	r7, r2
 800c466:	b157      	cbz	r7, 800c47e <__udivdi3+0x2e>
 800c468:	f1c7 0620 	rsb	r6, r7, #32
 800c46c:	fa20 f606 	lsr.w	r6, r0, r6
 800c470:	fa01 f307 	lsl.w	r3, r1, r7
 800c474:	fa02 f407 	lsl.w	r4, r2, r7
 800c478:	fa00 f507 	lsl.w	r5, r0, r7
 800c47c:	431e      	orrs	r6, r3
 800c47e:	0c21      	lsrs	r1, r4, #16
 800c480:	fbb6 f2f1 	udiv	r2, r6, r1
 800c484:	fb01 6612 	mls	r6, r1, r2, r6
 800c488:	b2a0      	uxth	r0, r4
 800c48a:	fb00 f302 	mul.w	r3, r0, r2
 800c48e:	0c2f      	lsrs	r7, r5, #16
 800c490:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 800c494:	42b3      	cmp	r3, r6
 800c496:	d909      	bls.n	800c4ac <__udivdi3+0x5c>
 800c498:	1936      	adds	r6, r6, r4
 800c49a:	f102 37ff 	add.w	r7, r2, #4294967295	; 0xffffffff
 800c49e:	f080 80fd 	bcs.w	800c69c <__udivdi3+0x24c>
 800c4a2:	42b3      	cmp	r3, r6
 800c4a4:	f240 80fa 	bls.w	800c69c <__udivdi3+0x24c>
 800c4a8:	3a02      	subs	r2, #2
 800c4aa:	4426      	add	r6, r4
 800c4ac:	1af6      	subs	r6, r6, r3
 800c4ae:	fbb6 f3f1 	udiv	r3, r6, r1
 800c4b2:	fb01 6113 	mls	r1, r1, r3, r6
 800c4b6:	fb00 f003 	mul.w	r0, r0, r3
 800c4ba:	b2ad      	uxth	r5, r5
 800c4bc:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800c4c0:	4288      	cmp	r0, r1
 800c4c2:	d908      	bls.n	800c4d6 <__udivdi3+0x86>
 800c4c4:	1909      	adds	r1, r1, r4
 800c4c6:	f103 36ff 	add.w	r6, r3, #4294967295	; 0xffffffff
 800c4ca:	f080 80e9 	bcs.w	800c6a0 <__udivdi3+0x250>
 800c4ce:	4288      	cmp	r0, r1
 800c4d0:	f240 80e6 	bls.w	800c6a0 <__udivdi3+0x250>
 800c4d4:	3b02      	subs	r3, #2
 800c4d6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800c4da:	2300      	movs	r3, #0
 800c4dc:	4610      	mov	r0, r2
 800c4de:	4619      	mov	r1, r3
 800c4e0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c4e4:	4770      	bx	lr
 800c4e6:	428b      	cmp	r3, r1
 800c4e8:	d84c      	bhi.n	800c584 <__udivdi3+0x134>
 800c4ea:	fab3 f683 	clz	r6, r3
 800c4ee:	2e00      	cmp	r6, #0
 800c4f0:	d14f      	bne.n	800c592 <__udivdi3+0x142>
 800c4f2:	428b      	cmp	r3, r1
 800c4f4:	d302      	bcc.n	800c4fc <__udivdi3+0xac>
 800c4f6:	4282      	cmp	r2, r0
 800c4f8:	f200 80dd 	bhi.w	800c6b6 <__udivdi3+0x266>
 800c4fc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c500:	2300      	movs	r3, #0
 800c502:	2201      	movs	r2, #1
 800c504:	4610      	mov	r0, r2
 800c506:	4619      	mov	r1, r3
 800c508:	4770      	bx	lr
 800c50a:	b912      	cbnz	r2, 800c512 <__udivdi3+0xc2>
 800c50c:	2401      	movs	r4, #1
 800c50e:	fbb4 f4f2 	udiv	r4, r4, r2
 800c512:	fab4 f284 	clz	r2, r4
 800c516:	2a00      	cmp	r2, #0
 800c518:	f040 8082 	bne.w	800c620 <__udivdi3+0x1d0>
 800c51c:	1b09      	subs	r1, r1, r4
 800c51e:	0c26      	lsrs	r6, r4, #16
 800c520:	b2a7      	uxth	r7, r4
 800c522:	2301      	movs	r3, #1
 800c524:	fbb1 f0f6 	udiv	r0, r1, r6
 800c528:	fb06 1110 	mls	r1, r6, r0, r1
 800c52c:	fb07 f200 	mul.w	r2, r7, r0
 800c530:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 800c534:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
 800c538:	428a      	cmp	r2, r1
 800c53a:	d907      	bls.n	800c54c <__udivdi3+0xfc>
 800c53c:	1909      	adds	r1, r1, r4
 800c53e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800c542:	d202      	bcs.n	800c54a <__udivdi3+0xfa>
 800c544:	428a      	cmp	r2, r1
 800c546:	f200 80c8 	bhi.w	800c6da <__udivdi3+0x28a>
 800c54a:	4660      	mov	r0, ip
 800c54c:	1a89      	subs	r1, r1, r2
 800c54e:	fbb1 f2f6 	udiv	r2, r1, r6
 800c552:	fb06 1112 	mls	r1, r6, r2, r1
 800c556:	fb07 f702 	mul.w	r7, r7, r2
 800c55a:	b2ad      	uxth	r5, r5
 800c55c:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800c560:	42af      	cmp	r7, r5
 800c562:	d908      	bls.n	800c576 <__udivdi3+0x126>
 800c564:	192c      	adds	r4, r5, r4
 800c566:	f102 31ff 	add.w	r1, r2, #4294967295	; 0xffffffff
 800c56a:	f080 809b 	bcs.w	800c6a4 <__udivdi3+0x254>
 800c56e:	42a7      	cmp	r7, r4
 800c570:	f240 8098 	bls.w	800c6a4 <__udivdi3+0x254>
 800c574:	3a02      	subs	r2, #2
 800c576:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800c57a:	4610      	mov	r0, r2
 800c57c:	4619      	mov	r1, r3
 800c57e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c582:	4770      	bx	lr
 800c584:	2300      	movs	r3, #0
 800c586:	461a      	mov	r2, r3
 800c588:	4610      	mov	r0, r2
 800c58a:	4619      	mov	r1, r3
 800c58c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c590:	4770      	bx	lr
 800c592:	f1c6 0520 	rsb	r5, r6, #32
 800c596:	fa22 f705 	lsr.w	r7, r2, r5
 800c59a:	fa03 f406 	lsl.w	r4, r3, r6
 800c59e:	fa21 f305 	lsr.w	r3, r1, r5
 800c5a2:	fa01 fb06 	lsl.w	fp, r1, r6
 800c5a6:	fa20 f505 	lsr.w	r5, r0, r5
 800c5aa:	433c      	orrs	r4, r7
 800c5ac:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c5b0:	fbb3 fcf8 	udiv	ip, r3, r8
 800c5b4:	fb08 331c 	mls	r3, r8, ip, r3
 800c5b8:	fa1f f984 	uxth.w	r9, r4
 800c5bc:	fb09 fa0c 	mul.w	sl, r9, ip
 800c5c0:	ea45 0b0b 	orr.w	fp, r5, fp
 800c5c4:	ea4f 451b 	mov.w	r5, fp, lsr #16
 800c5c8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800c5cc:	459a      	cmp	sl, r3
 800c5ce:	fa02 f206 	lsl.w	r2, r2, r6
 800c5d2:	d904      	bls.n	800c5de <__udivdi3+0x18e>
 800c5d4:	191b      	adds	r3, r3, r4
 800c5d6:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 800c5da:	d36f      	bcc.n	800c6bc <__udivdi3+0x26c>
 800c5dc:	46ac      	mov	ip, r5
 800c5de:	ebca 0303 	rsb	r3, sl, r3
 800c5e2:	fbb3 f5f8 	udiv	r5, r3, r8
 800c5e6:	fb08 3315 	mls	r3, r8, r5, r3
 800c5ea:	fb09 f905 	mul.w	r9, r9, r5
 800c5ee:	fa1f fb8b 	uxth.w	fp, fp
 800c5f2:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
 800c5f6:	45b9      	cmp	r9, r7
 800c5f8:	d904      	bls.n	800c604 <__udivdi3+0x1b4>
 800c5fa:	193f      	adds	r7, r7, r4
 800c5fc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800c600:	d362      	bcc.n	800c6c8 <__udivdi3+0x278>
 800c602:	461d      	mov	r5, r3
 800c604:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 800c608:	fbac 2302 	umull	r2, r3, ip, r2
 800c60c:	ebc9 0707 	rsb	r7, r9, r7
 800c610:	429f      	cmp	r7, r3
 800c612:	f04f 0500 	mov.w	r5, #0
 800c616:	d34a      	bcc.n	800c6ae <__udivdi3+0x25e>
 800c618:	d046      	beq.n	800c6a8 <__udivdi3+0x258>
 800c61a:	4662      	mov	r2, ip
 800c61c:	462b      	mov	r3, r5
 800c61e:	e75d      	b.n	800c4dc <__udivdi3+0x8c>
 800c620:	4094      	lsls	r4, r2
 800c622:	f1c2 0920 	rsb	r9, r2, #32
 800c626:	fa21 fc09 	lsr.w	ip, r1, r9
 800c62a:	4091      	lsls	r1, r2
 800c62c:	fa20 f909 	lsr.w	r9, r0, r9
 800c630:	0c26      	lsrs	r6, r4, #16
 800c632:	fbbc f8f6 	udiv	r8, ip, r6
 800c636:	fb06 cc18 	mls	ip, r6, r8, ip
 800c63a:	b2a7      	uxth	r7, r4
 800c63c:	fb07 f308 	mul.w	r3, r7, r8
 800c640:	ea49 0901 	orr.w	r9, r9, r1
 800c644:	ea4f 4119 	mov.w	r1, r9, lsr #16
 800c648:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
 800c64c:	4563      	cmp	r3, ip
 800c64e:	fa00 f502 	lsl.w	r5, r0, r2
 800c652:	d909      	bls.n	800c668 <__udivdi3+0x218>
 800c654:	eb1c 0c04 	adds.w	ip, ip, r4
 800c658:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800c65c:	d23b      	bcs.n	800c6d6 <__udivdi3+0x286>
 800c65e:	4563      	cmp	r3, ip
 800c660:	d939      	bls.n	800c6d6 <__udivdi3+0x286>
 800c662:	f1a8 0802 	sub.w	r8, r8, #2
 800c666:	44a4      	add	ip, r4
 800c668:	ebc3 0c0c 	rsb	ip, r3, ip
 800c66c:	fbbc f3f6 	udiv	r3, ip, r6
 800c670:	fb06 c113 	mls	r1, r6, r3, ip
 800c674:	fb07 f203 	mul.w	r2, r7, r3
 800c678:	fa1f f989 	uxth.w	r9, r9
 800c67c:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800c680:	428a      	cmp	r2, r1
 800c682:	d907      	bls.n	800c694 <__udivdi3+0x244>
 800c684:	1909      	adds	r1, r1, r4
 800c686:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 800c68a:	d222      	bcs.n	800c6d2 <__udivdi3+0x282>
 800c68c:	428a      	cmp	r2, r1
 800c68e:	d920      	bls.n	800c6d2 <__udivdi3+0x282>
 800c690:	3b02      	subs	r3, #2
 800c692:	4421      	add	r1, r4
 800c694:	1a89      	subs	r1, r1, r2
 800c696:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800c69a:	e743      	b.n	800c524 <__udivdi3+0xd4>
 800c69c:	463a      	mov	r2, r7
 800c69e:	e705      	b.n	800c4ac <__udivdi3+0x5c>
 800c6a0:	4633      	mov	r3, r6
 800c6a2:	e718      	b.n	800c4d6 <__udivdi3+0x86>
 800c6a4:	460a      	mov	r2, r1
 800c6a6:	e766      	b.n	800c576 <__udivdi3+0x126>
 800c6a8:	40b0      	lsls	r0, r6
 800c6aa:	4290      	cmp	r0, r2
 800c6ac:	d2b5      	bcs.n	800c61a <__udivdi3+0x1ca>
 800c6ae:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	e712      	b.n	800c4dc <__udivdi3+0x8c>
 800c6b6:	4633      	mov	r3, r6
 800c6b8:	4632      	mov	r2, r6
 800c6ba:	e70f      	b.n	800c4dc <__udivdi3+0x8c>
 800c6bc:	459a      	cmp	sl, r3
 800c6be:	d98d      	bls.n	800c5dc <__udivdi3+0x18c>
 800c6c0:	f1ac 0c02 	sub.w	ip, ip, #2
 800c6c4:	4423      	add	r3, r4
 800c6c6:	e78a      	b.n	800c5de <__udivdi3+0x18e>
 800c6c8:	45b9      	cmp	r9, r7
 800c6ca:	d99a      	bls.n	800c602 <__udivdi3+0x1b2>
 800c6cc:	3d02      	subs	r5, #2
 800c6ce:	4427      	add	r7, r4
 800c6d0:	e798      	b.n	800c604 <__udivdi3+0x1b4>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	e7de      	b.n	800c694 <__udivdi3+0x244>
 800c6d6:	4690      	mov	r8, r2
 800c6d8:	e7c6      	b.n	800c668 <__udivdi3+0x218>
 800c6da:	3802      	subs	r0, #2
 800c6dc:	4421      	add	r1, r4
 800c6de:	e735      	b.n	800c54c <__udivdi3+0xfc>

0800c6e0 <main>:
#include <stdio.h>
#include <stdint.h>
#include <stdbool.h>

int main(void)
{
 800c6e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

USB_SetDeviceConfiguration(STICK_STATE_SMARTCARD);
 800c6e4:	2002      	movs	r0, #2
 800c6e6:	f7fb fb05 	bl	8007cf4 <USB_SetDeviceConfiguration>
 
  setjmp(jmpRestartUSB);										// entrypoint for the changed USB device
 800c6ea:	486e      	ldr	r0, [pc, #440]	; (800c8a4 <main+0x1c4>)
 800c6ec:	f7ff fd0a 	bl	800c104 <setjmp>

  Set_System();
 800c6f0:	f7f3 ff96 	bl	8000620 <Set_System>
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 800c6f4:	4d6c      	ldr	r5, [pc, #432]	; (800c8a8 <main+0x1c8>)
 800c6f6:	4b6d      	ldr	r3, [pc, #436]	; (800c8ac <main+0x1cc>)
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800c6f8:	486d      	ldr	r0, [pc, #436]	; (800c8b0 <main+0x1d0>)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 800c6fa:	2100      	movs	r1, #0
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 800c6fc:	2207      	movs	r2, #7
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800c6fe:	24f0      	movs	r4, #240	; 0xf0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
 800c700:	605d      	str	r5, [r3, #4]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, int32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); }  /* set Priority for Cortex-M3 System Interrupts */
 800c702:	f880 4023 	strb.w	r4, [r0, #35]	; 0x23
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                                /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                               /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                                 /* Load the SysTick Counter Value */
 800c706:	6099      	str	r1, [r3, #8]
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT);    /* Enable SysTick IRQ and SysTick Timer */
 800c708:	601a      	str	r2, [r3, #0]
	SysTick_Config (720000);									// set systemtick to 10 ms - for delay ()	


/* Setup before USB startup */

check_backups();
 800c70a:	f7fd fd27 	bl	800a15c <check_backups>
SmartCardInitInterface ();
 800c70e:	f7f6 facd 	bl	8002cac <SmartCardInitInterface>

USB_Start ();
 800c712:	f7fe fdcd 	bl	800b2b0 <USB_Start>

StartupCheck_u8();
 800c716:	f7ff f96d 	bl	800b9f4 <StartupCheck_u8>
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if(ch == '\n') ITM_SendChar('\r');
  
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA)  &&
 800c71a:	4d66      	ldr	r5, [pc, #408]	; (800c8b4 <main+0x1d4>)
  }
    if (capsLockClicked){
  capsLockClicked=0;
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
 800c71c:	4f66      	ldr	r7, [pc, #408]	; (800c8b8 <main+0x1d8>)
  }
    if (scrollLockClicked){
  scrollLockClicked=0;
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
 800c71e:	4e67      	ldr	r6, [pc, #412]	; (800c8bc <main+0x1dc>)
/* Endless loop after USB startup  */
  while (1)
  {

ITM_SendChar('a');
if (device_status==STATUS_RECEIVED_REPORT){
 800c720:	4c67      	ldr	r4, [pc, #412]	; (800c8c0 <main+0x1e0>)
 800c722:	68eb      	ldr	r3, [r5, #12]
 800c724:	01d9      	lsls	r1, r3, #7
 800c726:	d50f      	bpl.n	800c748 <main+0x68>
      (ITM->TCR & ITM_TCR_ITMENA)                  &&
 800c728:	f04f 4160 	mov.w	r1, #3758096384	; 0xe0000000
 800c72c:	f8d1 3e80 	ldr.w	r3, [r1, #3712]	; 0xe80
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if(ch == '\n') ITM_SendChar('\r');
  
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA)  &&
 800c730:	07da      	lsls	r2, r3, #31
 800c732:	d509      	bpl.n	800c748 <main+0x68>
      (ITM->TCR & ITM_TCR_ITMENA)                  &&
      (ITM->TER & (1UL << 0))  ) 
 800c734:	f8d1 3e00 	ldr.w	r3, [r1, #3584]	; 0xe00
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if(ch == '\n') ITM_SendChar('\r');
  
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA)  &&
      (ITM->TCR & ITM_TCR_ITMENA)                  &&
 800c738:	07db      	lsls	r3, r3, #31
 800c73a:	d505      	bpl.n	800c748 <main+0x68>
      (ITM->TER & (1UL << 0))  ) 
  {
    while (ITM->PORT[0].u32 == 0);
 800c73c:	460a      	mov	r2, r1
 800c73e:	6813      	ldr	r3, [r2, #0]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d0fc      	beq.n	800c73e <main+0x5e>
    ITM->PORT[0].u8 = (uint8_t) ch;
 800c744:	2361      	movs	r3, #97	; 0x61
 800c746:	700b      	strb	r3, [r1, #0]
 800c748:	7923      	ldrb	r3, [r4, #4]
 800c74a:	2b03      	cmp	r3, #3
 800c74c:	d02c      	beq.n	800c7a8 <main+0xc8>
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
 800c74e:	4b5d      	ldr	r3, [pc, #372]	; (800c8c4 <main+0x1e4>)
 800c750:	781a      	ldrb	r2, [r3, #0]
 800c752:	b13a      	cbz	r2, 800c764 <main+0x84>
  numLockClicked=0; 
 800c754:	2100      	movs	r1, #0
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
 800c756:	4a5c      	ldr	r2, [pc, #368]	; (800c8c8 <main+0x1e8>)
  device_status=STATUS_READY;

  }
  
  if (numLockClicked){
  numLockClicked=0; 
 800c758:	7019      	strb	r1, [r3, #0]
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
 800c75a:	f892 8000 	ldrb.w	r8, [r2]
  if (slot_number<=1){
 800c75e:	f1b8 0f01 	cmp.w	r8, #1
 800c762:	d92a      	bls.n	800c7ba <main+0xda>
   sendEnter();
	   }
   }

  }
    if (capsLockClicked){
 800c764:	4b59      	ldr	r3, [pc, #356]	; (800c8cc <main+0x1ec>)
 800c766:	781a      	ldrb	r2, [r3, #0]
 800c768:	b132      	cbz	r2, 800c778 <main+0x98>
  capsLockClicked=0;
 800c76a:	2200      	movs	r2, #0
 800c76c:	701a      	strb	r2, [r3, #0]
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
 800c76e:	f897 8000 	ldrb.w	r8, [r7]
   if (slot_number<=1){
 800c772:	f1b8 0f01 	cmp.w	r8, #1
 800c776:	d940      	bls.n	800c7fa <main+0x11a>
   sendEnter();
	   }
   }
  
  }
    if (scrollLockClicked){
 800c778:	4b55      	ldr	r3, [pc, #340]	; (800c8d0 <main+0x1f0>)
 800c77a:	781a      	ldrb	r2, [r3, #0]
 800c77c:	b132      	cbz	r2, 800c78c <main+0xac>
  scrollLockClicked=0;
 800c77e:	2200      	movs	r2, #0
 800c780:	701a      	strb	r2, [r3, #0]
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
 800c782:	f896 8000 	ldrb.w	r8, [r6]
   if (slot_number<=1){
 800c786:	f1b8 0f01 	cmp.w	r8, #1
 800c78a:	d956      	bls.n	800c83a <main+0x15a>

  
  }

																		  CCID_CheckUsbCommunication();
																		  if (TRUE == nFlagSendSMCardInserted)
 800c78c:	f8df 814c 	ldr.w	r8, [pc, #332]	; 800c8dc <main+0x1fc>
  //sendEnter();

  
  }

																		  CCID_CheckUsbCommunication();
 800c790:	f7f4 fa14 	bl	8000bbc <CCID_CheckUsbCommunication>
																		  if (TRUE == nFlagSendSMCardInserted)
 800c794:	f8d8 3000 	ldr.w	r3, [r8]
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d1c2      	bne.n	800c722 <main+0x42>
																		  {
																			  CCID_SendCardDetect ();						 			// Send card detect to host
 800c79c:	f7f4 fa00 	bl	8000ba0 <CCID_SendCardDetect>
																			  nFlagSendSMCardInserted = FALSE;
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	f8c8 3000 	str.w	r3, [r8]
 800c7a6:	e7bc      	b.n	800c722 <main+0x42>
  while (1)
  {

ITM_SendChar('a');
if (device_status==STATUS_RECEIVED_REPORT){
  device_status=STATUS_BUSY;
 800c7a8:	2301      	movs	r3, #1
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800c7aa:	484a      	ldr	r0, [pc, #296]	; (800c8d4 <main+0x1f4>)
 800c7ac:	494a      	ldr	r1, [pc, #296]	; (800c8d8 <main+0x1f8>)
  while (1)
  {

ITM_SendChar('a');
if (device_status==STATUS_RECEIVED_REPORT){
  device_status=STATUS_BUSY;
 800c7ae:	7123      	strb	r3, [r4, #4]
  parse_report(HID_SetReport_Value_tmp,HID_GetReport_Value_tmp);
 800c7b0:	f7fe faf0 	bl	800ad94 <parse_report>
  device_status=STATUS_READY;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	7123      	strb	r3, [r4, #4]
 800c7b8:	e7c9      	b.n	800c74e <main+0x6e>
  numLockClicked=0; 
  //sendString("NumLock",7);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[0];
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800c7ba:	f8df 9124 	ldr.w	r9, [pc, #292]	; 800c8e0 <main+0x200>
 800c7be:	f859 3028 	ldr.w	r3, [r9, r8, lsl #2]
	   
	   if (programmed==0x01){
 800c7c2:	781b      	ldrb	r3, [r3, #0]
 800c7c4:	2b01      	cmp	r3, #1
 800c7c6:	d1cd      	bne.n	800c764 <main+0x84>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800c7c8:	4640      	mov	r0, r8
 800c7ca:	f7fd fbfd 	bl	8009fc8 <get_code_from_hotp_slot>
 800c7ce:	4683      	mov	fp, r0
   uint8_t config =get_hotp_slot_config(slot_number);
 800c7d0:	4640      	mov	r0, r8
 800c7d2:	f7fd fcf7 	bl	800a1c4 <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800c7d6:	f010 0f04 	tst.w	r0, #4
  if (slot_number<=1){
	  uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 800c7da:	4682      	mov	sl, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800c7dc:	d15b      	bne.n	800c896 <main+0x1b6>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800c7de:	f01a 0f01 	tst.w	sl, #1
   sendNumberN(code,8);
 800c7e2:	bf14      	ite	ne
 800c7e4:	2108      	movne	r1, #8
	else
    sendNumberN(code,6);	
 800c7e6:	2106      	moveq	r1, #6
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
 800c7e8:	4658      	mov	r0, fp
	else
    sendNumberN(code,6);	
 800c7ea:	f7fd fdf3 	bl	800a3d4 <sendNumberN>
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 800c7ee:	f01a 0f02 	tst.w	sl, #2
 800c7f2:	d0b7      	beq.n	800c764 <main+0x84>
   sendEnter();
 800c7f4:	f7fd fd86 	bl	800a304 <sendEnter>
 800c7f8:	e7b4      	b.n	800c764 <main+0x84>
  capsLockClicked=0;
  //sendString("CapsLock",8);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[1];
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800c7fa:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 800c8e0 <main+0x200>
 800c7fe:	f859 3028 	ldr.w	r3, [r9, r8, lsl #2]
	   
	   if (programmed==0x01){
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	2b01      	cmp	r3, #1
 800c806:	d1b7      	bne.n	800c778 <main+0x98>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800c808:	4640      	mov	r0, r8
 800c80a:	f7fd fbdd 	bl	8009fc8 <get_code_from_hotp_slot>
 800c80e:	4683      	mov	fp, r0
   uint8_t config =get_hotp_slot_config(slot_number);
 800c810:	4640      	mov	r0, r8
 800c812:	f7fd fcd7 	bl	800a1c4 <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800c816:	f010 0f04 	tst.w	r0, #4
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 800c81a:	4682      	mov	sl, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800c81c:	d134      	bne.n	800c888 <main+0x1a8>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800c81e:	f01a 0f01 	tst.w	sl, #1
   sendNumberN(code,8);
 800c822:	bf14      	ite	ne
 800c824:	2108      	movne	r1, #8
	else
    sendNumberN(code,6);	
 800c826:	2106      	moveq	r1, #6
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
 800c828:	4658      	mov	r0, fp
	else
    sendNumberN(code,6);	
 800c82a:	f7fd fdd3 	bl	800a3d4 <sendNumberN>
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 800c82e:	f01a 0f02 	tst.w	sl, #2
 800c832:	d0a1      	beq.n	800c778 <main+0x98>
   sendEnter();
 800c834:	f7fd fd66 	bl	800a304 <sendEnter>
 800c838:	e79e      	b.n	800c778 <main+0x98>
  scrollLockClicked=0;
  //sendString("ScrollLock",10);
  
  uint8_t slot_number=((uint8_t *)SLOTS_PAGE1_ADDRESS+GLOBAL_CONFIG_OFFSET)[2];
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
 800c83a:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 800c8e0 <main+0x200>
 800c83e:	f859 3028 	ldr.w	r3, [r9, r8, lsl #2]
	   
	   if (programmed==0x01){
 800c842:	781b      	ldrb	r3, [r3, #0]
 800c844:	2b01      	cmp	r3, #1
 800c846:	d1a1      	bne.n	800c78c <main+0xac>
   uint32_t code= get_code_from_hotp_slot(slot_number);
 800c848:	4640      	mov	r0, r8
 800c84a:	f7fd fbbd 	bl	8009fc8 <get_code_from_hotp_slot>
 800c84e:	4683      	mov	fp, r0
   uint8_t config =get_hotp_slot_config(slot_number);
 800c850:	4640      	mov	r0, r8
 800c852:	f7fd fcb7 	bl	800a1c4 <get_hotp_slot_config>
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800c856:	f010 0f04 	tst.w	r0, #4
   if (slot_number<=1){
	   uint8_t programmed=*((uint8_t *)hotp_slots[slot_number]);
	   
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
 800c85a:	4682      	mov	sl, r0
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
 800c85c:	d10d      	bne.n	800c87a <main+0x19a>
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
 800c85e:	f01a 0f01 	tst.w	sl, #1
   sendNumberN(code,8);
 800c862:	bf14      	ite	ne
 800c864:	2108      	movne	r1, #8
	else
    sendNumberN(code,6);	
 800c866:	2106      	moveq	r1, #6
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
   
   if (config&(1<<SLOT_CONFIG_DIGITS))
   sendNumberN(code,8);
 800c868:	4658      	mov	r0, fp
	else
    sendNumberN(code,6);	
 800c86a:	f7fd fdb3 	bl	800a3d4 <sendNumberN>
	
   if (config&(1<<SLOT_CONFIG_ENTER))
 800c86e:	f01a 0f02 	tst.w	sl, #2
 800c872:	d08b      	beq.n	800c78c <main+0xac>
   sendEnter();
 800c874:	f7fd fd46 	bl	800a304 <sendEnter>
 800c878:	e788      	b.n	800c78c <main+0xac>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 800c87a:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 800c87e:	210c      	movs	r1, #12
 800c880:	3025      	adds	r0, #37	; 0x25
 800c882:	f7fd fde5 	bl	800a450 <sendString>
 800c886:	e7ea      	b.n	800c85e <main+0x17e>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 800c888:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 800c88c:	210c      	movs	r1, #12
 800c88e:	3025      	adds	r0, #37	; 0x25
 800c890:	f7fd fdde 	bl	800a450 <sendString>
 800c894:	e7c3      	b.n	800c81e <main+0x13e>
	   if (programmed==0x01){
   uint32_t code= get_code_from_hotp_slot(slot_number);
   uint8_t config =get_hotp_slot_config(slot_number);
   
   if (config&(1<<SLOT_CONFIG_TOKENID))
	   sendString((char *)(hotp_slots[slot_number]+TOKEN_ID_OFFSET),12);
 800c896:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 800c89a:	210c      	movs	r1, #12
 800c89c:	3025      	adds	r0, #37	; 0x25
 800c89e:	f7fd fdd7 	bl	800a450 <sendString>
 800c8a2:	e79c      	b.n	800c7de <main+0xfe>
 800c8a4:	20002c30 	.word	0x20002c30
 800c8a8:	000afc7f 	.word	0x000afc7f
 800c8ac:	e000e010 	.word	0xe000e010
 800c8b0:	e000ed00 	.word	0xe000ed00
 800c8b4:	e000edf0 	.word	0xe000edf0
 800c8b8:	0801e801 	.word	0x0801e801
 800c8bc:	0801e802 	.word	0x0801e802
 800c8c0:	20000700 	.word	0x20000700
 800c8c4:	20000988 	.word	0x20000988
 800c8c8:	0801e800 	.word	0x0801e800
 800c8cc:	20000998 	.word	0x20000998
 800c8d0:	200009a8 	.word	0x200009a8
 800c8d4:	20002f9c 	.word	0x20002f9c
 800c8d8:	20002f5c 	.word	0x20002f5c
 800c8dc:	20000000 	.word	0x20000000
 800c8e0:	200001e8 	.word	0x200001e8

0800c8e4 <memcmp>:
 800c8e4:	2a03      	cmp	r2, #3
 800c8e6:	b470      	push	{r4, r5, r6}
 800c8e8:	d914      	bls.n	800c914 <memcmp+0x30>
 800c8ea:	ea40 0301 	orr.w	r3, r0, r1
 800c8ee:	079b      	lsls	r3, r3, #30
 800c8f0:	d111      	bne.n	800c916 <memcmp+0x32>
 800c8f2:	460c      	mov	r4, r1
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	6825      	ldr	r5, [r4, #0]
 800c8f8:	681e      	ldr	r6, [r3, #0]
 800c8fa:	4621      	mov	r1, r4
 800c8fc:	42ae      	cmp	r6, r5
 800c8fe:	4618      	mov	r0, r3
 800c900:	f104 0404 	add.w	r4, r4, #4
 800c904:	f103 0304 	add.w	r3, r3, #4
 800c908:	d104      	bne.n	800c914 <memcmp+0x30>
 800c90a:	3a04      	subs	r2, #4
 800c90c:	2a03      	cmp	r2, #3
 800c90e:	4618      	mov	r0, r3
 800c910:	4621      	mov	r1, r4
 800c912:	d8f0      	bhi.n	800c8f6 <memcmp+0x12>
 800c914:	b1c2      	cbz	r2, 800c948 <memcmp+0x64>
 800c916:	7805      	ldrb	r5, [r0, #0]
 800c918:	780c      	ldrb	r4, [r1, #0]
 800c91a:	42a5      	cmp	r5, r4
 800c91c:	bf04      	itt	eq
 800c91e:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 800c922:	2300      	moveq	r3, #0
 800c924:	d006      	beq.n	800c934 <memcmp+0x50>
 800c926:	e00c      	b.n	800c942 <memcmp+0x5e>
 800c928:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800c92c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c930:	42a5      	cmp	r5, r4
 800c932:	d106      	bne.n	800c942 <memcmp+0x5e>
 800c934:	4293      	cmp	r3, r2
 800c936:	f103 0301 	add.w	r3, r3, #1
 800c93a:	d1f5      	bne.n	800c928 <memcmp+0x44>
 800c93c:	2000      	movs	r0, #0
 800c93e:	bc70      	pop	{r4, r5, r6}
 800c940:	4770      	bx	lr
 800c942:	1b28      	subs	r0, r5, r4
 800c944:	bc70      	pop	{r4, r5, r6}
 800c946:	4770      	bx	lr
 800c948:	4610      	mov	r0, r2
 800c94a:	e7f8      	b.n	800c93e <memcmp+0x5a>

0800c94c <memmove>:
 800c94c:	4288      	cmp	r0, r1
 800c94e:	b4f0      	push	{r4, r5, r6, r7}
 800c950:	d910      	bls.n	800c974 <memmove+0x28>
 800c952:	188c      	adds	r4, r1, r2
 800c954:	42a0      	cmp	r0, r4
 800c956:	d20d      	bcs.n	800c974 <memmove+0x28>
 800c958:	1885      	adds	r5, r0, r2
 800c95a:	1e53      	subs	r3, r2, #1
 800c95c:	b142      	cbz	r2, 800c970 <memmove+0x24>
 800c95e:	4621      	mov	r1, r4
 800c960:	462a      	mov	r2, r5
 800c962:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 800c966:	3b01      	subs	r3, #1
 800c968:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c96c:	1c5c      	adds	r4, r3, #1
 800c96e:	d1f8      	bne.n	800c962 <memmove+0x16>
 800c970:	bcf0      	pop	{r4, r5, r6, r7}
 800c972:	4770      	bx	lr
 800c974:	2a0f      	cmp	r2, #15
 800c976:	d944      	bls.n	800ca02 <memmove+0xb6>
 800c978:	ea40 0301 	orr.w	r3, r0, r1
 800c97c:	079b      	lsls	r3, r3, #30
 800c97e:	d144      	bne.n	800ca0a <memmove+0xbe>
 800c980:	f1a2 0710 	sub.w	r7, r2, #16
 800c984:	093f      	lsrs	r7, r7, #4
 800c986:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800c98a:	3610      	adds	r6, #16
 800c98c:	460c      	mov	r4, r1
 800c98e:	4603      	mov	r3, r0
 800c990:	6825      	ldr	r5, [r4, #0]
 800c992:	3310      	adds	r3, #16
 800c994:	f843 5c10 	str.w	r5, [r3, #-16]
 800c998:	6865      	ldr	r5, [r4, #4]
 800c99a:	3410      	adds	r4, #16
 800c99c:	f843 5c0c 	str.w	r5, [r3, #-12]
 800c9a0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c9a4:	f843 5c08 	str.w	r5, [r3, #-8]
 800c9a8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c9ac:	f843 5c04 	str.w	r5, [r3, #-4]
 800c9b0:	42b3      	cmp	r3, r6
 800c9b2:	d1ed      	bne.n	800c990 <memmove+0x44>
 800c9b4:	1c7b      	adds	r3, r7, #1
 800c9b6:	f002 0c0f 	and.w	ip, r2, #15
 800c9ba:	011b      	lsls	r3, r3, #4
 800c9bc:	f1bc 0f03 	cmp.w	ip, #3
 800c9c0:	4419      	add	r1, r3
 800c9c2:	4403      	add	r3, r0
 800c9c4:	d923      	bls.n	800ca0e <memmove+0xc2>
 800c9c6:	460e      	mov	r6, r1
 800c9c8:	461d      	mov	r5, r3
 800c9ca:	4664      	mov	r4, ip
 800c9cc:	f856 7b04 	ldr.w	r7, [r6], #4
 800c9d0:	3c04      	subs	r4, #4
 800c9d2:	2c03      	cmp	r4, #3
 800c9d4:	f845 7b04 	str.w	r7, [r5], #4
 800c9d8:	d8f8      	bhi.n	800c9cc <memmove+0x80>
 800c9da:	f1ac 0404 	sub.w	r4, ip, #4
 800c9de:	f024 0403 	bic.w	r4, r4, #3
 800c9e2:	3404      	adds	r4, #4
 800c9e4:	f002 0203 	and.w	r2, r2, #3
 800c9e8:	4423      	add	r3, r4
 800c9ea:	4421      	add	r1, r4
 800c9ec:	2a00      	cmp	r2, #0
 800c9ee:	d0bf      	beq.n	800c970 <memmove+0x24>
 800c9f0:	441a      	add	r2, r3
 800c9f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9f6:	f803 4b01 	strb.w	r4, [r3], #1
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d1f9      	bne.n	800c9f2 <memmove+0xa6>
 800c9fe:	bcf0      	pop	{r4, r5, r6, r7}
 800ca00:	4770      	bx	lr
 800ca02:	4603      	mov	r3, r0
 800ca04:	2a00      	cmp	r2, #0
 800ca06:	d1f3      	bne.n	800c9f0 <memmove+0xa4>
 800ca08:	e7b2      	b.n	800c970 <memmove+0x24>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	e7f0      	b.n	800c9f0 <memmove+0xa4>
 800ca0e:	4662      	mov	r2, ip
 800ca10:	2a00      	cmp	r2, #0
 800ca12:	d1ed      	bne.n	800c9f0 <memmove+0xa4>
 800ca14:	e7ac      	b.n	800c970 <memmove+0x24>
 800ca16:	bf00      	nop

0800ca18 <memset>:
 800ca18:	b4f0      	push	{r4, r5, r6, r7}
 800ca1a:	0784      	lsls	r4, r0, #30
 800ca1c:	d043      	beq.n	800caa6 <memset+0x8e>
 800ca1e:	1e54      	subs	r4, r2, #1
 800ca20:	2a00      	cmp	r2, #0
 800ca22:	d03e      	beq.n	800caa2 <memset+0x8a>
 800ca24:	b2cd      	uxtb	r5, r1
 800ca26:	4603      	mov	r3, r0
 800ca28:	e003      	b.n	800ca32 <memset+0x1a>
 800ca2a:	1e62      	subs	r2, r4, #1
 800ca2c:	2c00      	cmp	r4, #0
 800ca2e:	d038      	beq.n	800caa2 <memset+0x8a>
 800ca30:	4614      	mov	r4, r2
 800ca32:	f803 5b01 	strb.w	r5, [r3], #1
 800ca36:	079a      	lsls	r2, r3, #30
 800ca38:	d1f7      	bne.n	800ca2a <memset+0x12>
 800ca3a:	2c03      	cmp	r4, #3
 800ca3c:	d92a      	bls.n	800ca94 <memset+0x7c>
 800ca3e:	b2cd      	uxtb	r5, r1
 800ca40:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800ca44:	2c0f      	cmp	r4, #15
 800ca46:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800ca4a:	d915      	bls.n	800ca78 <memset+0x60>
 800ca4c:	f1a4 0710 	sub.w	r7, r4, #16
 800ca50:	093f      	lsrs	r7, r7, #4
 800ca52:	f103 0610 	add.w	r6, r3, #16
 800ca56:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 800ca5a:	461a      	mov	r2, r3
 800ca5c:	6015      	str	r5, [r2, #0]
 800ca5e:	6055      	str	r5, [r2, #4]
 800ca60:	6095      	str	r5, [r2, #8]
 800ca62:	60d5      	str	r5, [r2, #12]
 800ca64:	3210      	adds	r2, #16
 800ca66:	42b2      	cmp	r2, r6
 800ca68:	d1f8      	bne.n	800ca5c <memset+0x44>
 800ca6a:	f004 040f 	and.w	r4, r4, #15
 800ca6e:	3701      	adds	r7, #1
 800ca70:	2c03      	cmp	r4, #3
 800ca72:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800ca76:	d90d      	bls.n	800ca94 <memset+0x7c>
 800ca78:	461e      	mov	r6, r3
 800ca7a:	4622      	mov	r2, r4
 800ca7c:	3a04      	subs	r2, #4
 800ca7e:	2a03      	cmp	r2, #3
 800ca80:	f846 5b04 	str.w	r5, [r6], #4
 800ca84:	d8fa      	bhi.n	800ca7c <memset+0x64>
 800ca86:	1f22      	subs	r2, r4, #4
 800ca88:	f022 0203 	bic.w	r2, r2, #3
 800ca8c:	3204      	adds	r2, #4
 800ca8e:	4413      	add	r3, r2
 800ca90:	f004 0403 	and.w	r4, r4, #3
 800ca94:	b12c      	cbz	r4, 800caa2 <memset+0x8a>
 800ca96:	b2c9      	uxtb	r1, r1
 800ca98:	441c      	add	r4, r3
 800ca9a:	f803 1b01 	strb.w	r1, [r3], #1
 800ca9e:	42a3      	cmp	r3, r4
 800caa0:	d1fb      	bne.n	800ca9a <memset+0x82>
 800caa2:	bcf0      	pop	{r4, r5, r6, r7}
 800caa4:	4770      	bx	lr
 800caa6:	4614      	mov	r4, r2
 800caa8:	4603      	mov	r3, r0
 800caaa:	e7c6      	b.n	800ca3a <memset+0x22>

0800caac <srand>:
 800caac:	f240 63f8 	movw	r3, #1784	; 0x6f8
 800cab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	2200      	movs	r2, #0
 800cab8:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
 800cabc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 800cac0:	4770      	bx	lr
 800cac2:	bf00      	nop

0800cac4 <rand>:
 800cac4:	b410      	push	{r4}
 800cac6:	f240 63f8 	movw	r3, #1784	; 0x6f8
 800caca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cace:	6819      	ldr	r1, [r3, #0]
 800cad0:	f24f 432d 	movw	r3, #62509	; 0xf42d
 800cad4:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
 800cad8:	f6c5 0351 	movt	r3, #22609	; 0x5851
 800cadc:	fb03 f402 	mul.w	r4, r3, r2
 800cae0:	f8d1 00ac 	ldr.w	r0, [r1, #172]	; 0xac
 800cae4:	f647 732d 	movw	r3, #32557	; 0x7f2d
 800cae8:	f6c4 4395 	movt	r3, #19605	; 0x4c95
 800caec:	fb03 4000 	mla	r0, r3, r0, r4
 800caf0:	fba2 2303 	umull	r2, r3, r2, r3
 800caf4:	4403      	add	r3, r0
 800caf6:	3201      	adds	r2, #1
 800caf8:	f143 0300 	adc.w	r3, r3, #0
 800cafc:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
 800cb00:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800cb04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb08:	4770      	bx	lr
 800cb0a:	bf00      	nop

0800cb0c <strcpy>:
 800cb0c:	ea80 0201 	eor.w	r2, r0, r1
 800cb10:	4684      	mov	ip, r0
 800cb12:	f012 0f03 	tst.w	r2, #3
 800cb16:	d14f      	bne.n	800cbb8 <strcpy+0xac>
 800cb18:	f011 0f03 	tst.w	r1, #3
 800cb1c:	d132      	bne.n	800cb84 <strcpy+0x78>
 800cb1e:	f84d 4d04 	str.w	r4, [sp, #-4]!
 800cb22:	f011 0f04 	tst.w	r1, #4
 800cb26:	f851 3b04 	ldr.w	r3, [r1], #4
 800cb2a:	d00b      	beq.n	800cb44 <strcpy+0x38>
 800cb2c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800cb30:	439a      	bics	r2, r3
 800cb32:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800cb36:	bf04      	itt	eq
 800cb38:	f84c 3b04 	streq.w	r3, [ip], #4
 800cb3c:	f851 3b04 	ldreq.w	r3, [r1], #4
 800cb40:	d116      	bne.n	800cb70 <strcpy+0x64>
 800cb42:	bf00      	nop
 800cb44:	f851 4b04 	ldr.w	r4, [r1], #4
 800cb48:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800cb4c:	439a      	bics	r2, r3
 800cb4e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800cb52:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 800cb56:	d10b      	bne.n	800cb70 <strcpy+0x64>
 800cb58:	f84c 3b04 	str.w	r3, [ip], #4
 800cb5c:	43a2      	bics	r2, r4
 800cb5e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800cb62:	bf04      	itt	eq
 800cb64:	f851 3b04 	ldreq.w	r3, [r1], #4
 800cb68:	f84c 4b04 	streq.w	r4, [ip], #4
 800cb6c:	d0ea      	beq.n	800cb44 <strcpy+0x38>
 800cb6e:	4623      	mov	r3, r4
 800cb70:	f80c 3b01 	strb.w	r3, [ip], #1
 800cb74:	f013 0fff 	tst.w	r3, #255	; 0xff
 800cb78:	ea4f 2333 	mov.w	r3, r3, ror #8
 800cb7c:	d1f8      	bne.n	800cb70 <strcpy+0x64>
 800cb7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb82:	4770      	bx	lr
 800cb84:	f011 0f01 	tst.w	r1, #1
 800cb88:	d006      	beq.n	800cb98 <strcpy+0x8c>
 800cb8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb8e:	f80c 2b01 	strb.w	r2, [ip], #1
 800cb92:	2a00      	cmp	r2, #0
 800cb94:	bf08      	it	eq
 800cb96:	4770      	bxeq	lr
 800cb98:	f011 0f02 	tst.w	r1, #2
 800cb9c:	d0bf      	beq.n	800cb1e <strcpy+0x12>
 800cb9e:	f831 2b02 	ldrh.w	r2, [r1], #2
 800cba2:	f012 0fff 	tst.w	r2, #255	; 0xff
 800cba6:	bf16      	itet	ne
 800cba8:	f82c 2b02 	strhne.w	r2, [ip], #2
 800cbac:	f88c 2000 	strbeq.w	r2, [ip]
 800cbb0:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 800cbb4:	d1b3      	bne.n	800cb1e <strcpy+0x12>
 800cbb6:	4770      	bx	lr
 800cbb8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cbbc:	f80c 2b01 	strb.w	r2, [ip], #1
 800cbc0:	2a00      	cmp	r2, #0
 800cbc2:	d1f9      	bne.n	800cbb8 <strcpy+0xac>
 800cbc4:	4770      	bx	lr
 800cbc6:	bf00      	nop

0800cbc8 <strlen>:
 800cbc8:	f020 0103 	bic.w	r1, r0, #3
 800cbcc:	f010 0003 	ands.w	r0, r0, #3
 800cbd0:	f1c0 0000 	rsb	r0, r0, #0
 800cbd4:	f851 3b04 	ldr.w	r3, [r1], #4
 800cbd8:	f100 0c04 	add.w	ip, r0, #4
 800cbdc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800cbe0:	f06f 0200 	mvn.w	r2, #0
 800cbe4:	bf1c      	itt	ne
 800cbe6:	fa22 f20c 	lsrne.w	r2, r2, ip
 800cbea:	4313      	orrne	r3, r2
 800cbec:	f04f 0c01 	mov.w	ip, #1
 800cbf0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 800cbf4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800cbf8:	eba3 020c 	sub.w	r2, r3, ip
 800cbfc:	ea22 0203 	bic.w	r2, r2, r3
 800cc00:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 800cc04:	bf04      	itt	eq
 800cc06:	f851 3b04 	ldreq.w	r3, [r1], #4
 800cc0a:	3004      	addeq	r0, #4
 800cc0c:	d0f4      	beq.n	800cbf8 <strlen+0x30>
 800cc0e:	f1c2 0100 	rsb	r1, r2, #0
 800cc12:	ea02 0201 	and.w	r2, r2, r1
 800cc16:	fab2 f282 	clz	r2, r2
 800cc1a:	f1c2 021f 	rsb	r2, r2, #31
 800cc1e:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 800cc22:	4770      	bx	lr

0800cc24 <Dmul64vsDI>:
 800cc24:	0000 0000 0040 0000 0080 0000 0100 0000     ....@...........
 800cc34:	0200 0000 0400 0000 0800 0000 0000 0000     ................
 800cc44:	0300 0000 0500 0000 0020 0000 0010 0000     ........ .......
 800cc54:	0008 0000 0004 0000 0002 0000 0001 0000     ................

0800cc64 <FvsFI>:
 800cc64:	0000 0000 0174 0000 022e 0000 02e8 0000     ....t...........
 800cc74:	045c 0000 05d0 0000 0744 0000 0000 0000     \.......D.......
 800cc84:	0000 0000 0200 0000 0300 0000 0400 0000     ................
 800cc94:	0600 0000 0800 0000 0000 0000 0000 0000     ................
 800cca4:	a400 0004 d206 0076 2401 0001 a340 75be     ......v..$..@..u
 800ccb4:	f4fa ab3e 8cbb b3d8 9631 cf81 093a 8d85     ..>.....1...:...
 800ccc4:	4a2a 6f18 4d13 113d 7222 66fa 2d6d f344     *J.o.M=."r.fm-D.
 800ccd4:	230d 3adf 4d77 893f 8720 ac37 3a97 1f9b     .#.:wM?. .7..:..
 800cce4:	c524 05fe 8bde 212c 25ce a667 b710 f3c8     $.....,!.%g.....
 800ccf4:	46e8 4f62 5b31 cd0c af3d 4164 173b 3945     .FbO1[..=.dA;.E9
 800cd04:	56fe 6a4d da68 438c a7a5 597c 57fb 9f6a     .VMjh..C..|Y.Wj.
 800cd14:	9396 dc04 e877 c83f 54c0 99b8 e88d 432f     ....w.?..T..../C
 800cd24:	55e4 0eba e694 10a3 f059 56cf 0002 0201     .U......Y..V....
 800cd34:	0403 0605 0807 0a09 0c0b 0e0d 000f 0000     ................

0800cd44 <D_Table>:
 800cd44:	0000 0000 0001 0000 0002 0000 0004 0000     ................
 800cd54:	0008 0000 0010 0000 0020 0000 0000 0000     ........ .......
 800cd64:	000c 0000 0014 0000 0000 0000 0000 0000     ................
	...

0800cd84 <F_Table>:
 800cd84:	0174 0000 0174 0000 022e 0000 02e8 0000     t...t...........
 800cd94:	045c 0000 05d0 0000 0744 0000 0000 0000     \.......D.......
 800cda4:	0000 0000 0200 0000 0300 0000 0400 0000     ................
 800cdb4:	0600 0000 0800 0000 0000 0000 0000 0000     ................

0800cdc4 <CHV1>:
 800cdc4:	3030 3030 3030 3030                         00000000

0800cdcc <IMSI>:
 800cdcc:	076f 0000                                   o...

0800cdd0 <ICCID>:
 800cdd0:	e22f 0000                                   /...

0800cdd4 <GSMDir>:
 800cdd4:	207f 0000                                   . ..

0800cdd8 <MasterRoot>:
 800cdd8:	003f 0000                                   ?...

0800cddc <CCID_StringInterface>:
 800cddc:	0310 0043 0053 0020 0053 006d 0043 0064     ..C.S. .S.m.C.d.

0800cdec <CCID_StringProduct>:
 800cdec:	0324 004e 0069 0074 0072 006f 006b 0065     $.N.i.t.r.o.k.e.
 800cdfc:	0079 0050 0072 006f 0000 0000 0000 0000     y.P.r.o.........
 800ce0c:	0000 0000                                   ....

0800ce10 <CCID_StringVendor>:
 800ce10:	0334 004e 0069 0074 0072 006f 006b 0065     4.N.i.t.r.o.k.e.
 800ce20:	0079 0000 0000 0000 0000 0000 0000 0000     y...............
	...

0800ce44 <CCID_StringLangID>:
 800ce44:	0304 0409                                   ....

0800ce48 <Keyboard_ReportDescriptor>:
 800ce48:	0105 0609 01a1 0705 e019 e729 0015 0125     ..........)...%.
 800ce58:	0175 0895 0281 0195 0875 0381 0595 0175     u.......u.....u.
 800ce68:	0805 0119 0529 0291 0195 0375 0391 0695     ....).....u.....
 800ce78:	0875 0015 6525 0705 0019 6529 0081 0309     u...%e....)e....
 800ce88:	0875 4095 02b1 00c0                         u..@....

0800ce90 <CCID_ConfigDescriptor>:
 800ce90:	0209 0076 0102 8000 0932 0004 0100 0103     ..v.....2.......
 800cea0:	0001 2109 0110 0100 4722 0700 8405 0803     ...!...."G......
 800ceb0:	0a00 0409 0001 0b03 0000 3600 1021 0001     ...........6!...
 800cec0:	0202 0000 1000 000e 1000 000e 0000 25cd     ...............%
 800ced0:	0000 c5a1 0001 fe00 0000 0000 0000 0000     ................
 800cee0:	0000 ba00 0104 0f00 0001 0000 0000 0000     ................
 800cef0:	0701 8105 4003 1800 0507 0202 0040 0700     .....@......@...
 800cf00:	8205 4002 0000 0000                         ...@....

0800cf08 <CCID_DeviceDescriptor>:
 800cf08:	0112 0110 0000 4000 20a0 4108 0100 0201     .......@. .A....
 800cf18:	0103 0000                                   ....

0800cf1c <MASS_StringInterface>:
 800cf1c:	0318 0043 0072 0079 0070 0074 006f 0053     ..C.r.y.p.t.o.S.
 800cf2c:	0074 0069 0063 006b                         t.i.c.k.

0800cf34 <MASS_StringProduct>:
 800cf34:	0336 004e 0069 0074 0072 006f 006b 0065     6.N.i.t.r.o.k.e.
 800cf44:	0079 0020 0053 0074 006f 0072 0061 0067     y. .S.t.o.r.a.g.
 800cf54:	2065 5300 4400 2000 6400 6500 7600 6900     e .S.D. .d.e.v.i
 800cf64:	6300 6500 0000 0000                         .c.e....

0800cf6c <MASS_StringVendor>:
 800cf6c:	0312 004e 0069 0074 0072 006f 006b 0065     ..N.i.t.r.o.k.e.
 800cf7c:	0079 0000                                   y...

0800cf80 <MASS_StringLangID>:
 800cf80:	0304 0409                                   ....

0800cf84 <MASS_ConfigDescriptor>:
 800cf84:	0209 0020 0101 8000 0932 0004 0200 0608     .. .....2.......
 800cf94:	0450 0507 0281 0040 0700 0205 4002 0000     P.....@......@..

0800cfa4 <MASS_DeviceDescriptor>:
 800cfa4:	0112 0200 0000 4000 0483 5722 0200 0201     .......@.."W....
 800cfb4:	0103 0000                                   ....

0800cfb8 <SystemFrequency_APB2Clk>:
 800cfb8:	a200 044a                                   ..J.

0800cfbc <SystemFrequency_APB1Clk>:
 800cfbc:	5100 0225                                   .Q%.

0800cfc0 <SystemFrequency_AHBClk>:
 800cfc0:	a200 044a                                   ..J.

0800cfc4 <SystemFrequency_SysClk>:
 800cfc4:	a200 044a                                   ..J.

0800cfc8 <SystemFrequency>:
 800cfc8:	a200 044a                                   ..J.

0800cfcc <CSWTCH.10>:
 800cfcc:	0002 0000 0000 0100 97c9 0800 97e1 0800     ................
 800cfdc:	97d5 0800 97e1 0800 7999 5a82 eba1 6ed9     .........y.Z...n
 800cfec:	bcdc 8f1b c1d6 ca62 6547 546d 6977 2d6e     ......b.GemTwin-
 800cffc:	3256 302e 2d30 5447 3030 0000 3231 3433     V2.00-GT00..1234
 800d00c:	3635 0000 3231 3433 3635 3837 0000 0000     56..12345678....
 800d01c:	0043 0000                                   C...

0800d020 <_global_impure_ptr>:
 800d020:	02d0 2000                                   ... 
