digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@array" {
"1003867" [label="(Call,tcg_gen_mov_tl(cpu_A0, cpu_regs[R_EBX]))"];
"1003877" [label="(Call,tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_T0))"];
"1003881" [label="(Call,gen_extu(s->aflag, cpu_A0))"];
"1003888" [label="(Call,gen_op_ld_v(s, MO_8, cpu_T0, cpu_A0))"];
"1003893" [label="(Call,gen_op_mov_reg_v(MO_8, R_EAX, cpu_T0))"];
"1003885" [label="(Identifier,cpu_A0)"];
"1003867" [label="(Call,tcg_gen_mov_tl(cpu_A0, cpu_regs[R_EBX]))"];
"1003891" [label="(Identifier,cpu_T0)"];
"1003888" [label="(Call,gen_op_ld_v(s, MO_8, cpu_T0, cpu_A0))"];
"1003887" [label="(Identifier,s)"];
"1003883" [label="(Identifier,s)"];
"1003895" [label="(Identifier,R_EAX)"];
"1003878" [label="(Identifier,cpu_A0)"];
"1000565" [label="(MethodParameterIn,DisasContext *s)"];
"1003877" [label="(Call,tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_T0))"];
"1003896" [label="(Identifier,cpu_T0)"];
"1003872" [label="(Call,tcg_gen_ext8u_tl(cpu_T0, cpu_regs[R_EAX]))"];
"1003894" [label="(Identifier,MO_8)"];
"1003897" [label="(ControlStructure,break;)"];
"1001025" [label="(Block,)"];
"1003886" [label="(Call,gen_add_A0_ds_seg(s))"];
"1003882" [label="(Call,s->aflag)"];
"1003881" [label="(Call,gen_extu(s->aflag, cpu_A0))"];
"1003879" [label="(Identifier,cpu_A0)"];
"1003893" [label="(Call,gen_op_mov_reg_v(MO_8, R_EAX, cpu_T0))"];
"1003890" [label="(Identifier,MO_8)"];
"1003889" [label="(Identifier,s)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1003873" [label="(Identifier,cpu_T0)"];
"1001012" [label="(Call,s->aflag = aflag)"];
"1003868" [label="(Identifier,cpu_A0)"];
"1003880" [label="(Identifier,cpu_T0)"];
"1003892" [label="(Identifier,cpu_A0)"];
"1003869" [label="(Call,cpu_regs[R_EBX])"];
"1003867" -> "1001025"  [label="AST: "];
"1003867" -> "1003869"  [label="CFG: "];
"1003868" -> "1003867"  [label="AST: "];
"1003869" -> "1003867"  [label="AST: "];
"1003873" -> "1003867"  [label="CFG: "];
"1003867" -> "1011840"  [label="DDG: cpu_regs[R_EBX]"];
"1003867" -> "1011840"  [label="DDG: tcg_gen_mov_tl(cpu_A0, cpu_regs[R_EBX])"];
"1003867" -> "1003877"  [label="DDG: cpu_A0"];
"1003877" -> "1001025"  [label="AST: "];
"1003877" -> "1003880"  [label="CFG: "];
"1003878" -> "1003877"  [label="AST: "];
"1003879" -> "1003877"  [label="AST: "];
"1003880" -> "1003877"  [label="AST: "];
"1003883" -> "1003877"  [label="CFG: "];
"1003877" -> "1011840"  [label="DDG: tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_T0)"];
"1003872" -> "1003877"  [label="DDG: cpu_T0"];
"1003877" -> "1003881"  [label="DDG: cpu_A0"];
"1003877" -> "1003888"  [label="DDG: cpu_T0"];
"1003881" -> "1001025"  [label="AST: "];
"1003881" -> "1003885"  [label="CFG: "];
"1003882" -> "1003881"  [label="AST: "];
"1003885" -> "1003881"  [label="AST: "];
"1003887" -> "1003881"  [label="CFG: "];
"1003881" -> "1011840"  [label="DDG: s->aflag"];
"1003881" -> "1011840"  [label="DDG: gen_extu(s->aflag, cpu_A0)"];
"1001012" -> "1003881"  [label="DDG: s->aflag"];
"1003881" -> "1003888"  [label="DDG: cpu_A0"];
"1003888" -> "1001025"  [label="AST: "];
"1003888" -> "1003892"  [label="CFG: "];
"1003889" -> "1003888"  [label="AST: "];
"1003890" -> "1003888"  [label="AST: "];
"1003891" -> "1003888"  [label="AST: "];
"1003892" -> "1003888"  [label="AST: "];
"1003894" -> "1003888"  [label="CFG: "];
"1003888" -> "1011840"  [label="DDG: cpu_A0"];
"1003888" -> "1011840"  [label="DDG: s"];
"1003888" -> "1011840"  [label="DDG: gen_op_ld_v(s, MO_8, cpu_T0, cpu_A0)"];
"1003886" -> "1003888"  [label="DDG: s"];
"1000565" -> "1003888"  [label="DDG: s"];
"1003888" -> "1003893"  [label="DDG: MO_8"];
"1003888" -> "1003893"  [label="DDG: cpu_T0"];
"1003893" -> "1001025"  [label="AST: "];
"1003893" -> "1003896"  [label="CFG: "];
"1003894" -> "1003893"  [label="AST: "];
"1003895" -> "1003893"  [label="AST: "];
"1003896" -> "1003893"  [label="AST: "];
"1003897" -> "1003893"  [label="CFG: "];
"1003893" -> "1011840"  [label="DDG: gen_op_mov_reg_v(MO_8, R_EAX, cpu_T0)"];
"1003893" -> "1011840"  [label="DDG: R_EAX"];
"1003893" -> "1011840"  [label="DDG: cpu_T0"];
"1003893" -> "1011840"  [label="DDG: MO_8"];
}
