From aea176dfd3499d0388ccc8c3a547891905e04477 Mon Sep 17 00:00:00 2001
From: Leon Schuermann <leon@is.currently.online>
Date: Tue, 22 Dec 2020 10:02:05 +0100
Subject: [PATCH] Add Tock VexRiscv cpu variants

---
 litex/soc/cores/cpu/vexriscv/core.py | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/litex/soc/cores/cpu/vexriscv/core.py b/litex/soc/cores/cpu/vexriscv/core.py
index f0d8a98a..361f64a2 100644
--- a/litex/soc/cores/cpu/vexriscv/core.py
+++ b/litex/soc/cores/cpu/vexriscv/core.py
@@ -36,6 +36,8 @@ CPU_VARIANTS = {
     "linux+no-dsp":     "VexRiscv_LinuxNoDspFmax",
     "secure":           "VexRiscv_Secure",
     "secure+debug":     "VexRiscv_SecureDebug",
+    "tock+secure+imc":  "VexRiscv_TockSecureIMC",
+    "tock+secure+imc+debug": "VexRiscv_TockSecureIMCDebug",
 }
 
 
@@ -62,6 +64,8 @@ GCC_FLAGS = {
     "linux+no-dsp":     "-march=rv32ima    -mabi=ilp32",
     "secure":           "-march=rv32ima    -mabi=ilp32",
     "secure+debug":     "-march=rv32ima    -mabi=ilp32",
+    "tock+secure+imc":  "-march=rv32imc    -mabi=ilp32",
+    "tock+secure+imc+debug": "-march=rv32imc -mabi=ilp32",
 }
 
 
-- 
2.27.0

