
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025527                       # Number of seconds simulated
sim_ticks                                 25526836500                       # Number of ticks simulated
final_tick                                25526836500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 109471                       # Simulator instruction rate (inst/s)
host_op_rate                                   213740                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106676564                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707824                       # Number of bytes of host memory used
host_seconds                                   239.29                       # Real time elapsed on the host
sim_insts                                    26195418                       # Number of instructions simulated
sim_ops                                      51146313                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          106816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          137792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              244608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       106816                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         106816                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1669                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2153                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3822                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4184459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5397927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9582386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4184459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4184459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4184459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5397927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9582386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1669.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2153.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001103750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                10123                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3822                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3822                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  244608                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   244608                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                197                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                360                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                382                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                366                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                270                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                293                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                247                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               167                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               195                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    25526743500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3822                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3171                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      531                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      100                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       16                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2037                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     118.700049                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     85.512083                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    162.110948                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1574     77.27%     77.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          278     13.65%     90.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           61      2.99%     93.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           34      1.67%     95.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           26      1.28%     96.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      0.79%     97.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            9      0.44%     98.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           12      0.59%     98.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           27      1.33%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2037                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       106816                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       137792                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4184458.971247768961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5397927.001256109215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1669                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2153                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     69051000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    580540500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     41372.68                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    269642.59                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     577929000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                649591500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19110000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                     151211.15                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                169961.15                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          9.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       9.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.07                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1774                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  46.42                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     6678896.78                       # Average gap between requests
system.mem_ctrl.pageHitRate                     46.42                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   9067800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4796880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16850400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1001863200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             216531030                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              83421600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       2754973020                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2358062400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3391102080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9837529230                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             385.379882                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           24832523500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     183114500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      423800000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   12650416500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   6140778500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       87117750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   6041609250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   5554920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2933535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10438680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          561166320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             123389610                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              43171200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1632211530                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1244356320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4576661460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8200659135                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             321.256382                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           25142081000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      93377000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      237380000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   18322187750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   3240526500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       53948750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3579416500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7974289                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7974289                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            740459                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4431685                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2851177                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             338076                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4431685                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2426647                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2005038                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       329735                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9544983                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7741774                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         19393                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1850                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7523545                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           834                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     25526836500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         51053674                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             817022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       39798827                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7974289                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5277824                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      49411194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1490680                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          6613                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   7522843                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1459                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           50980794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.552284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.776819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9079190     17.81%     17.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4666548      9.15%     26.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 37235056     73.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             50980794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.156194                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.779549                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4863746                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7424795                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  33655352                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4291561                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 745340                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               71811376                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2627408                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 745340                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9038254                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1161876                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1765                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  33627745                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6405814                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               69109332                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1304889                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   348                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2620513                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    192                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2063065                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              462                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            61974258                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             166857960                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        121837369                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             48890                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              45202472                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16771786                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 37                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5925304                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             11873525                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8715309                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            904605                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           292209                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   66509852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 800                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  56542180                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1831531                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15364338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     27298420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            774                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      50980794                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.109088                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.711160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10414365     20.43%     20.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24590678     48.24%     68.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15975751     31.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        50980794                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                17792015     75.48%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    236      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3974794     16.86%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1806027      7.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            205419      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38483206     68.06%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                21652      0.04%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1653      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  850      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  355      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 314      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9965663     17.63%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7828955     13.85%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           22417      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          11678      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               56542180                       # Type of FU issued
system.cpu.iq.rate                           1.107505                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    23573112                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.416912                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          189393848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          81774053                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     54730144                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               75949                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             106444                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        27983                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               79873957                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   35916                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3931239                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3153862                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11996                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5596                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1197110                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          690                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            89                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 745340                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  556725                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 69217                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            66510652                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            555681                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              11873525                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8715309                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                307                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7297                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 60423                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5596                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         369582                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       418011                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               787593                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              55000609                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9543995                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1541571                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     17284059                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5170462                       # Number of branches executed
system.cpu.iew.exec_stores                    7740064                       # Number of stores executed
system.cpu.iew.exec_rate                     1.077310                       # Inst execution rate
system.cpu.iew.wb_sent                       54820432                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      54758127                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38365741                       # num instructions producing a value
system.cpu.iew.wb_consumers                  70747344                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.072560                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.542292                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        14070104                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            740855                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     49703512                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.029028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.896304                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     19264465     38.76%     38.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9731781     19.58%     58.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     20707266     41.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     49703512                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             26195418                       # Number of instructions committed
system.cpu.commit.committedOps               51146313                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       16237862                       # Number of memory references committed
system.cpu.commit.loads                       8719663                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4989960                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      18080                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  50846401                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1855286                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       137947      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         34746005     67.93%     68.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           21506      0.04%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1645      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8711217     17.03%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7509921     14.68%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         8446      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8278      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          51146313                       # Class of committed instruction
system.cpu.commit.bw_lim_events              20707266                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     94212663                       # The number of ROB reads
system.cpu.rob.rob_writes                   131713726                       # The number of ROB writes
system.cpu.timesIdled                             831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           72880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    26195418                       # Number of Instructions Simulated
system.cpu.committedOps                      51146313                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.948954                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.948954                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.513096                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.513096                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 97170245                       # number of integer regfile reads
system.cpu.int_regfile_writes                41457060                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     14066                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    16820                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   9161762                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7263870                       # number of cc regfile writes
system.cpu.misc_regfile_reads                26007596                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.997743                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13067434                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            132.658917                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.997743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105001720                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105001720                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5467534                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5467534                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7501351                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7501351                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     12968885                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12968885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12968887                       # number of overall hits
system.cpu.dcache.overall_hits::total        12968887                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       126071                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        126071                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        17942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17942                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       144013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         144013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       144015                       # number of overall misses
system.cpu.dcache.overall_misses::total        144015                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1514186500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1514186500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    869149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    869149000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2383335500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2383335500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2383335500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2383335500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5593605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5593605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13112898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13112898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13112902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13112902                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022538                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002386                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010983                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010983                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12010.585305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12010.585305                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48442.146918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48442.146918                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16549.446925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16549.446925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16549.217095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16549.217095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1124                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.704762                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        94867                       # number of writebacks
system.cpu.dcache.writebacks::total             94867                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45307                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          162                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        45469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45469                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45469                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80764                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80764                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17780                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        98544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98546                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    963760500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    963760500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    849931500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    849931500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1813692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1813692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1813715000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1813715000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007515                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11933.045664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11933.045664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47802.671541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47802.671541                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18404.895275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18404.895275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18404.755140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18404.755140                       # average overall mshr miss latency
system.cpu.dcache.replacements                  98472                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.539565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7522298                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2083                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3611.280845                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.539565                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60184819                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60184819                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      7520215                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7520215                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      7520215                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7520215                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7520215                       # number of overall hits
system.cpu.icache.overall_hits::total         7520215                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2627                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2627                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2627                       # number of overall misses
system.cpu.icache.overall_misses::total          2627                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    188993499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    188993499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    188993499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    188993499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    188993499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    188993499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7522842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7522842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      7522842                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7522842                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7522842                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7522842                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000349                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000349                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000349                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71942.709935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71942.709935                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71942.709935                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71942.709935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71942.709935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71942.709935                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1036                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.066667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          543                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          543                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          543                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          543                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          543                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          543                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2084                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2084                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2084                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2084                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2084                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2084                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156922999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156922999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156922999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156922999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156922999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156922999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000277                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000277                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000277                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000277                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75298.943858                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75298.943858                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75298.943858                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75298.943858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75298.943858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75298.943858                       # average overall mshr miss latency
system.cpu.icache.replacements                   1516                       # number of replacements
system.l2bus.snoop_filter.tot_requests         200618                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       100006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         6505                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               82822                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         94900                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              5366                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                42                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              17765                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             17765                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          82823                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5642                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       295495                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  301137                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       130688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     12374016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 12504704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               348                       # Total snoops (count)
system.l2bus.snoopTraffic                        6464                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             100908                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.064693                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.245984                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    94380     93.53%     93.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                     6528      6.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               100908                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            290043000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5215983                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           246261499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2745.605981                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 195386                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3835                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                50.948110                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1414.053457                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1331.552524                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.345228                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.325086                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.670314                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3557                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          587                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2719                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.868408                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1566931                       # Number of tag accesses
system.l2cache.tags.data_accesses             1566931                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        94867                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        94867                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        15814                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            15814                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          365                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        80505                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        80870                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             365                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           96319                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               96684                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            365                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          96319                       # number of overall hits
system.l2cache.overall_hits::total              96684                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         1938                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1938                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1678                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          220                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1898                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1678                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2158                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3836                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1678                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2158                       # number of overall misses
system.l2cache.overall_misses::total             3836                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    664079000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    664079000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    149781000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     20347500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    170128500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    149781000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    684426500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    834207500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    149781000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    684426500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    834207500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        94867                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        94867                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        17752                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        17752                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2043                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        80725                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        82768                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2043                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        98477                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          100520                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2043                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        98477                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         100520                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.109171                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.109171                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.821341                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.002725                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.022932                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.821341                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.021914                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.038162                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.821341                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.021914                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.038162                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 342662.022704                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 342662.022704                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 89261.620977                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 92488.636364                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 89635.669125                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 89261.620977                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 317157.784986                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 217468.065693                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 89261.620977                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 317157.784986                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 217468.065693                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             33                       # number of writebacks
system.l2cache.writebacks::total                   33                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1938                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1938                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1678                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          220                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1898                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1678                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2158                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3836                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1678                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2158                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3836                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    660203000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    660203000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    146427000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     19907500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    166334500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    146427000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    680110500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    826537500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    146427000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    680110500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826537500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.109171                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.109171                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.821341                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002725                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.022932                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.821341                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.021914                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.038162                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.821341                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.021914                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.038162                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 340662.022704                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 340662.022704                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 87262.812872                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90488.636364                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87636.722866                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 87262.812872                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 315157.784986                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 215468.587070                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 87262.812872                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 315157.784986                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 215468.587070                       # average overall mshr miss latency
system.l2cache.replacements                       278                       # number of replacements
system.l3bus.snoop_filter.tot_requests           4105                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests          270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1897                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty            33                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               237                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1938                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1938                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1897                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         7940                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       247552                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               3835                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     3835    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 3835                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              2118500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             9587500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2807.390589                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   3868                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3822                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.012036                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1459.001198                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1348.389391                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.044525                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.041150                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.085675                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3822                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          585                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2996                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.116638                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                65710                       # Number of tag accesses
system.l3cache.tags.data_accesses               65710                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks           33                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total           33                       # number of WritebackDirty hits
system.l3cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data            5                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data               5                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                  13                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l3cache.overall_hits::.cpu.data              5                       # number of overall hits
system.l3cache.overall_hits::total                 13                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data         1938                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1938                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1669                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1884                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1669                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2153                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3822                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1669                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2153                       # number of overall misses
system.l3cache.overall_misses::total             3822                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    642761000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    642761000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    131158000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     17817500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    148975500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    131158000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    660578500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    791736500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    131158000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    660578500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    791736500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks           33                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total           33                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data         1938                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1938                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1677                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          220                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1897                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1677                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2158                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            3835                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1677                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2158                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           3835                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.995230                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.977273                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.993147                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.995230                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.997683                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.996610                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.995230                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.997683                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.996610                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 331662.022704                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 331662.022704                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 78584.781306                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 82872.093023                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 79074.044586                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 78584.781306                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 306817.696238                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 207152.407117                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 78584.781306                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 306817.696238                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 207152.407117                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1938                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1938                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1669                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1884                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1669                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2153                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3822                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1669                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2153                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3822                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    638885000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    638885000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    127820000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17387500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    145207500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    127820000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    656272500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    784092500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    127820000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    656272500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    784092500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.995230                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.977273                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.993147                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.995230                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.997683                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.996610                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.995230                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.997683                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.996610                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 329662.022704                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 329662.022704                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 76584.781306                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80872.093023                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 77074.044586                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 76584.781306                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 304817.696238                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 205152.407117                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 76584.781306                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 304817.696238                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 205152.407117                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          3822                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  25526836500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1884                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1938                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1938                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1884                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       244608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       244608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  244608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3822                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3822    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3822                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1911000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10286000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
