{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652894182134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652894182134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 21:46:21 2022 " "Processing started: Wed May 18 21:46:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652894182134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652894182134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASSUME_R4 -c ASSUME_R4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASSUME_R4 -c ASSUME_R4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652894182134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652894182581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652894182581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexdisplay " "Found entity 1: Hexdisplay" {  } { { "Hexdisplay.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/Hexdisplay.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652894197557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652894197557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ASSUME-R4.v(38) " "Verilog HDL warning at ASSUME-R4.v(38): extended using \"x\" or \"z\"" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652894197564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assume-r4.v 4 4 " "Found 4 design units, including 4 entities, in source file assume-r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASSUME_R4_DP " "Found entity 1: ASSUME_R4_DP" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652894197567 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter8 " "Found entity 2: counter8" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652894197567 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSUME_R4_CU " "Found entity 3: ASSUME_R4_CU" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652894197567 ""} { "Info" "ISGN_ENTITY_NAME" "4 ASSUME_R4 " "Found entity 4: ASSUME_R4" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652894197567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652894197567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASSUME_R4 " "Elaborating entity \"ASSUME_R4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652894197638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexdisplay Hexdisplay:h1 " "Elaborating entity \"Hexdisplay\" for hierarchy \"Hexdisplay:h1\"" {  } { { "ASSUME-R4.v" "h1" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652894197670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASSUME_R4_DP ASSUME_R4_DP:datapath " "Elaborating entity \"ASSUME_R4_DP\" for hierarchy \"ASSUME_R4_DP:datapath\"" {  } { { "ASSUME-R4.v" "datapath" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652894197691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 15 ASSUME-R4.v(29) " "Verilog HDL assignment warning at ASSUME-R4.v(29): truncated value with size 17 to match size of target (15)" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652894197720 "|ASSUME_R4|ASSUME_R4_DP:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASSUME_R4_CU ASSUME_R4_CU:controlunit " "Elaborating entity \"ASSUME_R4_CU\" for hierarchy \"ASSUME_R4_CU:controlunit\"" {  } { { "ASSUME-R4.v" "controlunit" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652894197721 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ASSUME-R4.v(100) " "Verilog HDL Case Statement information at ASSUME-R4.v(100): all case item expressions in this case statement are onehot" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652894197736 "|ASSUME_R4|ASSUME_R4_CU:controlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cen ASSUME-R4.v(98) " "Verilog HDL Always Construct warning at ASSUME-R4.v(98): inferring latch(es) for variable \"Cen\", which holds its previous value in one or more paths through the always construct" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652894197736 "|ASSUME_R4|ASSUME_R4_CU:controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cen ASSUME-R4.v(98) " "Inferred latch for \"Cen\" at ASSUME-R4.v(98)" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652894197736 "|ASSUME_R4|ASSUME_R4_CU:controlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 ASSUME_R4_CU:controlunit\|counter8:counter " "Elaborating entity \"counter8\" for hierarchy \"ASSUME_R4_CU:controlunit\|counter8:counter\"" {  } { { "ASSUME-R4.v" "counter" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652894197737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ASSUME-R4.v(64) " "Verilog HDL assignment warning at ASSUME-R4.v(64): truncated value with size 32 to match size of target (4)" {  } { { "ASSUME-R4.v" "" { Text "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/ASSUME-R4.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652894197751 "|ASSUME_R4|ASSUME_R4_CU:controlunit|counter8:counter"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652894198601 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652894199044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/output_files/ASSUME_R4.map.smsg " "Generated suppressed messages file D:/modelsim_ase/Projects/ArianMohammad - DLD_Lab_2/output_files/ASSUME_R4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652894199073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652894199178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652894199178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652894199236 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652894199236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652894199236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652894199236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652894199253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 21:46:39 2022 " "Processing ended: Wed May 18 21:46:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652894199253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652894199253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652894199253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652894199253 ""}
