;redcode
;assert 1
	SPL 0, <332
	CMP -232, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB 10, 0
	MOV -1, <-20
	SUB @127, 106
	SUB @127, 106
	SUB 0, @0
	SUB 0, @0
	SUB 61, 0
	MOV -7, <-20
	SUB @127, 106
	CMP -232, <-120
	ADD 270, 60
	SUB @127, 106
	ADD 270, 60
	SUB 10, 0
	SUB @121, 106
	SUB @121, 106
	SUB 0, @0
	MOV -1, <-20
	CMP -232, <-120
	SLT 270, 60
	SUB 300, 90
	MOV -7, <-20
	DJN 6, -40
	MOV -7, <-20
	MOV -7, <-20
	SLT <-30, 9
	JMN 12, 90
	SUB @127, 106
	MOV -7, <-20
	SUB 100, -100
	SPL <127, 106
	SUB @127, 106
	SUB @127, 106
	SPL 0, <332
	JMN 0, <332
	JMN @306, 93
	SUB 0, @0
	CMP -232, <-120
	CMP -232, <-120
	SUB -232, <-120
	JMN 2, #0
	CMP -232, <-120
	CMP -232, <-120
	SPL 0, <332
	CMP -232, <-120
	CMP -232, <-120
