Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 01:22:14 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_50/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.017        0.000                      0                 3318        0.010        0.000                      0                 3318        2.032        0.000                       0                  3319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.307}        4.614           216.732         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.017        0.000                      0                 3318        0.010        0.000                      0                 3318        2.032        0.000                       0                  3319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.307ns period=4.614ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.307ns period=4.614ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.614ns  (vclock rise@4.614ns - vclock rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.909ns (42.831%)  route 2.548ns (57.168%))
  Logic Levels:           17  (CARRY8=9 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 6.817 - 4.614 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.691ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.630ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3318, routed)        1.776     2.737    demux/clk_IBUF_BUFG
    SLICE_X132Y497       FDRE                                         r  demux/sel_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y497       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.818 r  demux/sel_reg[1]_rep/Q
                         net (fo=131, routed)         0.177     2.995    demux/sel_reg[1]_rep_n_0
    SLICE_X132Y496       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.138     3.133 r  demux/sel_reg[8]_i_6/O[3]
                         net (fo=39, routed)          0.418     3.551    p_1_in[4]
    SLICE_X131Y488       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.699 r  sel[8]_i_231/O
                         net (fo=1, routed)           0.022     3.721    demux/S[1]
    SLICE_X131Y488       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.880 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.906    demux/sel_reg[8]_i_196_n_0
    SLICE_X131Y489       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.983 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.209     4.192    demux_n_10
    SLICE_X131Y492       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.142     4.334 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.240     4.574    sel[8]_i_136_n_0
    SLICE_X131Y492       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     4.626 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.016     4.642    demux/sel[8]_i_73_0[5]
    SLICE_X131Y492       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.759 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.785    demux/sel_reg[8]_i_81_n_0
    SLICE_X131Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.867 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.285     5.152    demux_n_87
    SLICE_X132Y492       LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     5.219 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.134     5.353    sel[8]_i_30_n_0
    SLICE_X132Y492       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     5.452 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.010     5.462    demux/sel[8]_i_25_0[7]
    SLICE_X132Y492       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.577 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.603    demux/sel_reg[8]_i_19_n_0
    SLICE_X132Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.659 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.312     5.971    demux_n_104
    SLICE_X132Y494       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     6.103 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.174     6.277    sel_reg[8]_i_18_n_13
    SLICE_X133Y494       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     6.314 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.022     6.336    demux/sel_reg[5]_rep_0[4]
    SLICE_X133Y494       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     6.474 r  demux/sel_reg[8]_i_4/O[7]
                         net (fo=11, routed)          0.214     6.688    demux/sel_reg[8]_i_4_n_8
    SLICE_X133Y497       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.812 r  demux/sel[0]_i_2/O
                         net (fo=2, routed)           0.062     6.874    demux/sel[0]_i_2_n_0
    SLICE_X133Y497       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     7.019 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.175     7.194    demux/sel20_in[0]
    SLICE_X133Y496       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.614     4.614 r  
    AR14                                              0.000     4.614 r  clk (IN)
                         net (fo=0)                   0.000     4.614    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.973 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.973    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.973 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.260    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.284 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3318, routed)        1.533     6.817    demux/clk_IBUF_BUFG
    SLICE_X133Y496       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.404     7.221    
                         clock uncertainty           -0.035     7.186    
    SLICE_X133Y496       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     7.211    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[393].z_reg[393][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.307ns period=4.614ns})
  Destination:            genblk1[393].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.307ns period=4.614ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.059ns (37.580%)  route 0.098ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      1.549ns (routing 0.630ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.691ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3318, routed)        1.549     2.219    demux/clk_IBUF_BUFG
    SLICE_X126Y494       FDRE                                         r  demux/genblk1[393].z_reg[393][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y494       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.278 r  demux/genblk1[393].z_reg[393][4]/Q
                         net (fo=1, routed)           0.098     2.376    genblk1[393].reg_in/D[4]
    SLICE_X127Y495       FDRE                                         r  genblk1[393].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3318, routed)        1.749     2.710    genblk1[393].reg_in/CLK
    SLICE_X127Y495       FDRE                                         r  genblk1[393].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.404     2.306    
    SLICE_X127Y495       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.366    genblk1[393].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.307 }
Period(ns):         4.614
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.614       3.324      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.307       2.032      SLICE_X133Y504  genblk1[316].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.307       2.032      SLICE_X125Y505  demux/genblk1[299].z_reg[299][7]/C



