\hypertarget{group___a_d_c__channels}{}\doxysection{ADC Common Channels}
\label{group___a_d_c__channels}\index{ADC Common Channels@{ADC Common Channels}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga3c5075aee5af4eae02f1a72d6216199c}{ADC\+\_\+\+CHANNEL\+\_\+0}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaeb119201733a871c94971c51843ffaac}{ADC\+\_\+\+CHANNEL\+\_\+1}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gad576132ebd78a3429be34f44e474c914}{ADC\+\_\+\+CHANNEL\+\_\+2}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga56dba5d35f1f7bcad41e4f9a7da3b125}{ADC\+\_\+\+CHANNEL\+\_\+3}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga66f19737ad81a0a62eb97854d0e41a54}{ADC\+\_\+\+CHANNEL\+\_\+4}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga716f2836f655c753c629de439ce50ecf}{ADC\+\_\+\+CHANNEL\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga418f0223ea88773157638097391716a5}{ADC\+\_\+\+CHANNEL\+\_\+6}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga03b8138c2d87274f94ba675a7e18e666}{ADC\+\_\+\+CHANNEL\+\_\+7}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gab0917f6b66213f33f2e2ea8781df5aa9}{ADC\+\_\+\+CHANNEL\+\_\+8}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga95f485ecc05187c3d475238a88beef1c}{ADC\+\_\+\+CHANNEL\+\_\+9}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaa55df8c97225d32b495959896897567c}{ADC\+\_\+\+CHANNEL\+\_\+10}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaf36361a33c07b04f8ab1d58d232bc434}{ADC\+\_\+\+CHANNEL\+\_\+11}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0}{ADC\+\_\+\+CHANNEL\+\_\+12}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gad7550270d90a1a12b00cd9f8ad9f1fc2}{ADC\+\_\+\+CHANNEL\+\_\+13}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga9caff32bcda5dd83f662bf398ab14d36}{ADC\+\_\+\+CHANNEL\+\_\+14}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga66f41aad197a6de160dd8958c90653a2}{ADC\+\_\+\+CHANNEL\+\_\+15}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga7892590f524e7356deb1e513bbc0cdaf}{ADC\+\_\+\+CHANNEL\+\_\+16}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaf7760a480f79c62d19260291f8afb6e1}{ADC\+\_\+\+CHANNEL\+\_\+17}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}{ADC\+\_\+\+CHANNEL\+\_\+18}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga3820313152a565b60d4b60496a62bc2b}{ADC\+\_\+\+INTERNAL\+\_\+\+NONE}}~0x80000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga2647a044275a295693e8fb01db3172f9}{ADC\+\_\+\+CHANNEL\+\_\+\+VREFINT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___a_d_c__channels_gaf7760a480f79c62d19260291f8afb6e1}{ADC\+\_\+\+CHANNEL\+\_\+17}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga60210f1e9305301dea9e42afedd9093f}{ADC\+\_\+\+CHANNEL\+\_\+\+VBAT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___a_d_c__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}{ADC\+\_\+\+CHANNEL\+\_\+18}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}{ADC\+\_\+\+CHANNEL\+\_\+\+TEMPSENSOR}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___a_d_c__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}{ADC\+\_\+\+CHANNEL\+\_\+18}} $\vert$ 0x10000000U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c__channels_ga3c5075aee5af4eae02f1a72d6216199c}\label{group___a_d_c__channels_ga3c5075aee5af4eae02f1a72d6216199c}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_0@{ADC\_CHANNEL\_0}}
\index{ADC\_CHANNEL\_0@{ADC\_CHANNEL\_0}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_0}{ADC\_CHANNEL\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+0~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00398}{398}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_gaeb119201733a871c94971c51843ffaac}\label{group___a_d_c__channels_gaeb119201733a871c94971c51843ffaac}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_1@{ADC\_CHANNEL\_1}}
\index{ADC\_CHANNEL\_1@{ADC\_CHANNEL\_1}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_1}{ADC\_CHANNEL\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+1~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00399}{399}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_gaa55df8c97225d32b495959896897567c}\label{group___a_d_c__channels_gaa55df8c97225d32b495959896897567c}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_10@{ADC\_CHANNEL\_10}}
\index{ADC\_CHANNEL\_10@{ADC\_CHANNEL\_10}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_10}{ADC\_CHANNEL\_10}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+10~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00408}{408}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_gaf36361a33c07b04f8ab1d58d232bc434}\label{group___a_d_c__channels_gaf36361a33c07b04f8ab1d58d232bc434}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_11@{ADC\_CHANNEL\_11}}
\index{ADC\_CHANNEL\_11@{ADC\_CHANNEL\_11}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_11}{ADC\_CHANNEL\_11}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+11~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00409}{409}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0}\label{group___a_d_c__channels_gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_12@{ADC\_CHANNEL\_12}}
\index{ADC\_CHANNEL\_12@{ADC\_CHANNEL\_12}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_12}{ADC\_CHANNEL\_12}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+12~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00410}{410}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_gad7550270d90a1a12b00cd9f8ad9f1fc2}\label{group___a_d_c__channels_gad7550270d90a1a12b00cd9f8ad9f1fc2}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_13@{ADC\_CHANNEL\_13}}
\index{ADC\_CHANNEL\_13@{ADC\_CHANNEL\_13}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_13}{ADC\_CHANNEL\_13}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+13~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00411}{411}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga9caff32bcda5dd83f662bf398ab14d36}\label{group___a_d_c__channels_ga9caff32bcda5dd83f662bf398ab14d36}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_14@{ADC\_CHANNEL\_14}}
\index{ADC\_CHANNEL\_14@{ADC\_CHANNEL\_14}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_14}{ADC\_CHANNEL\_14}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+14~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00412}{412}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga66f41aad197a6de160dd8958c90653a2}\label{group___a_d_c__channels_ga66f41aad197a6de160dd8958c90653a2}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_15@{ADC\_CHANNEL\_15}}
\index{ADC\_CHANNEL\_15@{ADC\_CHANNEL\_15}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_15}{ADC\_CHANNEL\_15}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+15~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00413}{413}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga7892590f524e7356deb1e513bbc0cdaf}\label{group___a_d_c__channels_ga7892590f524e7356deb1e513bbc0cdaf}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_16@{ADC\_CHANNEL\_16}}
\index{ADC\_CHANNEL\_16@{ADC\_CHANNEL\_16}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_16}{ADC\_CHANNEL\_16}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+16~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00414}{414}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_gaf7760a480f79c62d19260291f8afb6e1}\label{group___a_d_c__channels_gaf7760a480f79c62d19260291f8afb6e1}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_17@{ADC\_CHANNEL\_17}}
\index{ADC\_CHANNEL\_17@{ADC\_CHANNEL\_17}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_17}{ADC\_CHANNEL\_17}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+17~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00415}{415}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}\label{group___a_d_c__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_18@{ADC\_CHANNEL\_18}}
\index{ADC\_CHANNEL\_18@{ADC\_CHANNEL\_18}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_18}{ADC\_CHANNEL\_18}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+18~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00416}{416}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_gad576132ebd78a3429be34f44e474c914}\label{group___a_d_c__channels_gad576132ebd78a3429be34f44e474c914}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_2@{ADC\_CHANNEL\_2}}
\index{ADC\_CHANNEL\_2@{ADC\_CHANNEL\_2}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_2}{ADC\_CHANNEL\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+2~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00400}{400}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga56dba5d35f1f7bcad41e4f9a7da3b125}\label{group___a_d_c__channels_ga56dba5d35f1f7bcad41e4f9a7da3b125}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_3@{ADC\_CHANNEL\_3}}
\index{ADC\_CHANNEL\_3@{ADC\_CHANNEL\_3}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_3}{ADC\_CHANNEL\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+3~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00401}{401}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga66f19737ad81a0a62eb97854d0e41a54}\label{group___a_d_c__channels_ga66f19737ad81a0a62eb97854d0e41a54}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_4@{ADC\_CHANNEL\_4}}
\index{ADC\_CHANNEL\_4@{ADC\_CHANNEL\_4}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_4}{ADC\_CHANNEL\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+4~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00402}{402}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga716f2836f655c753c629de439ce50ecf}\label{group___a_d_c__channels_ga716f2836f655c753c629de439ce50ecf}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_5@{ADC\_CHANNEL\_5}}
\index{ADC\_CHANNEL\_5@{ADC\_CHANNEL\_5}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_5}{ADC\_CHANNEL\_5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+5~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00403}{403}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga418f0223ea88773157638097391716a5}\label{group___a_d_c__channels_ga418f0223ea88773157638097391716a5}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_6@{ADC\_CHANNEL\_6}}
\index{ADC\_CHANNEL\_6@{ADC\_CHANNEL\_6}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_6}{ADC\_CHANNEL\_6}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+6~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00404}{404}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga03b8138c2d87274f94ba675a7e18e666}\label{group___a_d_c__channels_ga03b8138c2d87274f94ba675a7e18e666}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_7@{ADC\_CHANNEL\_7}}
\index{ADC\_CHANNEL\_7@{ADC\_CHANNEL\_7}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_7}{ADC\_CHANNEL\_7}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+7~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00405}{405}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_gab0917f6b66213f33f2e2ea8781df5aa9}\label{group___a_d_c__channels_gab0917f6b66213f33f2e2ea8781df5aa9}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_8@{ADC\_CHANNEL\_8}}
\index{ADC\_CHANNEL\_8@{ADC\_CHANNEL\_8}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_8}{ADC\_CHANNEL\_8}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+8~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00406}{406}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga95f485ecc05187c3d475238a88beef1c}\label{group___a_d_c__channels_ga95f485ecc05187c3d475238a88beef1c}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_9@{ADC\_CHANNEL\_9}}
\index{ADC\_CHANNEL\_9@{ADC\_CHANNEL\_9}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_9}{ADC\_CHANNEL\_9}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+9~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00407}{407}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}\label{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_TEMPSENSOR@{ADC\_CHANNEL\_TEMPSENSOR}}
\index{ADC\_CHANNEL\_TEMPSENSOR@{ADC\_CHANNEL\_TEMPSENSOR}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_TEMPSENSOR}{ADC\_CHANNEL\_TEMPSENSOR}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+\+TEMPSENSOR~((uint32\+\_\+t)(\mbox{\hyperlink{group___a_d_c__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}{ADC\+\_\+\+CHANNEL\+\_\+18}} $\vert$ 0x10000000U))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00421}{421}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga60210f1e9305301dea9e42afedd9093f}\label{group___a_d_c__channels_ga60210f1e9305301dea9e42afedd9093f}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_VBAT@{ADC\_CHANNEL\_VBAT}}
\index{ADC\_CHANNEL\_VBAT@{ADC\_CHANNEL\_VBAT}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_VBAT}{ADC\_CHANNEL\_VBAT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+\+VBAT~((uint32\+\_\+t)\mbox{\hyperlink{group___a_d_c__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}{ADC\+\_\+\+CHANNEL\+\_\+18}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00420}{420}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga2647a044275a295693e8fb01db3172f9}\label{group___a_d_c__channels_ga2647a044275a295693e8fb01db3172f9}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_CHANNEL\_VREFINT@{ADC\_CHANNEL\_VREFINT}}
\index{ADC\_CHANNEL\_VREFINT@{ADC\_CHANNEL\_VREFINT}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_CHANNEL\_VREFINT}{ADC\_CHANNEL\_VREFINT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CHANNEL\+\_\+\+VREFINT~((uint32\+\_\+t)\mbox{\hyperlink{group___a_d_c__channels_gaf7760a480f79c62d19260291f8afb6e1}{ADC\+\_\+\+CHANNEL\+\_\+17}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00419}{419}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__channels_ga3820313152a565b60d4b60496a62bc2b}\label{group___a_d_c__channels_ga3820313152a565b60d4b60496a62bc2b}} 
\index{ADC Common Channels@{ADC Common Channels}!ADC\_INTERNAL\_NONE@{ADC\_INTERNAL\_NONE}}
\index{ADC\_INTERNAL\_NONE@{ADC\_INTERNAL\_NONE}!ADC Common Channels@{ADC Common Channels}}
\doxysubsubsection{\texorpdfstring{ADC\_INTERNAL\_NONE}{ADC\_INTERNAL\_NONE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+INTERNAL\+\_\+\+NONE~0x80000000U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00418}{418}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

