handles	,	V_48
atomic_set	,	F_12
ring	,	V_111
radeon_uvd_cs_reloc	,	F_34
radeon_uvd_get_create_msg	,	F_55
UVD_ENGINE_CNTL	,	V_107
dpb_size	,	V_69
dclk	,	V_129
score	,	V_145
dev	,	V_12
radeon_uvd_idle_work_handler	,	V_11
PAGE_SHIFT	,	V_58
"Unknown packet type %d !\n"	,	L_23
PACKET0	,	F_49
PACKET2	,	F_50
CHIP_RV740	,	V_17
cancel_delayed_work_sync	,	F_63
height	,	V_68
"radeon_uvd: Can't load firmware \"%s\"\n"	,	L_3
INIT_DELAYED_WORK	,	F_2
height_in_mb	,	V_72
min_dpb_size	,	V_75
set_clocks	,	V_122
UPLL_CTLACK2_MASK	,	V_150
radeon_uvd_calc_upll_dividers	,	F_65
radeon_fence	,	V_62
fence_drv	,	V_52
ref_freq	,	V_138
do_div	,	F_66
size	,	V_39
"(%d) UVD map failed\n"	,	L_7
CHIP_RV730	,	V_16
radeon_cs_reloc	,	V_86
placement	,	V_56
rbo	,	V_55
chunk_ib_idx	,	V_108
fb_factor	,	V_132
radeon_bo_pin	,	F_18
dclk_div	,	V_144
bo	,	V_78
pd_even	,	V_126
bo_size	,	V_5
RREG32	,	F_70
pd_max	,	V_134
rdev	,	V_2
ttm_validate_buffer	,	V_112
reference_freq	,	V_140
reloc	,	V_87
vco_max	,	V_131
ttm_eu_fence_buffer_objects	,	F_52
"radeon_uvd"	,	L_1
atomic_read	,	F_24
image_size	,	V_73
radeon_uvd_init	,	F_1
FIRMWARE_CYPRESS	,	V_24
idle_work	,	V_10
data1	,	V_83
i	,	V_7
uint32_t	,	T_1
data0	,	V_82
radeon_uvd_cs_msg	,	F_32
radeon_cs_packet	,	V_100
p	,	V_77
r	,	V_8
radeon_ib_schedule	,	F_51
CHIP_RV710	,	V_15
platform_device	,	V_3
ttm_eu_backoff_reservation	,	F_46
CHIP_BARTS	,	V_29
radeon_bo_kmap	,	F_19
tv	,	V_113
"No more free UVD handles!\n"	,	L_14
"UVD IB length (%d) not 16 dwords aligned!\n"	,	L_21
radeon_device	,	V_1
mdelay	,	F_69
radeon_ib_free	,	F_54
INIT_LIST_HEAD	,	F_41
reg	,	V_103
"msg/fb buffer %LX-%LX out of 256MB segment!\n"	,	L_19
CHIP_TAHITI	,	V_33
vco_freq	,	V_123
"UVD codec not handled %d!\n"	,	L_9
CHIP_ARUBA	,	V_36
count	,	V_102
spll	,	V_139
FIRMWARE_SUMO	,	V_32
"(%d) UVD bo pin failed\n"	,	L_6
optimal_dclk_div	,	V_137
vco_min	,	V_130
platform_device_unregister	,	F_7
UPLL_CTLACK_MASK	,	V_149
FIRMWARE_RV710	,	V_18
ETIMEDOUT	,	V_151
radeon_bo_unpin	,	F_17
radeon_uvd_free_handles	,	F_23
DRM_ERROR	,	F_26
cg_upll_func_cntl	,	V_146
"Invalid UVD handle!\n"	,	L_13
msg_type	,	V_80
chunk_relocs_idx	,	V_93
radeon_uvd_send_msg	,	F_40
CHIP_HEMLOCK	,	V_20
idx	,	V_88
CHIP_JUNIPER	,	V_21
RADEON_GEM_DOMAIN_VRAM	,	V_43
radeon_get_ib_value	,	F_35
work_struct	,	V_119
radeon_uvd_force_into_uvd_segment	,	F_22
gpu_addr	,	V_53
dev_err	,	F_5
RADEON_UVD_HEAP_SIZE	,	V_41
RADEON_GPU_PAGE_ALIGN	,	F_8
radeon_fence_count_emitted	,	F_58
cpu_to_le32	,	F_56
R600_RING_TYPE_UVD_INDEX	,	V_51
end	,	V_91
vclk	,	V_128
radeon_bo	,	V_54
mask	,	V_148
RADEON_GEM_DOMAIN_CPU	,	V_50
radeon_uvd_calc_upll_post_div	,	F_64
start	,	V_90
fb_mask	,	V_133
optimal_score	,	V_141
radeon_cs_parser	,	V_76
relocs_ptr	,	V_95
ptr	,	V_81
ttm_eu_reserve_buffers	,	F_43
CHIP_CAICOS	,	V_31
radeon_uvd_cs_msg_decode	,	F_29
"Invalid reg 0x%X!\n"	,	L_20
uvd_fw	,	V_38
family	,	V_14
fw_name	,	V_6
uint64_t	,	T_3
CHIP_VERDE	,	V_34
radeon_uvd_get_destroy_msg	,	F_25
CHIP_SUMO2	,	V_26
radeon_ttm_placement_from_domain	,	F_44
platform_device_register_simple	,	F_3
CHIP_CAYMAN	,	V_28
tmp	,	V_74
CHIP_CYPRESS	,	V_19
ib	,	V_99
pitch	,	V_70
radeon_bo_create	,	F_9
"Error destroying UVD (%d)!\n"	,	L_8
"invalid UVD command %X!\n"	,	L_17
radeon_bo_kunmap	,	F_16
fpfn	,	V_57
work	,	V_120
handle	,	V_61
radeon_cs_chunk	,	V_84
fb_div	,	V_142
radeon_uvd_fini	,	F_13
radeon_fence_unref	,	F_28
radeon_ib_get	,	F_47
PAGE_SIZE	,	V_42
lobj	,	V_96
FIRMWARE_TAHITI	,	V_37
cmd	,	V_89
radeon_uvd_send_upll_ctlreq	,	F_67
atomic_cmpxchg	,	F_33
chunks	,	V_92
pd_min	,	V_125
radeon_uvd_note_usage	,	F_62
"radeon_uvd: Failed to register firmware\n"	,	L_2
post_div	,	V_127
ALIGN	,	F_30
vcpu_bo	,	V_44
"(%d) failed to reserve UVD bo\n"	,	L_5
radeon_cs_packet_parse	,	F_39
RADEON_UVD_STACK_SIZE	,	V_40
CHIP_SUMO	,	V_25
"(%d) failed to allocate UVD bo\n"	,	L_4
max	,	F_31
EINVAL	,	V_13
robj	,	V_98
length_dw	,	V_94
width	,	V_67
lpfn	,	V_59
msg	,	V_64
"No relocation chunk !\n"	,	L_22
data	,	V_46
radeon_uvd_cs_reg	,	F_37
radeon_uvd_resume	,	F_10
gpu_offset	,	V_97
CHIP_PALM	,	V_27
optimal_vclk_div	,	V_136
UPLL_CTLREQ_MASK	,	V_147
pdev	,	V_4
"buffer to small (%d / %d)!\n"	,	L_16
vclk_div	,	V_143
"reloc %LX-%LX crossing 256MB boundary!\n"	,	L_18
UVD_GPCOM_VCPU_DATA0	,	V_104
UVD_GPCOM_VCPU_DATA1	,	V_105
radeon_bo_size	,	F_36
stream_type	,	V_66
radeon_fence_driver_start_ring	,	F_21
int32_t	,	T_2
"Invalid dpb_size in UVD message (%d / %d)!\n"	,	L_11
UVD_GPCOM_VCPU_CMD	,	V_106
offset	,	V_79
filp	,	V_49
"Timeout setting UVD clocks!\n"	,	L_24
WREG32_P	,	F_68
CHIP_CEDAR	,	V_23
radeon_bo_unref	,	F_14
radeon_uvd_cs_parse	,	F_38
CHIP_REDWOOD	,	V_22
radeon_fence_ref	,	F_53
list_add	,	F_42
buf_sizes	,	V_65
tbo	,	V_118
ttm_bo_validate	,	F_45
"Relocs at %d after relocations chunk end %d !\n"	,	L_15
RADEON_PACKET_TYPE2	,	V_110
UVD_IDLE_TIMEOUT_MS	,	V_121
radeon_fence_wait	,	F_27
head	,	V_115
msecs_to_jiffies	,	F_61
pkt	,	V_101
request_firmware	,	F_6
radeon_bo_gpu_offset	,	F_48
radeon_bo_reserve	,	F_15
addr	,	V_117
RADEON_PACKET_TYPE0	,	V_109
schedule_delayed_work	,	F_60
"Invalid UVD decoding target pitch!\n"	,	L_10
target_freq	,	V_124
optimal_fb_div	,	V_135
uvd	,	V_9
CHIP_TURKS	,	V_30
CHIP_PITCAIRN	,	V_35
list_head	,	V_114
width_in_mb	,	V_71
"UVD messages must be 64 byte aligned!\n"	,	L_12
radeon_ib	,	V_116
relocs_chunk	,	V_85
container_of	,	F_57
cpu_addr	,	V_45
radeon_bo_unreserve	,	F_20
RADEON_MAX_UVD_HANDLES	,	V_47
radeon_uvd_suspend	,	F_11
drm_file	,	V_60
radeon_set_uvd_clocks	,	F_59
fence	,	V_63
IS_ERR	,	F_4
