/*
 * Copyright (c) 2020 Yizhou Shan, UC San Diego. All rights reserved.
 *
 * Parse packets.
 */

package apps

import sim._          /* For network scodec defines */
import supernic._     /* For supernic configuration */

import lib._
import spinal.core._
import spinal.core.sim._
import spinal.lib._
import spinal.sim._

import java.io._

object VerilogSimParsePacket {
  def main(args: Array[String]) = {

  }
}
