// SPDX-License-Identifier: GPL-3.0-or-later
// Host-only conformance for the real QMD3 -> Shader::Environment ABI.
// No fake Vulkan submission or Switch 1 Kepler launch metadata.
#include <array>
#include <cassert>
#include <cstdint>
#include <cstdlib>
#include <cstring>
#include <functional>
#include <memory>
#include <new>
#include <stdexcept>
#include <utility>
#include "shader_recompiler/frontend/ampere/native_qmd_compute_environment.h"
#include "shader_recompiler/frontend/ampere/native_indirect_cbuf.h"

struct TextureMetadata final : Shader::Environment {
    TextureMetadata() { stage=Shader::Stage::Compute; }
    u64 ReadInstruction(u32) override { return 0; }
    u32 ReadCbufValue(u32,u32) override { return 0; }
    Shader::TextureType ReadTextureType(u32) override { return {}; }
    Shader::TexturePixelFormat ReadTexturePixelFormat(u32) override { return {}; }
    bool IsTexturePixelFormatInteger(u32) override { return true; }
    u32 ReadViewportTransformState() override { return 7; }
    u32 TextureBoundBuffer() const override { return 2; }
    u32 LocalMemorySize() const override { return 1; }
    u32 SharedMemorySize() const override { return 1; }
    std::array<u32,3> WorkgroupSize() const override { return {9,9,9}; }
    bool HasHLEMacroState() const override { return false; }
    std::optional<Shader::ReplaceConstant> GetReplaceConstBuffer(u32,u32) override {
        return std::nullopt;
    }
    void Dump(u64,u64) override { std::abort(); }
};
// The production native Compute retirement helper, tested with a
// timeline-backed scheduler and a fence manager that does NOT delay the
// guest callback. Only SyncOperation can retain the owner until completion.
struct NativeRetirementMockScheduler {
    u64 current_tick{};
    u64 waited{};
    // The GPU may complete an earlier dispatch while a later one is queued.
    // A Wait for the earlier tick must not require it to be the latest tick.
    u64 completed_tick{};
    bool throw_after_flush_once{};
    bool throw_on_wait_once{};
    u32 finish_count{};
    u64 Flush() {
        const u64 tick = ++current_tick;
        if (throw_after_flush_once) {
            throw_after_flush_once = false;
            throw std::runtime_error{"mock flush failure after command submission"};
        }
        return tick;
    }
    void Finish() {
        // Actual Scheduler::Finish drains the pending command worker.
        ++finish_count;
        completed_tick = current_tick;
        Wait(current_tick);
    }
    void Wait(u64 tick) {
        if (throw_on_wait_once) {
            throw_on_wait_once = false;
            throw std::runtime_error{"mock GPU timeline wait failed"};
        }
        assert(tick && tick <= current_tick && tick <= completed_tick);
        if (tick > waited) waited = tick;
    }
};
struct NativeRetirementMockFences {
    std::function<void()> pending{};
    bool signaled{};
    bool reject_registration{};
    bool reject_signal{};
    void SyncOperation(std::function<void()>&& operation) {
        if (reject_registration) throw std::runtime_error{"mock fence registration failure"};
        assert(!pending);
        pending = std::move(operation);
    }
    void SignalReference() {
        // Guest callbacks would run immediately in this fence policy,
        // but the SyncOperation callback is still pending.
        if (reject_signal) throw std::runtime_error{"mock guest fence signal failure"};
        signaled = true;
    }
};
struct MockMappedGpu {
    u64 address{};
    std::array<u32,1024> words{0xabcdef01,0x11223344,0x55667788,0x99aabbcc};
    unsigned reads{};
    std::size_t last_read_bytes{};
    std::size_t accessible_bytes{32};
    bool mapped{true};
};
static bool Read(void* context,u64 address,void* destination,std::size_t bytes) {
    auto& memory=*static_cast<MockMappedGpu*>(context);
    ++memory.reads;
    memory.last_read_bytes = bytes;
    // The native SSBO owner now requests all four 32-bit fields in one
    // cache-coherent GMMU operation. A page-mapping failure denies the
    // complete descriptor, not just the missing word.
    if (!memory.mapped || !destination ||
        (bytes!=sizeof(u32) && bytes!=4*sizeof(u32)) ||
        address < memory.address ||
        bytes > sizeof(memory.words) || bytes > memory.accessible_bytes ||
        address-memory.address > memory.accessible_bytes-bytes ||
        address-memory.address > sizeof(memory.words)-bytes ||
        (address-memory.address)%4)
        return false;
    std::memcpy(destination,
                &memory.words[(address-memory.address)/4],bytes);
    return true;
}
template <typename F>
static bool Reject(F&& call) {
    try { call(); } catch (const std::exception&) { return true; }
    return false;
}
int main() {
    using Shader::Ampere::NativeQmdComputeEnvironment;
    {
        NativeRetirementMockScheduler scheduler{};
        NativeRetirementMockFences fences{};
        int destroyed{};
        auto pipeline = std::shared_ptr<int>(
            new int(7), [&](int* value) { ++destroyed; delete value; });
        Shader::Ampere::RetainNativeComputeUntilGpuTick(
            scheduler, fences, std::move(pipeline));
        assert(fences.signaled && fences.pending && scheduler.current_tick == 1);
        assert(destroyed == 0 && scheduler.waited == 0);
        scheduler.completed_tick = 1;
        auto deferred = std::move(fences.pending);
        fences.pending = {};
        deferred();
        assert(scheduler.waited == 1 && destroyed == 0);
        deferred = {};
        assert(destroyed == 1);
    }
    {
        // Flush may throw after enqueuing deferred command-buffer
        // closures, before returning their timeline ticket. The native
        // pipeline must survive a fallback Finish, NOT disappear with the
        // failed guest dispatch while those GPU closures still refer to it.
        NativeRetirementMockScheduler scheduler{};
        scheduler.throw_after_flush_once = true;
        NativeRetirementMockFences fences{};
        int destroyed{};
        auto pipeline = std::shared_ptr<int>(
            new int(17), [&](int* value) {
                assert(scheduler.finish_count == 1 &&
                       scheduler.waited == scheduler.current_tick);
                ++destroyed;
                delete value;
            });
        bool refused{};
        try {
            Shader::Ampere::RetainNativeComputeUntilGpuTick(
                scheduler, fences, std::move(pipeline));
        } catch (const std::runtime_error&) {
            refused = true;
        }
        assert(refused && scheduler.current_tick == 1 &&
               scheduler.completed_tick == 1 && scheduler.waited == 1 &&
               scheduler.finish_count == 1 && !fences.pending &&
               !fences.signaled && destroyed == 1);
    }
    {
        // A failed SyncOperation registration must not destroy the
        // pipeline before the submitted GPU tick has been waited.
        NativeRetirementMockScheduler scheduler{};
        scheduler.completed_tick = 1;
        NativeRetirementMockFences fences{};
        fences.reject_registration = true;
        int destroyed{};
        auto pipeline = std::shared_ptr<int>(
            new int(9), [&](int* value) {
                assert(scheduler.waited == scheduler.current_tick);
                ++destroyed;
                delete value;
            });
        bool refused{};
        try {
            Shader::Ampere::RetainNativeComputeUntilGpuTick(
                scheduler, fences, std::move(pipeline));
        } catch (const std::runtime_error&) {
            refused = true;
        }
        assert(refused && scheduler.current_tick == 1 &&
               scheduler.waited == 1 && destroyed == 1);
    }
    {
        // A failed registration followed by a transient GPU timeline wait
        // failure must drain outstanding work before releasing the pipeline.
        // A simple catch/rethrow used to destroy the live GPU owner early.
        NativeRetirementMockScheduler scheduler{};
        scheduler.throw_on_wait_once = true;
        NativeRetirementMockFences fences{};
        fences.reject_registration = true;
        int destroyed{};
        auto pipeline = std::shared_ptr<int>(new int(19), [&](int* value) {
            assert(scheduler.finish_count == 1 &&
                   scheduler.waited == scheduler.current_tick);
            ++destroyed;
            delete value;
        });
        bool refused{};
        try {
            Shader::Ampere::RetainNativeComputeUntilGpuTick(
                scheduler, fences, std::move(pipeline));
        } catch (const std::runtime_error&) {
            refused = true;
        }
        assert(refused && scheduler.current_tick == 1 &&
               scheduler.finish_count == 1 && scheduler.waited == 1 &&
               destroyed == 1 && !fences.signaled);
    }
    {
        // A guest-fence signal failure AFTER SyncOperation registration must
        // still wait the real GPU timeline before the emergency reference
        // is released. The pending callback owns a second reference, so
        // dropping the failed registration must also remain safe.
        NativeRetirementMockScheduler scheduler{};
        scheduler.completed_tick = 1;
        NativeRetirementMockFences fences{};
        fences.reject_signal = true;
        int destroyed{};
        auto pipeline = std::shared_ptr<int>(
            new int(11), [&](int* value) {
                assert(scheduler.waited == scheduler.current_tick);
                ++destroyed;
                delete value;
            });
        bool refused{};
        try {
            Shader::Ampere::RetainNativeComputeUntilGpuTick(
                scheduler, fences, std::move(pipeline));
        } catch (const std::runtime_error&) {
            refused = true;
        }
        assert(refused && !fences.signaled && fences.pending &&
               scheduler.current_tick == 1 && scheduler.waited == 1 &&
               destroyed == 0);
        fences.pending = {};
        assert(destroyed == 1);
    }
    {
        // Two native submissions may retain the same cached pipeline even
        // when one fence retires ahead of the other. GPU completion at tick
        // one must not release an owner still referenced by tick two.
        // Also cover an out-of-order callback after both GPU ticks complete.
        for (const bool reverse : {false, true}) {
            NativeRetirementMockScheduler scheduler{};
            NativeRetirementMockFences first{}, second{};
            int destroyed{};
            auto pipeline = std::shared_ptr<int>(
                new int(13), [&](int* value) {
                    assert(scheduler.completed_tick >= 2);
                    ++destroyed;
                    delete value;
                });
            Shader::Ampere::RetainNativeComputeUntilGpuTick(
                scheduler, first, pipeline);
            Shader::Ampere::RetainNativeComputeUntilGpuTick(
                scheduler, second, pipeline);
            pipeline.reset(); // Only the two deferred GPU owners remain.
            assert(scheduler.current_tick == 2 && scheduler.waited == 0 &&
                   first.signaled && second.signaled && destroyed == 0);
            if (reverse) {
                scheduler.completed_tick = 2;
                second.pending();
                second.pending = {};
                assert(scheduler.waited == 2 && destroyed == 0);
                first.pending();
                first.pending = {};
            } else {
                scheduler.completed_tick = 1;
                first.pending();
                first.pending = {};
                assert(scheduler.waited == 1 && destroyed == 0);
                scheduler.completed_tick = 2;
                second.pending();
                second.pending = {};
            }
            assert(scheduler.waited == 2 && destroyed == 1);
        }
    }
    // P2.3 static-offset admission: a vector UBO alias may load the entire
    // 16-byte record, so never undercount the authenticated guest range.
    static_assert(Shader::Ampere::NativeQmdStaticCbufReadExtent(0) == 16);
    static_assert(Shader::Ampere::NativeQmdStaticCbufReadExtent(15) == 16);
    static_assert(Shader::Ampere::NativeQmdStaticCbufReadExtent(16) == 32);
    static_assert(Shader::Ampere::NativeQmdStaticCbufReadExtent(0x1c) == 32);
    static_assert(Shader::Ampere::NativeQmdStaticCbufReadExtent(0xffff) == 0x10000);
    static_assert(Shader::Ampere::NativeQmdStaticCbufReadExtent(0x10000) == 0);
    {
        // P2.3: native QMD3 may expose only eight real banks, even though
        // Maxwell's generic indirect LDC collector lists fourteen.
        Shader::Info reflected{};
        reflected.uses_cbuf_indirect = true;
        for (u32 bank = 0; bank < Shader::Info::MAX_INDIRECT_CBUFS; ++bank) {
            reflected.constant_buffer_mask |= (1U << bank);
            reflected.constant_buffer_used_sizes[bank] = 0x10000U;
            reflected.constant_buffer_descriptors.push_back({bank, 1});
        }
        auto malformed = reflected;
        malformed.constant_buffer_descriptors[8].index = 7;
        assert(!Shader::Ampere::NormalizeNativeQmdIndirectCbufMetadata(malformed));
        malformed = reflected;
        malformed.constant_buffer_descriptors.pop_back();
        assert(!Shader::Ampere::NormalizeNativeQmdIndirectCbufMetadata(malformed));
        malformed = reflected;
        malformed.constant_buffer_mask |= (1U << 14);
        malformed.constant_buffer_descriptors.push_back({14, 1});
        assert(!Shader::Ampere::NormalizeNativeQmdIndirectCbufMetadata(malformed));
        auto zero_enabled = reflected;
        assert(!Shader::Ampere::NormalizeNativeQmdIndirectCbufMetadata(
            zero_enabled, 0));
        auto invalid_enabled = reflected;
        assert(!Shader::Ampere::NormalizeNativeQmdIndirectCbufMetadata(
            invalid_enabled, 0x100U));
        // The QMD3 enable mask can be sparse. Bind only the real slots,
        // without aliasing disabled banks 1/2/4/6 into the next descriptor.
        auto sparse = reflected;
        constexpr u32 sparse_mask = (1U << 0) | (1U << 3) | (1U << 7);
        assert(Shader::Ampere::NormalizeNativeQmdIndirectCbufMetadata(
            sparse, sparse_mask));
        assert(sparse.constant_buffer_mask == sparse_mask &&
               sparse.constant_buffer_descriptors.size() == 3 &&
               sparse.constant_buffer_descriptors[0].index == 0 &&
               sparse.constant_buffer_descriptors[1].index == 3 &&
               sparse.constant_buffer_descriptors[2].index == 7);
        for (u32 bank = 0; bank < Shader::Info::MAX_INDIRECT_CBUFS; ++bank)
            assert(sparse.constant_buffer_used_sizes[bank] ==
                   ((sparse_mask & (1U << bank)) ? 0x10000U : 0U));
        assert(!Shader::Ampere::NormalizeNativeQmdIndirectCbufMetadata(sparse));
        assert(Shader::Ampere::NormalizeNativeQmdIndirectCbufMetadata(reflected));
        assert(reflected.constant_buffer_mask == 0xffU &&
               reflected.constant_buffer_descriptors.size() == 8);
        for (u32 bank = 0; bank < 8; ++bank) {
            assert(reflected.constant_buffer_descriptors[bank].index == bank);
            assert(reflected.constant_buffer_used_sizes[bank] == 0x10000U);
        }
        for (u32 bank = 8; bank < Shader::Info::MAX_INDIRECT_CBUFS; ++bank)
            assert(reflected.constant_buffer_used_sizes[bank] == 0);
        // Re-normalization fails rather than silently loosening the contract.
        assert(!Shader::Ampere::NormalizeNativeQmdIndirectCbufMetadata(reflected));
    }
    Tegra::NativeQmdScheduler::Descriptor qmd{};
    qmd[8]=0x80;
    qmd[12]=3; qmd[13]=4; qmd[14]=5;
    qmd[17]=0x320;
    qmd[18]=0x30 | (8U<<16);
    qmd[19]=(2U<<16)|16U;
    qmd[20]=1U;
    qmd[23]=0x100080;
    qmd[48]=0x12000000U;
    qmd[49]=0x10000U;
    qmd[50]=0x100040U;
    qmd[32]=0x12340000U;
    qmd[33]=0x10000U | (1U<<19); // 49-bit CBUF, exactly 16 bytes.
    // Bound the product, not only individual block axes: Ampere has a
    // maximum of 1024 threads per CTA. Invalid launch resource requests
    // must fail before a Vulkan shader or descriptor allocation is started.
    auto oversized=qmd;
    oversized[18]=0x30U | (64U<<16);
    oversized[19]=(2U<<16)|16U; // 2048 threads
    assert(!Tegra::DecodeNativeComputeLaunch(oversized));
    auto boundary=qmd;
    boundary[18]=0x30U | (32U<<16);
    boundary[19]=(2U<<16)|16U; // exactly 1024 threads
    assert(Tegra::DecodeNativeComputeLaunch(boundary));
    auto zero_block=qmd;
    zero_block[19]=(2U<<16); // zero Y dimension
    assert(!Tegra::DecodeNativeComputeLaunch(zero_block));
    const auto decoded=Tegra::DecodeNativeComputeLaunch(qmd);
    assert(decoded && decoded->constant_buffers[0].enabled);
    // Device limits are stricter than the Ampere 1024-thread QMD bound.
    // Validate the same policy without a PS5/Vulkan driver at host time.
    Tegra::NativeComputeDeviceLimits limits{
        {65535,65535,65535},{1024,1024,64},1024,65536};
    assert(Tegra::NativeComputeLaunchWithinDeviceLimits(*decoded,limits));
    limits.max_grid[1]=3; // actual grid Y = 4
    assert(!Tegra::NativeComputeLaunchWithinDeviceLimits(*decoded,limits));
    limits.max_grid[1]=65535;
    limits.max_block[2]=1; // actual CTA Z = 2
    assert(!Tegra::NativeComputeLaunchWithinDeviceLimits(*decoded,limits));
    limits.max_block[2]=64;
    limits.max_invocations=255; // actual CTA = 8 * 16 * 2 = 256
    assert(!Tegra::NativeComputeLaunchWithinDeviceLimits(*decoded,limits));
    limits.max_invocations=1024;
    limits.max_shared_bytes=0x31f; // actual dynamic shared = 0x320
    assert(!Tegra::NativeComputeLaunchWithinDeviceLimits(*decoded,limits));
    limits.max_shared_bytes=0x320;
    assert(Tegra::NativeComputeLaunchWithinDeviceLimits(*decoded,limits));
    limits.max_invocations=0;
    assert(!Tegra::NativeComputeLaunchWithinDeviceLimits(*decoded,limits));
    assert(decoded->constant_buffers[0].gpu_address==0x1000012340000ULL);
    MockMappedGpu memory{};
    memory.address=decoded->constant_buffers[0].gpu_address;
    NativeQmdComputeEnvironment env{
        *decoded,Read,&memory,std::make_unique<TextureMetadata>()};
    // A QMD3 shader using indirect loads must not silently bind a short
    // 16-byte CBUF as if the 64-KiB dynamic-offset footprint were mapped.
    Shader::Info indirect_one{};
    indirect_one.uses_cbuf_indirect = true;
    indirect_one.constant_buffer_mask = 1;
    indirect_one.constant_buffer_descriptors.push_back({0, 1});
    indirect_one.constant_buffer_used_sizes[0] = 0x10000U;
    assert(!env.BuildResourcePlan(indirect_one));
    auto wide_launch = *decoded;
    wide_launch.constant_buffers[0].size = 0x10000U;
    NativeQmdComputeEnvironment wide_env{
        wide_launch, Read, &memory, std::make_unique<TextureMetadata>()};
    auto one_plan = wide_env.BuildResourcePlan(indirect_one);
    assert(one_plan && one_plan->uniform_buffers.size() == 1 &&
           one_plan->uniform_buffers[0].qmd_index == 0 &&
           one_plan->uniform_buffers[0].bytes == 0x10000U);
    auto sparse_launch = wide_launch;
    sparse_launch.constant_buffers[7] = {
        0x1000012350000ULL, 0x10000U, true};
    NativeQmdComputeEnvironment sparse_env{
        sparse_launch, Read, &memory, std::make_unique<TextureMetadata>()};
    auto indirect_sparse = indirect_one;
    indirect_sparse.constant_buffer_mask = 0x81U;
    indirect_sparse.constant_buffer_descriptors.push_back({7, 1});
    indirect_sparse.constant_buffer_used_sizes[7] = 0x10000U;
    const auto sparse_plan = sparse_env.BuildResourcePlan(indirect_sparse);
    assert(sparse_plan && sparse_plan->uniform_buffers.size() == 2 &&
           sparse_plan->uniform_buffers[0].qmd_index == 0 &&
           sparse_plan->uniform_buffers[1].qmd_index == 7);
    assert(sparse_plan->ValidateGpuBufferMappings([&](u64 addr, u32 bytes) {
        return bytes == 0x10000U &&
               (addr == wide_launch.constant_buffers[0].gpu_address ||
                addr == sparse_launch.constant_buffers[7].gpu_address);
    }));
    auto inconsistent_mask = indirect_sparse;
    inconsistent_mask.constant_buffer_mask = 0x83U; // bank 1 not bound
    assert(!sparse_env.BuildResourcePlan(inconsistent_mask));
    assert(env.ShaderStage()==Shader::Stage::Compute);
    assert(env.Launch().program_address==0x1000012000080ULL);
    assert((env.WorkgroupSize()==std::array<u32,3>{8,16,2}));
    assert((env.Launch().grid==std::array<u32,3>{3,4,5}));
    assert(env.SharedMemorySize()==0x320);
    assert(env.LocalMemorySize()==0x2000c0);
    assert(env.TextureBoundBuffer()==2 && env.ReadViewportTransformState()==7);
    assert(env.IsTexturePixelFormatInteger(99));
    assert(env.ReadCbufValue(0,0)==0xabcdef01);
    assert(env.ReadCbufValue(0,12)==0x99aabbcc);
    assert(memory.reads==2);
    assert(Reject([&]{(void)env.ReadCbufValue(0,16);}));
    assert(Reject([&]{(void)env.ReadCbufValue(0,2);}));
    assert(Reject([&]{(void)env.ReadCbufValue(1,0);}));
    assert(Reject([&]{(void)env.ReadCbufValue(8,0);}));
    assert(memory.reads==2); // Invalid ranges never touch guest memory.
    // QMD can reserve a backing CBUF larger than the hardware-visible
    // 64 KiB. Shader reads, SSBO descriptors and texture handle words must
    // NEVER address the spillover (even if a synthetic GMMU reader says yes).
    auto oversized_launch=*decoded;
    oversized_launch.constant_buffers[0].size=0x20000U;
    NativeQmdComputeEnvironment oversized_env{
        oversized_launch,Read,&memory,std::make_unique<TextureMetadata>()};
    const auto reads_before_oversize=memory.reads;
    assert(Reject([&]{(void)oversized_env.ReadCbufValue(0,0x10000U);}));
    assert(Reject([&]{(void)oversized_env.ReadStorageDescriptor(0,0xfff4U);}));
    assert(Reject([&]{(void)oversized_env.ReadStorageDescriptor(0,0x10000U);}));
    assert(memory.reads==reads_before_oversize);
    Shader::Info large_cbuf_info{};
    large_cbuf_info.constant_buffer_mask=1;
    large_cbuf_info.constant_buffer_used_sizes[0]=16;
    large_cbuf_info.constant_buffer_descriptors.push_back({0,1});
    const auto bounded_cbuf_plan=oversized_env.BuildResourcePlan(large_cbuf_info);
    assert(bounded_cbuf_plan && bounded_cbuf_plan->uniform_buffers.size()==1 &&
           bounded_cbuf_plan->uniform_buffers[0].bytes==0x10000U);
    large_cbuf_info.constant_buffer_used_sizes[0]=0x10001U;
    assert(!oversized_env.BuildResourcePlan(large_cbuf_info));
    large_cbuf_info.constant_buffer_used_sizes[0]=16;
    large_cbuf_info.storage_buffers_descriptors.push_back({0,0x10000U,1,true});
    assert(!oversized_env.BuildResourcePlan(large_cbuf_info));
    large_cbuf_info.storage_buffers_descriptors.clear();
    Shader::TextureDescriptor beyond_cbuf{};
    beyond_cbuf.cbuf_index=0;
    beyond_cbuf.cbuf_offset=0x10000U;
    beyond_cbuf.count=1;
    large_cbuf_info.texture_descriptors.push_back(beyond_cbuf);
    assert(!oversized_env.BuildResourcePlan(large_cbuf_info));
    assert(memory.reads==reads_before_oversize);

    memory.mapped=false;
    assert(Reject([&]{(void)env.ReadCbufValue(0,0);}));
    assert(Reject([&]{(void)env.ReadInstruction(0);}));
    auto invalid=*decoded;
    invalid.constant_buffers[0].gpu_address=(u64{1}<<49)-4;
    invalid.constant_buffers[0].size=16;
    NativeQmdComputeEnvironment overflow{
        invalid,Read,&memory,std::make_unique<TextureMetadata>()};
    assert(Reject([&]{(void)overflow.ReadCbufValue(0,0);}));
    assert(Reject([&]{
        NativeQmdComputeEnvironment null_reader{
            *decoded,nullptr,&memory,std::make_unique<TextureMetadata>()};
    }));
    assert(Reject([&]{
        NativeQmdComputeEnvironment null_metadata{
            *decoded,Read,&memory,nullptr};
    }));
    assert(Reject([&]{
        auto bad=*decoded; bad.block[1]=0;
        NativeQmdComputeEnvironment invalid_block{
            bad,Read,&memory,std::make_unique<TextureMetadata>()};
    }));
    // Shader descriptor metadata must produce the SAME 49-bit SSBO base
    // encoded in QMD CBUF words, rather than Kepler's 40-bit address alias.
    memory.mapped=true;
    memory.reads=0;
    memory.words={0x12345000U,0x10000U,0x40U,0U};
    Shader::Info shader_info{};
    shader_info.constant_buffer_mask=1;
    shader_info.constant_buffer_used_sizes[0]=16;
    shader_info.constant_buffer_descriptors.push_back({0,1});
    shader_info.storage_buffers_descriptors.push_back({0,0,1,true});
    const auto plan=env.BuildResourcePlan(shader_info);
    assert(plan && plan->uniform_buffers.size()==1 &&
           plan->uniform_buffers[0].qmd_index==0 &&
           plan->uniform_buffers[0].gpu_address==memory.address &&
           plan->uniform_buffers[0].bytes==16 &&
           plan->storage_buffers.size()==1 &&
           plan->storage_buffers[0].gpu_address==0x1000012345000ULL &&
           plan->storage_buffers[0].bytes==0x40 &&
           plan->storage_buffers[0].is_written &&
           plan->storage_buffers[0].known_size &&
           !plan->requires_memory_layout && !plan->requires_tic_tsc &&
           memory.reads==1 && memory.last_read_bytes==16);
    assert(plan->HasResolvedBufferBindings());
    // The caller may pass a forged plan to the staging helper. Validate the
    // exact 8-bank/64-KiB QMD ABI before consulting any permissive GMMU.
    auto forged_plan=*plan;
    forged_plan.uniform_buffers[0].bytes=0x10001U;
    unsigned forged_mapping_reads{};
    assert(!forged_plan.HasResolvedGpuBufferBindings());
    assert(!forged_plan.ValidateGpuBufferMappings([&](u64,u32) {
        ++forged_mapping_reads;
        return true;
    }));
    forged_plan=*plan;
    forged_plan.uniform_buffers[0].qmd_index=8;
    assert(!forged_plan.HasResolvedGpuBufferBindings());
    forged_plan=*plan;
    forged_plan.uniform_buffers.push_back(forged_plan.uniform_buffers[0]);
    assert(!forged_plan.HasResolvedGpuBufferBindings());
    assert(forged_mapping_reads==0);
    // One complete native descriptor mapping failure must refuse the
    // entire resource plan (including address and access permissions).
    memory.mapped=false;
    assert(!env.BuildResourcePlan(shader_info));
    memory.mapped=true;
    // The first three 4-byte CBUF words may be reachable while the fourth
    // lives on an inaccessible page. Reject the WHOLE 16-byte record.
    memory.accessible_bytes=12;
    assert(!env.BuildResourcePlan(shader_info));
    memory.accessible_bytes=32;
    // P2.3: the real shared SPIR-V backend already implements 64-bit global
    // loads and stores by selecting reflected NVN storage-buffer records.
    // The native QMD plan may now admit this authentic subset (no invented
    // size or descriptor array); Vulkan separately checks device alignment.
    {
        auto global = shader_info;
        global.uses_global_memory = true;
        global.stores_global_memory = true;
        global.nvn_buffer_used.set(0);
        const auto gp = env.BuildResourcePlan(global);
        assert(gp && gp->uses_global_memory && gp->global_layout_resolved);
        assert(gp->HasResolvedBufferBindings());
        assert(Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(global, *gp, 64));
        assert(Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(global, *gp, 256));
        auto oversized_global_cbuf=*gp;
        oversized_global_cbuf.uniform_buffers[0].bytes=0x10001U;
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            global,oversized_global_cbuf,64));
        auto bad = *gp;
        bad.storage_buffers[0].gpu_address += 4;
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(global, bad, 64));
        bad = *gp;
        bad.storage_buffers[0].is_written = false;
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(global, bad, 64));
        // A read-only global shader may bind that identical buffer without
        // write tracking, provided its real shader reflection also says so.
        auto reads_only = global;
        reads_only.stores_global_memory = false;
        assert(Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            reads_only, bad, 64));
        bad = *gp;
        bad.global_layout_resolved = false;
        assert(!bad.HasResolvedGpuBufferBindings());
        assert(!gp->SameBufferBindings(bad));
        auto unbound_bank = global;
        unbound_bank.storage_buffers_descriptors[0].cbuf_index = 1;
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            unbound_bank, *gp, 64));
        // An absent CBUF is not a source of authentic global target VA
        // and size; shader IR must not read an undefined uniform pointer.
        assert(!env.BuildResourcePlan(unbound_bank));
        // The native QMD reader addresses 16-byte records in bytes while
        // global SPIR-V uses offset / 8 for the 64-bit base. A +4 byte
        // record would otherwise read a different address from the one
        // already authenticated in the QMD resource plan.
        auto unaligned_record = global;
        unaligned_record.storage_buffers_descriptors[0].cbuf_offset = 4;
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            unaligned_record, *gp, 64));
        // Shader reflection can mark a global SSBO slot that has no
        // corresponding CBUF record. The native Vulkan binder only walks
        // the descriptor vector, so never acknowledge that missing slot.
        auto stray_used_slot = global;
        stray_used_slot.nvn_buffer_used.set(1);
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            stray_used_slot, *gp, 64));
        stray_used_slot = global;
        stray_used_slot.nvn_buffer_used.set(15);
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            stray_used_slot, *gp, 64));
        assert(Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(global, *gp, 64));
        auto no_use = global;
        no_use.nvn_buffer_used.reset();
        assert(!env.BuildResourcePlan(no_use));
        auto unbounded = global;
        memory.words[3] = 1; // unknown-size tag
        assert(!env.BuildResourcePlan(unbounded));
        memory.words[3] = 0;
        auto stores_only = global;
        stores_only.uses_global_memory = false;
        // Before native normalization, the pinned shared Maxwell translator
        // has NOT created NVN SSBO bindings for a shader with only stores.
        // Exercise that actual missing-descriptor shape, not a premade
        // descriptor copied from the read/write fixture above.
        stores_only.storage_buffers_descriptors.clear();
        assert(Shader::Ampere::NormalizeNativeQmdGlobalStoreOnlyInfo(
            stores_only, 1));
        assert(stores_only.uses_global_memory &&
               stores_only.storage_buffers_descriptors.size() == 1 &&
               stores_only.storage_buffers_descriptors[0].cbuf_index == 0 &&
               stores_only.storage_buffers_descriptors[0].cbuf_offset == 0x310 &&
               stores_only.storage_buffers_descriptors[0].is_written);
        // A shader that only STORES through global memory is a genuine
        // NVN SPIR-V writer, not an absent read-side dependency. Its real
        // QMD descriptor must still be writable and sized.
        // The real native NVN descriptor is at CBUF0 + 0x310, not the
        // synthetic fixture's previous offset zero. Provide separately
        // mapped QMD3 memory with exactly those guest descriptor bytes.
        auto store_launch = *decoded;
        store_launch.constant_buffers[0].size = 0x1000;
        MockMappedGpu store_memory{};
        store_memory.address = memory.address;
        store_memory.accessible_bytes = 0x1000;
        for (u32 i = 0; i < 4; ++i)
            store_memory.words[0x310/sizeof(u32) + i] = memory.words[i];
        NativeQmdComputeEnvironment store_env{
            store_launch, Read, &store_memory, std::make_unique<TextureMetadata>()};
        const auto write_plan = store_env.BuildResourcePlan(stores_only);
        assert(write_plan && write_plan->global_layout_resolved &&
               write_plan->HasResolvedGpuBufferBindings());
        assert(Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            stores_only, *write_plan, 64));
        auto not_writable = *write_plan;
        not_writable.storage_buffers[0].is_written = false;
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            stores_only, not_writable, 64));
        auto not_enabled = stores_only;
        not_enabled.stores_global_memory = false;
        not_enabled.uses_global_memory = false;
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            not_enabled, *write_plan, 64));
        auto array = global;
        array.storage_buffers_descriptors[0].count = 2;
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(array, *gp, 64));
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(global, *gp, 0));
        assert(!Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(global, *gp, 3));
        // Ordinary NS1 and non-global NS2 shaders never enter this new gate.
        assert(Shader::Ampere::NativeQmdGlobalMemoryLayoutMatches(
            shader_info, *plan, 1));
    }
    // P2.2: reflected TIC/TSC handle words must be read from the native QMD
    // CBUF, in the shared cache descriptor order. This is NOT an image binding.
    {
        auto textured = shader_info;
        Shader::TextureDescriptor tex{};
        tex.cbuf_index = 0;
        tex.cbuf_offset = 0;
        tex.count = 2;
        tex.size_shift = 2;
        textured.texture_descriptors.push_back(tex);
        const auto tp = env.BuildResourcePlan(textured);
        assert(tp && tp->requires_tic_tsc &&
               tp->image_handles.size() == 2 &&
               tp->image_handles[0].kind ==
                   Shader::Ampere::NativeQmdImageKind::SampledTexture &&
               tp->image_handles[0].primary_word == 0x12345000U &&
               tp->image_handles[1].primary_word == 0x10000U &&
               !tp->HasResolvedBufferBindings());
        // P2.2b proves all CBUF/SSBO spans even when TIC/TSC images
        // are present, without opening the buffer-only Vulkan dispatch.
        assert(tp->HasResolvedGpuBufferBindings());
        unsigned admitted_spans{};
        const auto image_spans = [&](u64 addr, u32 bytes) {
            ++admitted_spans;
            return (addr == memory.address && bytes == 16) ||
                   (addr == 0x1000012345000ULL && bytes == 0x40);
        };
        assert(tp->ValidateGpuBufferMappings(image_spans));
        assert(admitted_spans == 2);
        assert(!tp->ValidateGpuMappings(image_spans));
        assert(admitted_spans == 2); // buffer-only admission remains closed
        // Actual QMD3 CBUF/SSBO staging must stay fail-closed WITHOUT a
        // fence-owned image binding, then use the existing BufferCache owner
        // when a real image/sampler lease is supplied by the rasterizer.
        unsigned image_uniform_binds{}, image_storage_binds{}, image_rollbacks{};
        const auto image_uniform = [&](u32, u32, u64, u32) {
            ++image_uniform_binds;
            return true;
        };
        const auto image_storage = [&](u32, u64, u32, bool) {
            ++image_storage_binds;
            return true;
        };
        const auto image_rollback = [&] { ++image_rollbacks; };
        assert(!tp->StageVulkanBufferBindings(
            image_spans, image_uniform, image_storage, image_rollback));
        assert(image_uniform_binds == 0 && image_storage_binds == 0 &&
               image_rollbacks == 0);
        assert(tp->StageVulkanBufferBindings(
            image_spans, image_uniform, image_storage, image_rollback, true));
        assert(image_uniform_binds == 1 && image_storage_binds == 1 &&
               image_rollbacks == 0);
        auto malformed = *tp;
        malformed.requires_memory_layout = true;
        assert(!malformed.HasResolvedGpuBufferBindings());
        assert(!malformed.ValidateGpuBufferMappings(image_spans));
        malformed = *tp;
        malformed.uses_global_memory = true;
        assert(!malformed.HasResolvedGpuBufferBindings());
        malformed = *tp;
        malformed.uniform_buffers[0].gpu_address = 0;
        assert(!malformed.HasResolvedGpuBufferBindings());
        unsigned null_address_reads{};
        assert(!malformed.ValidateGpuBufferMappings(
            [&](u64, u32) { ++null_address_reads; return true; }));
        assert(null_address_reads == 0);
        malformed = *tp;
        malformed.storage_buffers[0].gpu_address = 0;
        assert(!malformed.HasResolvedGpuBufferBindings());
        assert(!malformed.ValidateGpuBufferMappings(
            [&](u64, u32) { ++null_address_reads; return true; }));
        assert(null_address_reads == 0);
        malformed = *tp;
        malformed.uniform_buffers[0].gpu_address = (u64{1} << 49) - 8;
        assert(!malformed.ValidateGpuBufferMappings(
            [](u64, u32) { return true; }));
        malformed = *tp;
        malformed.storage_buffers[0].known_size = false;
        assert(!malformed.ValidateGpuBufferMappings(image_spans));
        // Real TIC/TSC entries are 32-byte guest records, not Vulkan views.
        {
            using Shader::Ampere::NativeQmdTextureTables;
            const u64 tic_base = 0x1000000200000ULL;
            // Keep the fixture sampler pool beyond the largest tested TIC span.
            // The old 4 MiB spacing aliased TIC[0x10000] to TSC[0].
            const u64 tsc_base = 0x1000002000000ULL;
            NativeQmdTextureTables tables{
                .tic_base = tic_base, .tsc_base = tsc_base,
                .tic_limit = 0x45000U, .tsc_limit = 0x123U};
            unsigned tic_reads{}, tsc_reads{};
            const auto reader = [&](u64 address, void* out, std::size_t bytes) {
                if (bytes != 32 || !out) return false;
                auto* words = static_cast<u32*>(out);
                for (unsigned i = 0; i < 8; ++i) words[i] = 0xabc00000U + i;
                if (address == tic_base + u64{0x45000} * 32 ||
                    address == tic_base + u64{0x10000} * 32) {
                    ++tic_reads; return true;
                }
                if (address == tsc_base + u64{0x123} * 32 ||
                    address == tsc_base) {
                    ++tsc_reads; return true;
                }
                return false;
            };
            const auto records = tables.Capture(*tp, reader);
            assert(records && records->size() == 2 &&
                   (*records)[0].raw_handle == 0x12345000U &&
                   (*records)[0].tic_index == 0x45000U &&
                   (*records)[0].tsc_index == 0x123U &&
                   (*records)[0].has_sampler &&
                   (*records)[0].tic_words[0] == 0xabc00000U &&
                   (*records)[1].tic_index == 0x10000U &&
                   (*records)[1].tsc_index == 0 &&
                   tic_reads == 2 && tsc_reads == 2);
            auto invalid = tables;
            invalid.tsc_limit = 0x122U;
            assert(!invalid.Capture(*tp, reader));
            invalid = tables;
            invalid.tic_base = 0;
            assert(!invalid.Capture(*tp, reader));
            invalid = tables;
            invalid.tic_base = (u64{1} << 49) - 32;
            assert(!invalid.Capture(*tp, reader));
            invalid = tables;
            invalid.linked_tsc = true;
            assert(!invalid.Capture(*tp, reader));
            invalid = tables;
            invalid.tic_base++;
            assert(!invalid.Capture(*tp, reader));
            assert(!tables.Capture(*tp, [&](u64 address, void* out,
                                            std::size_t bytes) {
                return address < tsc_base && reader(address, out, bytes);
            }));
            auto overflowing = *tp;
            overflowing.image_handles[0].primary_shift = 31;
            assert(!tables.Capture(overflowing, reader));
            const auto none = tables.Capture(*plan, reader);
            assert(none && none->empty());
        }
        // A separate sampler/texture word must never be mistaken for a
        // contiguous NS1 TIC/TSC table, even when both source banks match.
        tex.has_secondary = true;
        tex.count = 1;
        tex.shift_left = 3;
        tex.secondary_cbuf_index = 0;
        tex.secondary_cbuf_offset = 8;
        tex.secondary_shift_left = 4;
        textured.texture_descriptors.clear();
        textured.texture_descriptors.push_back(tex);
        const auto paired = env.BuildResourcePlan(textured);
        assert(paired && paired->image_handles.size() == 1 &&
               paired->image_handles[0].has_secondary &&
               paired->image_handles[0].primary_word == 0x12345000U &&
               paired->image_handles[0].secondary_word == 0x40U &&
               paired->image_handles[0].primary_shift == 3 &&
               paired->image_handles[0].secondary_shift == 4);
        // Lichii #65: the texture table has a DYNAMIC primary index,
        // while the separate sampler word is STATIC. This is not two
        // simultaneously indexed descriptor arrays. The QMD native CBUF
        // must preserve the single secondary word for all array elements.
        tex.count = 2;
        textured.texture_descriptors.clear();
        textured.texture_descriptors.push_back(tex);
        const auto dynamic_with_static_sampler = env.BuildResourcePlan(textured);
        assert(dynamic_with_static_sampler &&
               dynamic_with_static_sampler->image_handles.size() == 2 &&
               dynamic_with_static_sampler->image_handles[0].primary_word == 0x12345000U &&
               dynamic_with_static_sampler->image_handles[1].primary_word == 0x10000U &&
               dynamic_with_static_sampler->image_handles[0].secondary_word == 0x40U &&
               dynamic_with_static_sampler->image_handles[1].secondary_word == 0x40U &&
               dynamic_with_static_sampler->image_handles[0].secondary_shift == 4 &&
               dynamic_with_static_sampler->image_handles[1].secondary_shift == 4);
        auto changed_sampler = *dynamic_with_static_sampler;
        changed_sampler.image_handles[1].secondary_word = 0x44U;
        assert(!dynamic_with_static_sampler->SameBufferBindings(changed_sampler));
        tex.count = 1;
        tex.secondary_cbuf_offset = 16; // four-byte word past QMD CBUF
        textured.texture_descriptors.clear();
        textured.texture_descriptors.push_back(tex);
        assert(!env.BuildResourcePlan(textured));
        tex.secondary_cbuf_offset = 8;
        tex.secondary_shift_left = 32; // undefined shift is invalid
        textured.texture_descriptors.clear();
        textured.texture_descriptors.push_back(tex);
        assert(!env.BuildResourcePlan(textured));
        tex.secondary_shift_left = 4;
        tex.secondary_cbuf_offset = 6; // unaligned secondary word
        textured.texture_descriptors.clear();
        textured.texture_descriptors.push_back(tex);
        assert(!env.BuildResourcePlan(textured));
        tex.secondary_cbuf_offset = 8;
        tex.size_shift = 32; // invalid index stride
        textured.texture_descriptors.clear();
        textured.texture_descriptors.push_back(tex);
        assert(!env.BuildResourcePlan(textured));
        tex.size_shift = 2;
        tex.count = 257; // native preflight handle budget
        textured.texture_descriptors.clear();
        textured.texture_descriptors.push_back(tex);
        assert(!env.BuildResourcePlan(textured));
        textured.texture_descriptors.clear();
        Shader::ImageDescriptor image{};
        image.cbuf_index = 0;
        image.cbuf_offset = 4;
        image.count = 1;
        image.is_written = true;
        textured.image_descriptors.push_back(image);
        const auto storage_image = env.BuildResourcePlan(textured);
        assert(storage_image && storage_image->image_handles.size() == 1 &&
               storage_image->image_handles[0].kind ==
                   Shader::Ampere::NativeQmdImageKind::StorageImage &&
               storage_image->image_handles[0].is_written &&
               storage_image->image_handles[0].primary_word == 0x10000U);
        {
            Shader::Ampere::NativeQmdTextureTables tables{
                .tic_base = 0x1000000200000ULL,
                .tsc_base = 0, .tic_limit = 0x10000U, .tsc_limit = 0};
            unsigned reads{};
            const auto records = tables.Capture(*storage_image,
                [&](u64 addr, void* out, std::size_t size) {
                    if (size != 32 ||
                        addr != tables.tic_base + u64{0x10000} * 32)
                        return false;
                    std::memset(out, 0x7f, size);
                    ++reads; return true;
                });
            assert(records && records->size() == 1 &&
                   !(*records)[0].has_sampler &&
                   (*records)[0].is_written && reads == 1);
        }
        image.count = 0;
        textured.image_descriptors.clear();
        textured.image_descriptors.push_back(image);
        assert(!env.BuildResourcePlan(textured));
        memory.mapped = false;
        image.count = 1;
        textured.image_descriptors.clear();
        textured.image_descriptors.push_back(image);
        assert(!env.BuildResourcePlan(textured)); // stale GMMU denied
        memory.mapped = true;
    }
    unsigned mapped_spans{};
    assert(plan->ValidateGpuMappings([&](u64 addr, std::size_t bytes) {
        ++mapped_spans;
        return (addr==memory.address && bytes==16) ||
               (addr==0x1000012345000ULL && bytes==0x40);
    }));
    assert(mapped_spans==2);
    // Mapping probes may throw when a sparse GPU page disappears between
    // CBUF and SSBO admission. Refuse the whole plan without exposing an
    // exception to the GPU pusher; no Vulkan descriptor may be published.
    unsigned fault_probes{};
    assert(!plan->ValidateGpuBufferMappings([&](u64, u32) -> bool {
        ++fault_probes;
        throw std::runtime_error{"guest GPU mapping disappeared"};
    }));
    assert(fault_probes==1);
    fault_probes=0;
    assert(!plan->ValidateGpuBufferMappings([&](u64, u32) -> bool {
        if (++fault_probes==2)
            throw std::runtime_error{"guest SSBO mapping disappeared"};
        return true;
    }));
    assert(fault_probes==2);
    // Non-throwing, fully backed inputs remain admitted.
    assert(plan->ValidateGpuBufferMappings([&](u64 addr, u32 bytes) {
        return (addr==memory.address && bytes==16) ||
               (addr==0x1000012345000ULL && bytes==0x40);
    }));
    // Mutable native CBUF descriptors can change during shader compilation
    // without making either GPU address unmapped. Compare every binding,
    // including write rights and known-size admission, before Vulkan use.
    assert(plan->SameBufferBindings(*plan));
    auto changed_plan = *plan;
    changed_plan.uniform_buffers[0].gpu_address += 0x1000;
    assert(!plan->SameBufferBindings(changed_plan));
    changed_plan = *plan;
    changed_plan.uniform_buffers[0].bytes += 4;
    assert(!plan->SameBufferBindings(changed_plan));
    changed_plan = *plan;
    ++changed_plan.uniform_buffers[0].qmd_index;
    assert(!plan->SameBufferBindings(changed_plan));
    changed_plan = *plan;
    changed_plan.storage_buffers[0].gpu_address += 0x1000;
    assert(!plan->SameBufferBindings(changed_plan));
    changed_plan = *plan;
    changed_plan.storage_buffers[0].bytes += 16;
    assert(!plan->SameBufferBindings(changed_plan));
    changed_plan = *plan;
    changed_plan.storage_buffers[0].is_written =
        !changed_plan.storage_buffers[0].is_written;
    assert(!plan->SameBufferBindings(changed_plan));
    changed_plan = *plan;
    changed_plan.storage_buffers[0].known_size = false;
    assert(!plan->SameBufferBindings(changed_plan));
    changed_plan = *plan;
    changed_plan.storage_buffers.clear();
    assert(!plan->SameBufferBindings(changed_plan));
    changed_plan = *plan;
    changed_plan.uses_global_memory = !changed_plan.uses_global_memory;
    assert(!plan->SameBufferBindings(changed_plan));
    // A corrupt CBUF/SSBO range at the end of the 49-bit GMMU must fail
    // before the renderer stages even one Vulkan buffer descriptor.
    auto overflowing_plan = *plan;
    overflowing_plan.uniform_buffers[0].gpu_address = (u64{1} << 49) - 8;
    assert(!overflowing_plan.ValidateGpuMappings([](u64, std::size_t) {
        return true;
    }));
    overflowing_plan = *plan;
    overflowing_plan.storage_buffers[0].gpu_address = (u64{1} << 49) - 1;
    assert(!overflowing_plan.ValidateGpuMappings([](u64, std::size_t) {
        return true;
    }));
    // Vulkan BufferCache entrypoint receives the native QMD3 descriptor
    // order without copying the legacy Kepler launch descriptor. Refuse all
    // guest spans before any staging; rollback partial renderer submissions.
    unsigned uniform_binds{}, storage_binds{}, rollback_count{}, stage_order{};
    const auto mapped_all=[&](u64 addr, std::size_t bytes) {
        return (addr==memory.address && bytes==16) ||
               (addr==0x1000012345000ULL && bytes==0x40);
    };
    auto uniform=[&](u32 index,u32 bank,u64 addr,u32 bytes) {
        assert(index==0 && bank==0 && addr==memory.address && bytes==16);
        assert(stage_order++==0);
        ++uniform_binds; return true;
    };
    auto storage=[&](u32 index,u64 addr,u32 bytes,bool written) {
        assert(index==0 && addr==0x1000012345000ULL &&
               bytes==0x40 && written);
        assert(stage_order++==1);
        ++storage_binds; return true;
    };
    auto rollback=[&] { ++rollback_count; stage_order=0; };
    assert(plan->StageVulkanBufferBindings(
        mapped_all,uniform,storage,rollback));
    assert(uniform_binds==1 && storage_binds==1 && rollback_count==0);
    stage_order=0;
    assert(!plan->StageVulkanBufferBindings(
        [](u64,std::size_t){return false;},uniform,storage,rollback));
    assert(uniform_binds==1 && storage_binds==1 && rollback_count==0);
    // A guest GMMU reader may throw while preflighting residency. The
    // renderer has not staged any Vulkan descriptors at this boundary;
    // both ordinary and image-fence-owned paths must fail closed with no
    // rollback and no partial CBUF/SSBO publication.
    for (const bool image_owned : {false, true}) {
        const unsigned uniform_before = uniform_binds;
        const unsigned storage_before = storage_binds;
        const unsigned rollback_before = rollback_count;
        unsigned preflight_reads{};
        assert(!plan->StageVulkanBufferBindings(
            [&](u64, std::size_t) -> bool {
                ++preflight_reads;
                if (preflight_reads == 1) return true;
                throw std::runtime_error{"guest GMMU reservation invalidated"};
            }, uniform, storage, rollback, image_owned));
        assert(preflight_reads == 2 && uniform_binds == uniform_before &&
               storage_binds == storage_before &&
               rollback_count == rollback_before);
    }
    assert(!plan->StageVulkanBufferBindings(
        [](u64, std::size_t) -> bool { throw std::bad_alloc{}; },
        uniform, storage, rollback));
    assert(uniform_binds == 1 && storage_binds == 1 && rollback_count == 0);
    assert(!plan->StageVulkanBufferBindings(
        mapped_all,
        [&](u32,u32,u64,u32){++uniform_binds; return false;},
        storage,rollback));
    assert(uniform_binds==2 && storage_binds==1 && rollback_count==1);
    stage_order=0;
    assert(!plan->StageVulkanBufferBindings(
        mapped_all,uniform,
        [&](u32,u64,u32,bool){++storage_binds; return false;},rollback));
    assert(uniform_binds==3 && storage_binds==2 && rollback_count==2);
    stage_order=0;
    assert(!plan->StageVulkanBufferBindings(
        mapped_all,uniform,
        [&](u32,u64,u32,bool)->bool{
            throw std::runtime_error{"Vulkan descriptor pool exhausted"};
        },rollback));
    assert(rollback_count==3);
    // Simulate descriptor-pool OOM during the FIRST Vulkan binding, before
    // SSBO staging. Even this early partial operation must roll back exactly
    // once and must not advance to a later binding or submit a dispatch.
    const unsigned storage_before_oom = storage_binds;
    stage_order = 0;
    assert(!plan->StageVulkanBufferBindings(
        mapped_all,
        [&](u32,u32,u64,u32)->bool {
            ++uniform_binds;
            throw std::bad_alloc{};
        },
        storage, rollback));
    assert(rollback_count == 4 && stage_order == 0 &&
           storage_binds == storage_before_oom);
    // A failing cleanup handler must never cause a second rollback. This
    // previously re-entered the same callback through the catch handler,
    // risking a double release of already-retired Vulkan descriptor owners.
    unsigned cleanup_before = rollback_count;
    unsigned unexpected_storage_bind{};
    assert(!plan->StageVulkanBufferBindings(
        mapped_all,
        [&](u32,u32,u64,u32) { return false; },
        [&](u32,u64,u32,bool) { ++unexpected_storage_bind; return true; },
        [&] { ++rollback_count; throw std::bad_alloc{}; }));
    assert(rollback_count == cleanup_before + 1 &&
           unexpected_storage_bind == 0);
    // Also exercise a cleanup exception after CBUF staging, when the
    // storage-descriptor callback itself refuses the Vulkan binding.
    cleanup_before = rollback_count;
    unsigned touched_bindings{};
    assert(!plan->StageVulkanBufferBindings(
        mapped_all,
        [&](u32,u32,u64,u32) { ++touched_bindings; return true; },
        [&](u32,u64,u32,bool) { ++touched_bindings; return false; },
        [&] {
            ++rollback_count;
            throw std::runtime_error{"descriptor cleanup failed"};
        }));
    assert(touched_bindings == 2 && rollback_count == cleanup_before + 1);
    // Cleanup exceptions must not poison subsequent independent dispatches.
    stage_order = 0;
    assert(plan->StageVulkanBufferBindings(
        mapped_all, uniform, storage, rollback));
    assert(!plan->ValidateGpuMappings([](u64, std::size_t) {
        return false;
    })); // A mapped QMD is not proof of mapped descriptor targets.
    // Never infer an SSBO size from a high packed tag: the upstream
    // BufferCache must resolve the real memory layout before submission.
    // Two native SSBOs are distinct 16-byte QMD3 CBUF records.
    auto array_launch = *decoded;
    array_launch.constant_buffers[0].size = 32;
    memory.words = {0x12345000U,0x10000U,0x40U,0U,
                    0x22345000U,0x10000U,0x80U,0U};
    NativeQmdComputeEnvironment array_env{
        array_launch,Read,&memory,std::make_unique<TextureMetadata>()};
    auto array_info = shader_info;
    array_info.constant_buffer_used_sizes[0] = 32;
    array_info.storage_buffers_descriptors.clear();
    array_info.storage_buffers_descriptors.push_back({0,0,2,true});
    const auto array_plan = array_env.BuildResourcePlan(array_info);
    assert(array_plan && array_plan->HasResolvedBufferBindings());
    assert(array_plan->storage_buffers.size() == 2);
    assert(array_plan->storage_buffers[0].gpu_address == 0x1000012345000ULL);
    assert(array_plan->storage_buffers[0].bytes == 0x40);
    assert(array_plan->storage_buffers[1].gpu_address == 0x1000022345000ULL);
    assert(array_plan->storage_buffers[1].bytes == 0x80);
    unsigned array_binds{};
    assert(array_plan->StageVulkanBufferBindings(
        [](u64,u32){return true;},
        [](u32,u32,u64,u32){return true;},
        [&](u32 index,u64 address,u32 bytes,bool written) {
            assert(index == array_binds && written);
            assert(address == (index == 0 ? 0x1000012345000ULL
                                          : 0x1000022345000ULL));
            assert(bytes == (index == 0 ? 0x40U : 0x80U));
            ++array_binds; return true;
        },[]{}));
    assert(array_binds == 2);
    auto short_launch = array_launch;
    short_launch.constant_buffers[0].size = 24;
    NativeQmdComputeEnvironment short_env{
        short_launch,Read,&memory,std::make_unique<TextureMetadata>()};
    array_info.constant_buffer_used_sizes[0] = 16;
    assert(!short_env.BuildResourcePlan(array_info));
    array_info.storage_buffers_descriptors[0].count = 33;
    assert(!array_env.BuildResourcePlan(array_info));
    memory.words = {0x12345000U,0x10000U,0x40U,0U};
    memory.words[3]=1;
    const auto unresolved=env.BuildResourcePlan(shader_info);
    assert(unresolved && unresolved->requires_memory_layout &&
           !unresolved->storage_buffers[0].known_size);
    assert(!unresolved->HasResolvedBufferBindings() &&
           !unresolved->ValidateGpuMappings([](u64, std::size_t) {
               return true;
           }));
    memory.words[3]=0;
    shader_info.constant_buffer_mask=1U<<9;
    assert(!env.BuildResourcePlan(shader_info));
    shader_info.constant_buffer_mask=1;
    shader_info.constant_buffer_descriptors.clear();
    assert(!env.BuildResourcePlan(shader_info)); // mandatory bank is not declared
    shader_info.constant_buffer_descriptors.push_back({0,1});
    shader_info.constant_buffer_descriptors.push_back({0,1});
    assert(!env.BuildResourcePlan(shader_info)); // two descriptors alias bank 0
    shader_info.constant_buffer_descriptors.pop_back();
    shader_info.storage_buffers_descriptors.clear();
    shader_info.storage_buffers_descriptors.push_back({0,4,1,true});
    assert(!env.BuildResourcePlan(shader_info)); // 16 bytes exceed CBUF
    shader_info.storage_buffers_descriptors.clear();
    shader_info.storage_buffers_descriptors.push_back({0,0,1,true});
    memory.words[1]=0x20000U;
    assert(!env.BuildResourcePlan(shader_info)); // >49-bit target
    memory.words[1]=0x10000U;
    // P2.3: after the reviewed IR normalizer, a dynamically selected
    // CBUF may legitimately have a sparse QMD3 mask (only bank zero here).
    // Bind exactly that physical bank, not the generic fourteen Maxwell
    // slots. The earlier missing/duplicate/out-of-range bank negatives
    // remain rejected before this normalized, one-bank positive case.
    shader_info.uses_cbuf_indirect=true;
    const auto sparse_indirect_plan=env.BuildResourcePlan(shader_info);
    assert(sparse_indirect_plan &&
           sparse_indirect_plan->HasResolvedBufferBindings() &&
           sparse_indirect_plan->uniform_buffers.size()==1 &&
           sparse_indirect_plan->uniform_buffers[0].qmd_index==0 &&
           sparse_indirect_plan->uniform_buffers[0].bytes==16);
    shader_info.uses_cbuf_indirect=false;
    memory.mapped=false;
    assert(!env.BuildResourcePlan(shader_info)); // no stale GMMU read
    // P2.2 native image preflight: authentic 32-byte TIC/TSC ABI, 49-bit
    // backing and entire 4 KiB GMMU span before shared cache admission.
    // No Vulkan image allocation is claimed by this host-only witness.
    {
        using namespace Tegra::Texture;
        using Shader::Ampere::NativeQmdContiguousGpuSpan;
        using Shader::Ampere::NativeQmdWithinTexelBudget;
        using Shader::Ampere::NativeQmdWithinByteBudget;
        using Shader::Ampere::NativeQmdSamplerSupported;
        using Shader::Ampere::NativeQmdImageHandle;
        using Shader::Ampere::NativeQmdImageKind;
        using Shader::Ampere::NativeQmdResourcePlan;
        using Shader::Ampere::NativeQmdImageLayoutMatches;
        using Shader::Ampere::NativeQmdTextureTables;
        constexpr u64 texture_va = (u64{1} << 40) + 0x4000;
        constexpr u64 physical_va = (u64{1} << 41) + 0x8000;
        // A large 1D width times 14-bit depth plus 11-bit layers must
        // not wrap u64 and accidentally pass the small-image budget.
        assert(NativeQmdWithinTexelBudget(64, 64, 1, 1, 64ULL * 1024 * 1024));
        assert(!NativeQmdWithinTexelBudget(0, 64, 1, 1, 64ULL * 1024 * 1024));
        assert(!NativeQmdWithinTexelBudget(
            0x100000000ULL, 65536, 16384, 2048, 64ULL * 1024 * 1024));
        assert(!NativeQmdWithinTexelBudget(64, 64, 1, 1, 0));
        assert(!NativeQmdWithinTexelBudget(8192, 8192, 2, 1, 64ULL * 1024 * 1024));
        // The legacy guest-size calculator multiplies u32 before
        // checking 256 MiB. These byte-budget witnesses must reject
        // wrapped image sizes BEFORE that arithmetic or any GMMU read.
        constexpr u64 max_bytes = Shader::Ampere::kNativeQmdMaxContiguousBytes;
        assert(NativeQmdWithinByteBudget(max_bytes, 1, 1, 1, 1));
        assert(!NativeQmdWithinByteBudget(max_bytes + 1, 1, 1, 1, 1));
        assert(NativeQmdWithinByteBudget(4096, 4096, 1, 1, 16));
        assert(!NativeQmdWithinByteBudget(4096, 4096, 1, 1, 32));
        assert(!NativeQmdWithinByteBudget(65536, 65536, 1, 1, 16));
        assert(!NativeQmdWithinByteBudget(1, 1, 1, 1, 0));
        assert(!NativeQmdWithinByteBudget(0, 1, 1, 1, 1));
        // Layer stride * layer count would wrap a u32 here.
        assert(NativeQmdWithinByteBudget(65536, 4096, 1, 1, 1));
        assert(!NativeQmdWithinByteBudget(65536, 65537, 1, 1, 1));
        // Linear row pitch * row count, and one-dimensional image-buffer
        // width * BytesPerBlock, use the same overflow-safe admission.
        assert(NativeQmdWithinByteBudget(4096, 32768, 1, 1, 2));
        assert(!NativeQmdWithinByteBudget(4096, 32769, 1, 1, 2));
        // P2.2: include ALL guest mip levels before the common u32
        // ImageInfo cache computes offsets. This is the lower bound,
        // not a substitute for the block-linear GOB allocation check.
        u64 mip_min{};
        using Shader::Ampere::NativeQmdMipChainMinimumBytes;
        assert(NativeQmdMipChainMinimumBytes(
            1024, 1024, 1, 1, 11, 1, 1, 4, mip_min));
        assert(mip_min == 5592404);
        assert(NativeQmdMipChainMinimumBytes(
            64, 1, 1, 1, 7, 1, 1, 4, mip_min) && mip_min == 508);
        assert(NativeQmdMipChainMinimumBytes(
            16, 8, 4, 1, 5, 1, 1, 16, mip_min) && mip_min == 9392);
        assert(NativeQmdMipChainMinimumBytes(
            32, 32, 1, 4, 6, 1, 1, 4, mip_min) && mip_min == 21840);
        // ASTC/BC block width is rounded up independently per level.
        assert(NativeQmdMipChainMinimumBytes(
            9, 9, 1, 1, 4, 4, 4, 16, mip_min) && mip_min == 192);
        assert(NativeQmdMipChainMinimumBytes(
            8192, 8192, 1, 1, 1, 1, 1, 4, mip_min) &&
            mip_min == max_bytes);
        // Level zero fits exactly; the second mip exceeds 256 MiB.
        assert(!NativeQmdMipChainMinimumBytes(
            8192, 8192, 1, 1, 2, 1, 1, 4, mip_min));
        assert(!NativeQmdMipChainMinimumBytes(
            65536, 65536, 1, 1, 1, 1, 1, 16, mip_min));
        assert(!NativeQmdMipChainMinimumBytes(
            64, 64, 1, 1, 33, 1, 1, 4, mip_min));
        assert(!NativeQmdMipChainMinimumBytes(
            0, 64, 1, 1, 1, 1, 1, 4, mip_min));
        assert(!NativeQmdMipChainMinimumBytes(
            64, 64, 1, 1, 1, 0, 1, 4, mip_min));
        TICEntry tic{};
        tic.header_version.Assign(TICHeaderVersion::BlockLinear);
        tic.texture_type.Assign(TextureType::Texture2D);
        tic.address_high.Assign(texture_va >> 32);
        tic.address_low = static_cast<u32>(texture_va);
        tic.width_minus_one.Assign(63);
        tic.height_minus_1.Assign(63);
        tic.depth_minus_1.Assign(0);
        tic.max_mip_level.Assign(0);
        tic.res_min_mip_level.Assign(0);
        tic.res_max_mip_level.Assign(0);
        // ImageInfo asserts on a pitch-linear TIC outside 2D; neither
        // malformed 3D nor zero-row-pitch 2D may reach the shared cache.
        assert(Shader::Ampere::NativeQmdTicLayoutSupported(tic));
        TICEntry pitch_tic = tic;
        pitch_tic.header_version.Assign(TICHeaderVersion::Pitch);
        pitch_tic.pitch_high.Assign(8);
        assert(Shader::Ampere::NativeQmdTicLayoutSupported(pitch_tic));
        pitch_tic.texture_type.Assign(TextureType::Texture3D);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(pitch_tic));
        pitch_tic.texture_type.Assign(TextureType::Texture2D);
        pitch_tic.pitch_high.Assign(0);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(pitch_tic));
        // u32 CalculateGuestSizeInBytes would wrap a huge pitch*height.
        pitch_tic.pitch_high.Assign(0xffff);
        pitch_tic.height_minus_1.Assign(0xffff);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(pitch_tic));
        // ImageInfo allocates six faces per cube. A guest-sized cube that
        // fits the old single-face budget must be rejected before u32 math.
        TICEntry cube_tic = tic;
        cube_tic.texture_type.Assign(TextureType::TextureCubemap);
        cube_tic.width_minus_one.Assign(1023);
        cube_tic.height_minus_1.Assign(1023);
        assert(Shader::Ampere::NativeQmdTicLayoutSupported(cube_tic));
        cube_tic.width_minus_one.Assign(4095);
        cube_tic.height_minus_1.Assign(4095);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(cube_tic));
        cube_tic.texture_type.Assign(TextureType::TextureCubeArray);
        cube_tic.depth_minus_1.Assign(1);
        cube_tic.height_minus_1.Assign(2047);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(cube_tic));
        // ImageInfo counts 2D array depth as layers, not a separate 3D
        // image dimension. Exactly 64 * 1024^2 texels fit the budget.
        TICEntry array_tic = tic;
        array_tic.texture_type.Assign(TextureType::Texture2DArray);
        array_tic.width_minus_one.Assign(1023);
        array_tic.height_minus_1.Assign(1023);
        array_tic.depth_minus_1.Assign(63);
        assert(Shader::Ampere::NativeQmdTicLayoutSupported(array_tic));
        array_tic.depth_minus_1.Assign(64);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(array_tic));
        // BaseLayer is additive, not multiplied by the array depth.
        array_tic.layer_base_0_2.Assign(1);
        array_tic.depth_minus_1.Assign(62);
        assert(Shader::Ampere::NativeQmdTicLayoutSupported(array_tic));
        array_tic.depth_minus_1.Assign(63);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(array_tic));
        // A 1D array's height is ignored by ImageInfo; this same guest
        // record must not be budgeted as a 1024-pixel-high 2D image.
        array_tic.texture_type.Assign(TextureType::Texture1DArray);
        assert(Shader::Ampere::NativeQmdTicLayoutSupported(array_tic));
        // Cube arrays expand only the real Depth cubes to six faces.
        TICEntry cube_array = tic;
        cube_array.texture_type.Assign(TextureType::TextureCubeArray);
        cube_array.depth_minus_1.Assign(3);
        cube_array.layer_base_0_2.Assign(1);
        cube_array.width_minus_one.Assign(1535);
        cube_array.height_minus_1.Assign(1535);
        assert(Shader::Ampere::NativeQmdTicLayoutSupported(cube_array));
        cube_array.width_minus_one.Assign(2047);
        cube_array.height_minus_1.Assign(2047);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(cube_array));
        TSCEntry tsc{};
        tsc.mag_filter.Assign(TextureFilter::Nearest);
        tsc.min_filter.Assign(TextureFilter::Linear);
        tsc.mipmap_filter.Assign(TextureMipmapFilter::None);
        assert(NativeQmdSamplerSupported(tsc));
        // The shared Vulkan Sampler uses guest LOD clamps for mipmapped
        // textures. Reject inverted guest LODs rather than emitting an
        // invalid VkSamplerCreateInfo; filter=None has fixed Vulkan LODs.
        TSCEntry inverted_lod = tsc;
        inverted_lod.mipmap_filter.Assign(TextureMipmapFilter::Linear);
        inverted_lod.min_lod_clamp.Assign(0x100);
        inverted_lod.max_lod_clamp.Assign(0x80);
        assert(!NativeQmdSamplerSupported(inverted_lod));
        inverted_lod.max_lod_clamp.Assign(0x100);
        assert(NativeQmdSamplerSupported(inverted_lod));
        inverted_lod.max_lod_clamp.Assign(0x80);
        inverted_lod.mipmap_filter.Assign(TextureMipmapFilter::None);
        assert(NativeQmdSamplerSupported(inverted_lod));
        const TSCEntry valid_sampler = tsc;
        const auto mapper = [&](u64 addr) -> std::optional<u64> {
            if (addr < texture_va || addr - texture_va >= 8192)
                return std::nullopt;
            return physical_va + addr - texture_va;
        };
        assert(NativeQmdContiguousGpuSpan(texture_va, 8192, mapper));
        // P4.2: unaligned 49-bit image ranges cross the real 4 KiB
        // boundary. Both endpoints and the interior must map to ONE
        // contiguous physical allocation, not merely two mapped pages.
        assert(NativeQmdContiguousGpuSpan(texture_va + 123, 8192 - 123, mapper));
        assert(NativeQmdContiguousGpuSpan(texture_va + 4095, 2, mapper));
        assert(NativeQmdContiguousGpuSpan(texture_va + 4096, 4096, mapper));
        // P2.5/P4.2: a sparse mapping may disappear while validating the
        // second page. This must refuse an image span without throwing
        // into the Vulkan worker, or creating a partial TextureCache view.
        unsigned translation_attempts{};
        assert(!NativeQmdContiguousGpuSpan(texture_va, 8192,
            [&](u64 addr) -> std::optional<u64> {
                if (++translation_attempts == 2)
                    throw std::runtime_error{"sparse page invalidated"};
                return mapper(addr);
            }));
        assert(translation_attempts == 2);
        assert(!NativeQmdContiguousGpuSpan(texture_va, 8192,
            [](u64) -> std::optional<u64> { throw std::bad_alloc{}; }));
        assert(!NativeQmdContiguousGpuSpan(texture_va + 123, 8192 - 122, mapper));
        assert(!NativeQmdContiguousGpuSpan(texture_va + 4095, 2,
            [&](u64 addr) -> std::optional<u64> {
                if (addr == texture_va + 4096) return std::nullopt;
                return mapper(addr);
            }));
        assert(!NativeQmdContiguousGpuSpan(texture_va + 4095, 2,
            [&](u64 addr) -> std::optional<u64> {
                if (addr == texture_va + 4096) return *mapper(addr) + 4096;
                return mapper(addr);
            }));
        // A GMMU translation may itself be too near the physical address
        // ceiling. Do not accept a range whose CPU end wraps u64.
        assert(!NativeQmdContiguousGpuSpan(texture_va, 8192,
            [&](u64 addr) -> std::optional<u64> {
                return (~u64{0} - 4095) + (addr - texture_va);
            }));
        assert(!NativeQmdContiguousGpuSpan(0, 8192, mapper));
        assert(!NativeQmdContiguousGpuSpan(texture_va, 0, mapper));
        assert(!NativeQmdContiguousGpuSpan((u64{1} << 49) - 4, 8, mapper));
        assert(!NativeQmdContiguousGpuSpan(texture_va, 8193, mapper));
        assert(!NativeQmdContiguousGpuSpan(texture_va, 256 * 1024 * 1024 + 1U, mapper));
        assert(!NativeQmdContiguousGpuSpan(texture_va, 8192,
            [&](u64 addr) -> std::optional<u64> {
                if (addr >= texture_va + 4096) return std::nullopt;
                return mapper(addr);
            }));
        assert(!NativeQmdContiguousGpuSpan(texture_va, 8192,
            [&](u64 addr) -> std::optional<u64> {
                if (addr >= texture_va + 4096) return *mapper(addr) + 4096;
                return mapper(addr);
            }));
        // P2.3: a descriptor-stable QMD can be remapped to different CPU
        // physical buffers while Vulkan stages its UBO/SSBO descriptors.
        // Both first-page aliases and interior pages must match the original
        // full-span snapshot, without publishing any GPU writes on failure.
        {
            using Shader::Ampere::NativeQmdPhysicalBufferSnapshot;
            NativeQmdResourcePlan buffers{};
            buffers.uniform_buffers.push_back({0, texture_va, 8192});
            buffers.storage_buffers.push_back({texture_va+0x4000, 4096, true, true});
            bool move_uniform{}, move_storage{}, missing_second{};
            const auto physical = [&](u64 address) -> std::optional<u64> {
                if (address >= texture_va && address < texture_va+8192) {
                    if (missing_second && address >= texture_va+4096)
                        return std::nullopt;
                    return physical_va + (address-texture_va) +
                           (move_uniform ? 0x20000 : 0);
                }
                if (address >= texture_va+0x4000 && address < texture_va+0x5000)
                    return physical_va+0x100000+(address-texture_va-0x4000)+
                           (move_storage ? 0x20000 : 0);
                return std::nullopt;
            };
            NativeQmdPhysicalBufferSnapshot physical_snapshot{};
            assert(buffers.HasResolvedGpuBufferBindings());
            assert(!physical_snapshot.Matches(buffers, physical));
            assert(physical_snapshot.Capture(buffers, physical));
            assert(physical_snapshot.Matches(buffers, physical));
            move_uniform = true;
            assert(!physical_snapshot.Matches(buffers, physical));
            move_uniform = false;
            move_storage = true;
            assert(!physical_snapshot.Matches(buffers, physical));
            move_storage = false;
            missing_second = true;
            assert(!physical_snapshot.Matches(buffers, physical));
            missing_second = false;
            assert(physical_snapshot.Matches(buffers, physical));
            auto changed = buffers;
            changed.uniform_buffers[0].bytes = 4096;
            assert(!physical_snapshot.Matches(changed, physical));
            changed = buffers;
            changed.storage_buffers[0].gpu_address += 4096;
            assert(!physical_snapshot.Matches(changed, physical));
            // Failed recapture cannot leave the previous accepted snapshot
            // available to a subsequent unrelated dispatch.
            changed = buffers;
            changed.storage_buffers[0].known_size = false;
            assert(!physical_snapshot.Capture(changed, physical));
            assert(!physical_snapshot.Matches(buffers, physical));
            assert(physical_snapshot.Capture(buffers, physical));
            assert(physical_snapshot.Matches(buffers, physical));
        }
        NativeQmdTextureTables guest_tables{
            .tic_base = 0x1000001000000ULL, .tsc_base = 0x1000002000000ULL,
            .tic_limit = 0, .tsc_limit = 0
        };
        NativeQmdResourcePlan textured{};
        textured.requires_tic_tsc = true;
        NativeQmdImageHandle sampled{};
        sampled.kind = NativeQmdImageKind::SampledTexture;
        sampled.primary_word = 0;
        textured.image_handles.push_back(sampled);
        // A live CBUF rewrite may change only a texture handle, its bank
        // shift, kind or write rights while every UBO/SSBO VA remains mapped.
        // All such mutations must invalidate the complete native QMD plan.
        assert(textured.SameBufferBindings(textured));
        auto changed_image = textured;
        ++changed_image.image_handles[0].primary_word;
        assert(!textured.SameBufferBindings(changed_image));
        changed_image = textured;
        ++changed_image.image_handles[0].secondary_word;
        assert(!textured.SameBufferBindings(changed_image));
        changed_image = textured;
        ++changed_image.image_handles[0].primary_shift;
        assert(!textured.SameBufferBindings(changed_image));
        changed_image = textured;
        ++changed_image.image_handles[0].secondary_shift;
        assert(!textured.SameBufferBindings(changed_image));
        changed_image = textured;
        changed_image.image_handles[0].has_secondary = true;
        assert(!textured.SameBufferBindings(changed_image));
        changed_image = textured;
        changed_image.image_handles[0].is_written = true;
        assert(!textured.SameBufferBindings(changed_image));
        changed_image = textured;
        changed_image.image_handles[0].kind = NativeQmdImageKind::StorageImage;
        assert(!textured.SameBufferBindings(changed_image));
        changed_image = textured;
        changed_image.image_handles.clear();
        assert(!textured.SameBufferBindings(changed_image));
        // The native table base/limit must still belong to the same active
        // GPU channel even if the process ticket did not change.
        assert(guest_tables.SameRegisters(
            guest_tables.tic_base, guest_tables.tic_limit,
            guest_tables.tsc_base, guest_tables.tsc_limit, false));
        assert(!guest_tables.SameRegisters(
            guest_tables.tic_base + 0x20, guest_tables.tic_limit,
            guest_tables.tsc_base, guest_tables.tsc_limit, false));
        assert(!guest_tables.SameRegisters(
            guest_tables.tic_base, guest_tables.tic_limit + 1,
            guest_tables.tsc_base, guest_tables.tsc_limit, false));
        assert(!guest_tables.SameRegisters(
            guest_tables.tic_base, guest_tables.tic_limit,
            guest_tables.tsc_base + 0x20, guest_tables.tsc_limit, false));
        assert(!guest_tables.SameRegisters(
            guest_tables.tic_base, guest_tables.tic_limit,
            guest_tables.tsc_base, guest_tables.tsc_limit + 1, false));
        assert(!guest_tables.SameRegisters(
            guest_tables.tic_base, guest_tables.tic_limit,
            guest_tables.tsc_base, guest_tables.tsc_limit, true));
        // Match flattened SPIR-V layout before touching guest TIC/TSC:
        // texture buffers, image buffers, samples, writable storage images.
        Shader::Info layout{};
        Shader::TextureDescriptor sampled_description{};
        sampled_description.count = 1;
        layout.texture_descriptors.push_back(sampled_description);
        assert(NativeQmdImageLayoutMatches(layout, textured));
        layout.texture_descriptors[0].count = 2;
        assert(!NativeQmdImageLayoutMatches(layout, textured));
        layout.texture_descriptors[0].count = 1;
        textured.image_handles[0].kind = NativeQmdImageKind::StorageImage;
        assert(!NativeQmdImageLayoutMatches(layout, textured));
        textured.image_handles[0].kind = NativeQmdImageKind::SampledTexture;
        textured.image_handles[0].is_written = true;
        assert(!NativeQmdImageLayoutMatches(layout, textured));
        textured.image_handles[0].is_written = false;
        Shader::Info mixed_info{};
        Shader::TextureBufferDescriptor texture_buffer_description{};
        texture_buffer_description.count = 1;
        mixed_info.texture_buffer_descriptors.push_back(texture_buffer_description);
        Shader::ImageBufferDescriptor image_buffer_description{};
        image_buffer_description.is_written = true;
        image_buffer_description.count = 1;
        mixed_info.image_buffer_descriptors.push_back(image_buffer_description);
        mixed_info.texture_descriptors.push_back(sampled_description);
        Shader::ImageDescriptor storage_description{};
        storage_description.is_written = true;
        storage_description.count = 1;
        mixed_info.image_descriptors.push_back(storage_description);
        NativeQmdResourcePlan mixed_plan{};
        mixed_plan.requires_tic_tsc = true;
        mixed_plan.image_handles = {
            NativeQmdImageHandle{.kind = NativeQmdImageKind::TextureBuffer},
            NativeQmdImageHandle{.kind = NativeQmdImageKind::ImageBuffer,
                                 .is_written = true},
            NativeQmdImageHandle{.kind = NativeQmdImageKind::SampledTexture},
            NativeQmdImageHandle{.kind = NativeQmdImageKind::StorageImage,
                                 .is_written = true},
        };
        assert(NativeQmdImageLayoutMatches(mixed_info, mixed_plan));
        std::swap(mixed_plan.image_handles[0], mixed_plan.image_handles[2]);
        assert(!NativeQmdImageLayoutMatches(mixed_info, mixed_plan));
        std::swap(mixed_plan.image_handles[0], mixed_plan.image_handles[2]);
        mixed_plan.image_handles[1].is_written = false;
        assert(!NativeQmdImageLayoutMatches(mixed_info, mixed_plan));
        mixed_plan.image_handles[1].is_written = true;
        mixed_plan.image_handles.pop_back();
        assert(!NativeQmdImageLayoutMatches(mixed_info, mixed_plan));
        assert(NativeQmdImageLayoutMatches(layout, textured));
        const auto read_guest = [&](u64 addr, void* dst, std::size_t bytes) {
            if (!dst || bytes != 32) return false;
            if (addr == guest_tables.tic_base) {
                std::memcpy(dst, &tic, bytes); return true;
            }
            if (addr == guest_tables.tsc_base) {
                std::memcpy(dst, &tsc, bytes); return true;
            }
            return false;
        };
        unsigned admissions{};
        const auto admit = [&](const TICEntry& entry) {
            ++admissions;
            return entry.Address() == texture_va &&
                NativeQmdContiguousGpuSpan(entry.Address(), 8192, mapper);
        };
        const auto image = guest_tables.CaptureAdmissible(
            textured, read_guest, admit);
        assert(image && image->size() == 1 && admissions == 1);

        // P4.2: a valid GPU process does NOT authorize arbitrary TIC/TSC
        // table indices or an overhanging 32-byte record at the 49-bit VA
        // ceiling. The same decoder is used for the initial snapshot and
        // the locked post-compile recheck; these are real rejection paths.
        auto invalid_table = guest_tables;
        invalid_table.tic_base = 0;
        assert(!invalid_table.Capture(textured, read_guest));
        invalid_table = guest_tables;
        ++invalid_table.tic_base; // no partial 32-byte TIC reads
        assert(!invalid_table.Capture(textured, read_guest));
        invalid_table = guest_tables;
        invalid_table.tsc_base = u64{1} << 49;
        assert(!invalid_table.Capture(textured, read_guest));
        invalid_table = guest_tables;
        invalid_table.tsc_base = (u64{1} << 49) - 16; // TSC crosses GMMU VA
        assert(!invalid_table.Capture(textured, read_guest));
        invalid_table = guest_tables;
        invalid_table.tic_base = (u64{1} << 49) - 32;
        invalid_table.tic_limit = 1;
        auto next_tic = textured;
        next_tic.image_handles[0].primary_word = 1;
        // Index 1 is outside the 49-bit VA even though the base is valid.
        assert(!invalid_table.Capture(next_tic, read_guest));
        invalid_table = guest_tables;
        assert(!invalid_table.Capture(next_tic, read_guest)); // TIC limit 0
        auto next_sampler = textured;
        next_sampler.image_handles[0].primary_word = 1U << 20;
        assert(!guest_tables.Capture(next_sampler, read_guest)); // TSC limit 0
        auto overflow_handle = textured;
        overflow_handle.image_handles[0].primary_shift = 31;
        overflow_handle.image_handles[0].primary_word = 3;
        assert(!guest_tables.Capture(overflow_handle, read_guest)); // >u32
        invalid_table = guest_tables;
        invalid_table.linked_tsc = true;
        assert(!invalid_table.Capture(next_tic, read_guest));
        // An empty image layout is legal only when NO TIC/TSC are needed.
        NativeQmdResourcePlan no_textures{};
        const auto empty_captured = guest_tables.Capture(no_textures, read_guest);
        assert(empty_captured && empty_captured->empty());
        no_textures.requires_tic_tsc = true;
        assert(!guest_tables.Capture(no_textures, read_guest));

        assert((*image)[0].has_sampler && (*image)[0].tic_index == 0);
        // Decoding admitted bytes must not invent Vulkan resources.
        // A malformed/writable/mismatched TSC must fail before the cache.
        const auto typed = guest_tables.DecodeAdmitted(textured, *image);
        assert(typed && typed->size() == 1 &&
               (*typed)[0].tic.Address() == texture_va &&
               (*typed)[0].sampler.has_value() &&
               (*typed)[0].kind == NativeQmdImageKind::SampledTexture &&
               !(*typed)[0].is_written);
        // Replay must also refuse a forged captured TSC with inverted LODs.
        auto invalid_lod_snapshot = *image;
        TSCEntry bad_lod = tsc;
        bad_lod.mipmap_filter.Assign(TextureMipmapFilter::Nearest);
        bad_lod.min_lod_clamp.Assign(0x200);
        bad_lod.max_lod_clamp.Assign(0x100);
        std::memcpy(invalid_lod_snapshot[0].tsc_words.data(), &bad_lod, sizeof(bad_lod));
        assert(!guest_tables.DecodeAdmitted(textured, invalid_lod_snapshot));
        // P2.2: native shader reflection must use the dimensions of the
        // SAME typed TIC before acquiring any shared Vulkan cache slot.
        layout.texture_descriptors[0].type = Shader::TextureType::Color2DRect;
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, *typed));
        // MSAA is an independent SPIR-V image type bit. Even matching TIC
        // dimensions must be refused when the shader expects other samples.
        layout.texture_descriptors[0].is_multisample = true;
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, *typed));
        auto msaa_view = *typed;
        msaa_view[0].tic.msaa_mode.Assign(MsaaMode::Msaa2x1);
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, msaa_view));
        layout.texture_descriptors[0].is_multisample = false;
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, msaa_view));
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, *typed));
        // Storage/image-buffer SPIR-V reflection has no multisample bit.
        // The native path must not create a mismatched VkImageView for it.
        Shader::Info storage_layout{};
        Shader::ImageDescriptor storage_desc{};
        storage_desc.count = 1;
        storage_desc.is_written = true;
        storage_desc.type = Shader::TextureType::Color2DRect;
        storage_layout.image_descriptors.push_back(storage_desc);
        auto storage_typed = *typed;
        storage_typed[0].kind = NativeQmdImageKind::StorageImage;
        storage_typed[0].is_written = true;
        storage_typed[0].sampler.reset();
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            storage_layout, storage_typed));
        storage_typed[0].tic.msaa_mode.Assign(MsaaMode::Msaa2x1);
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            storage_layout, storage_typed));
        storage_typed[0].tic.msaa_mode.Assign(MsaaMode::Msaa1x1);
        // A valid TIC dimension is not sufficient for typed SPIR-V
        // storage image descriptors; channel count and signedness matter.
        storage_layout.image_descriptors[0].is_integer = true;
        storage_layout.image_descriptors[0].format = Shader::ImageFormat::R8_UINT;
        storage_typed[0].tic.format.Assign(TextureFormat::R8);
        storage_typed[0].tic.r_type.Assign(ComponentType::UINT);
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            storage_layout, storage_typed));
        storage_typed[0].tic.r_type.Assign(ComponentType::SINT);
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            storage_layout, storage_typed));
        storage_layout.image_descriptors[0].format = Shader::ImageFormat::R8_SINT;
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            storage_layout, storage_typed));
        storage_layout.image_descriptors[0].format = Shader::ImageFormat::R32G32_UINT;
        storage_typed[0].tic.format.Assign(TextureFormat::R32G32);
        storage_typed[0].tic.r_type.Assign(ComponentType::UINT);
        storage_typed[0].tic.g_type.Assign(ComponentType::UINT);
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            storage_layout, storage_typed));
        storage_typed[0].tic.g_type.Assign(ComponentType::SINT);
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            storage_layout, storage_typed));
        storage_layout.image_descriptors[0].format =
            Shader::ImageFormat::R32G32B32A32_UINT;
        storage_typed[0].tic.format.Assign(TextureFormat::R32G32B32A32);
        storage_typed[0].tic.g_type.Assign(ComponentType::UINT);
        storage_typed[0].tic.b_type.Assign(ComponentType::UINT);
        storage_typed[0].tic.a_type.Assign(ComponentType::UINT);
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            storage_layout, storage_typed));
        storage_typed[0].tic.a_type.Assign(ComponentType::FLOAT);
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            storage_layout, storage_typed));
        Shader::Info buffer_layout{};
        Shader::TextureBufferDescriptor buffer_desc{};
        buffer_desc.count = 1;
        buffer_layout.texture_buffer_descriptors.push_back(buffer_desc);
        auto buffer_typed = *typed;
        buffer_typed[0].kind = NativeQmdImageKind::TextureBuffer;
        buffer_typed[0].sampler.reset();
        buffer_typed[0].tic.header_version.Assign(TICHeaderVersion::OneDBuffer);
        buffer_typed[0].tic.texture_type.Assign(TextureType::Texture1DBuffer);
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            buffer_layout, buffer_typed));
        buffer_typed[0].tic.msaa_mode.Assign(MsaaMode::Msaa2x1);
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            buffer_layout, buffer_typed));
        buffer_typed[0].tic.msaa_mode.Assign(MsaaMode::Msaa1x1);
        Shader::Info image_buffer_layout{};
        Shader::ImageBufferDescriptor image_buffer_desc{};
        image_buffer_desc.count = 1;
        image_buffer_desc.is_written = true;
        image_buffer_desc.is_integer = true;
        image_buffer_desc.format = Shader::ImageFormat::R16_SINT;
        image_buffer_layout.image_buffer_descriptors.push_back(image_buffer_desc);
        auto image_buffer_typed = buffer_typed;
        image_buffer_typed[0].kind = NativeQmdImageKind::ImageBuffer;
        image_buffer_typed[0].is_written = true;
        image_buffer_typed[0].tic.format.Assign(TextureFormat::R16);
        image_buffer_typed[0].tic.r_type.Assign(ComponentType::SINT);
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            image_buffer_layout, image_buffer_typed));
        image_buffer_typed[0].tic.r_type.Assign(ComponentType::UINT);
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            image_buffer_layout, image_buffer_typed));
        // The reflected SPIR-V scalar category must match the TIC even
        // when the dimensions and sampler ownership already match.
        auto integer_sampled = *typed;
        integer_sampled[0].tic.format.Assign(TextureFormat::R8);
        integer_sampled[0].tic.r_type.Assign(ComponentType::UINT);
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            layout, integer_sampled));
        layout.texture_descriptors[0].is_integer = true;
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(
            layout, integer_sampled));
        layout.texture_descriptors[0].is_integer = false;
        layout.texture_descriptors[0].type = Shader::TextureType::Color3D;
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, *typed));
        layout.texture_descriptors[0].type = Shader::TextureType::Color2D;
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, *typed));
        auto normalized_view = *typed;
        normalized_view[0].tic.normalized_coords.Assign(1);
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, normalized_view));
        layout.texture_descriptors[0].type = Shader::TextureType::Color2DRect;
        auto invalid_typed = *typed;
        invalid_typed[0].sampler.reset();
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, invalid_typed));
        invalid_typed = *typed;
        invalid_typed[0].kind = NativeQmdImageKind::StorageImage;
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, invalid_typed));
        invalid_typed = *typed;
        invalid_typed[0].tic.is_sparse.Assign(1);
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, invalid_typed));
        assert(!Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, {}));
        assert(Shader::Ampere::NativeQmdTypedImageLayoutMatches(layout, *typed));
        auto corrupted_record = *image;
        corrupted_record[0].is_written = true;
        assert(!guest_tables.DecodeAdmitted(textured, corrupted_record));
        corrupted_record = *image;
        corrupted_record[0].has_sampler = false;
        assert(!guest_tables.DecodeAdmitted(textured, corrupted_record));
        corrupted_record = *image;
        corrupted_record[0].tsc_words.fill(0);
        assert(!guest_tables.DecodeAdmitted(textured, corrupted_record));
        corrupted_record = *image;
        corrupted_record[0].raw_handle ^= 1;
        assert(!guest_tables.DecodeAdmitted(textured, corrupted_record));
        corrupted_record = *image;
        ++corrupted_record[0].tic_index;
        assert(!guest_tables.DecodeAdmitted(textured, corrupted_record));
        corrupted_record = *image;
        ++corrupted_record[0].tsc_index;
        assert(!guest_tables.DecodeAdmitted(textured, corrupted_record));
        auto other_plan = textured;
        other_plan.image_handles[0].primary_word = 1;
        assert(!guest_tables.DecodeAdmitted(other_plan, *image));
        other_plan = textured;
        other_plan.image_handles[0].primary_shift = 32;
        assert(!guest_tables.DecodeAdmitted(other_plan, *image));
        corrupted_record = *image;
        corrupted_record[0].tic_words.fill(0);
        assert(!guest_tables.DecodeAdmitted(textured, corrupted_record));
        // P2.2: a stale/forged raw TIC snapshot must not bypass the same
        // basic layout restrictions as CaptureAdmissible. Fail closed before
        // constructing any typed shared-cache view/sampler descriptor.
        const auto rejects_tic = [&](const TICEntry& candidate) {
            auto forged = *image;
            std::memcpy(forged[0].tic_words.data(), &candidate, sizeof(candidate));
            return !guest_tables.DecodeAdmitted(textured, forged);
        };
        auto forged_tic = tic;
        forged_tic.header_version.Assign(static_cast<TICHeaderVersion>(7));
        assert(rejects_tic(forged_tic));
        forged_tic = tic;
        forged_tic.is_sparse.Assign(1);
        assert(rejects_tic(forged_tic));
        forged_tic = tic;
        forged_tic.res_min_mip_level.Assign(2);
        assert(rejects_tic(forged_tic));
        forged_tic = tic;
        forged_tic.depth_minus_1.Assign(1); // 2D cannot be layered this way
        assert(rejects_tic(forged_tic));
        forged_tic = tic;
        forged_tic.header_version.Assign(TICHeaderVersion::OneDBuffer);
        assert(rejects_tic(forged_tic));
        forged_tic = tic;
        forged_tic.width_minus_one.Assign(16383);
        forged_tic.height_minus_1.Assign(8191);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(forged_tic));
        assert(rejects_tic(forged_tic)); // >64M texels on replay
        forged_tic = tic;
        forged_tic.msaa_mode.Assign(MsaaMode::Msaa4x4);
        forged_tic.width_minus_one.Assign(4095);
        forged_tic.height_minus_1.Assign(4095);
        assert(!Shader::Ampere::NativeQmdTicLayoutSupported(forged_tic));
        assert(rejects_tic(forged_tic)); // >4M multisampled texels
        forged_tic = tic;
        forged_tic.msaa_mode.Assign(static_cast<MsaaMode>(7));
        assert(rejects_tic(forged_tic)); // unknown multisample mode
        assert(!guest_tables.DecodeAdmitted(textured, {}));
        assert(guest_tables.DecodeAdmitted(textured, *image));
        // The second TIC/TSC read is now a streaming, allocation-free
        // comparison under TextureCache's channel mutex. A duplicate
        // descriptor must read both records, but a mismatch in the first
        // must stop before reading the second.
        auto duplicate_plan = textured;
        duplicate_plan.image_handles.push_back(textured.image_handles[0]);
        const auto duplicated = guest_tables.Capture(duplicate_plan, read_guest);
        assert(duplicated && duplicated->size() == 2);
        unsigned rereads{};
        const auto counted_read = [&](u64 addr, void* dst, std::size_t bytes) {
            ++rereads;
            return read_guest(addr, dst, bytes);
        };
        assert(guest_tables.MatchesSnapshot(duplicate_plan, *duplicated, counted_read));
        assert(rereads == 4); // two TICs + two TSCs
        auto stale_first = *duplicated;
        stale_first[0].tic_words[0] ^= 1;
        rereads = 0;
        assert(!guest_tables.MatchesSnapshot(duplicate_plan, stale_first, counted_read));
        assert(rereads == 2); // early reject; no second descriptor lookup
        rereads = 0;
        assert(!guest_tables.MatchesSnapshot(duplicate_plan, *image, counted_read));
        assert(rereads == 0); // mismatched span never touches guest memory
        auto oversize_plan = duplicate_plan;
        oversize_plan.image_handles.resize(257, textured.image_handles[0]);
        rereads = 0;
        assert(!guest_tables.MatchesSnapshot(
            oversize_plan, std::vector<Shader::Ampere::NativeQmdImageTableRecord>(257), counted_read));
        assert(rereads == 0);
        // TIC/TSC can mutate in guest memory independently of the channel
        // epoch. Do not accept a mixed or stale descriptor-table snapshot.
        assert(guest_tables.MatchesSnapshot(textured, *image, read_guest));
        tic.width_minus_one.Assign(64);
        assert(!guest_tables.MatchesSnapshot(textured, *image, read_guest));
        tic.width_minus_one.Assign(63);
        tsc.raw[1] ^= 1;
        assert(!guest_tables.MatchesSnapshot(textured, *image, read_guest));
        tsc.raw[1] ^= 1;
        assert(guest_tables.MatchesSnapshot(textured, *image, read_guest));
        assert(!guest_tables.MatchesSnapshot(
            textured, *image, [](u64, void*, std::size_t) { return false; }));
        auto changed_during_admission = guest_tables.CaptureAdmissible(
            textured, read_guest, [&](const TICEntry&) {
                tic.width_minus_one.Assign(65);
                return true;
            });
        assert(!changed_during_admission);
        tic.width_minus_one.Assign(63);
        assert(guest_tables.MatchesSnapshot(textured, *image, read_guest));
        tic.header_version.Assign(static_cast<TICHeaderVersion>(7));
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.header_version.Assign(TICHeaderVersion::BlockLinear);
        tic.is_sparse.Assign(1);
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.is_sparse.Assign(0);
        tic.res_min_mip_level.Assign(2);
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.res_min_mip_level.Assign(0);
        tic.depth_minus_1.Assign(1); // plain 2D must be one layer
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.depth_minus_1.Assign(0);
        tsc.raw.fill(0);
        assert(!NativeQmdSamplerSupported(tsc));
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tsc = valid_sampler;
        tsc.mag_filter.Assign(static_cast<TextureFilter>(0));
        assert(!NativeQmdSamplerSupported(tsc));
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tsc = valid_sampler;
        tsc.min_filter.Assign(static_cast<TextureFilter>(3));
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tsc = valid_sampler;
        tsc.mipmap_filter.Assign(static_cast<TextureMipmapFilter>(0));
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tsc = valid_sampler;
        tsc.reduction_filter.Assign(static_cast<SamplerReduction>(3));
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tsc = valid_sampler;
        tsc.wrap_u.Assign(WrapMode::MirrorOnceBorder);
        assert(!NativeQmdSamplerSupported(tsc));
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tsc = valid_sampler;
        tsc.wrap_v.Assign(WrapMode::MirrorOnceBorder);
        assert(!NativeQmdSamplerSupported(tsc));
        tsc = valid_sampler;
        tsc.wrap_p.Assign(WrapMode::MirrorOnceBorder);
        assert(!NativeQmdSamplerSupported(tsc));
        tsc = valid_sampler;
        assert(NativeQmdSamplerSupported(tsc));
        tic.msaa_mode.Assign(static_cast<MsaaMode>(7));
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.msaa_mode.Assign(MsaaMode::Msaa4x2_VC8);
        assert(guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.msaa_mode.Assign(MsaaMode::Msaa4x2_VC24);
        assert(guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.msaa_mode.Assign(static_cast<MsaaMode>(12));
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.msaa_mode.Assign(MsaaMode::Msaa2x2_VC4);
        assert(guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.msaa_mode.Assign(MsaaMode::Msaa2x2_VC12);
        assert(guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.msaa_mode.Assign(MsaaMode::Msaa1x1);
        tic.width_minus_one.Assign(16383);
        tic.height_minus_1.Assign(8191);
        assert(!guest_tables.CaptureAdmissible(textured, read_guest, admit));
        tic.width_minus_one.Assign(63);
        tic.height_minus_1.Assign(63);
        assert(!guest_tables.CaptureAdmissible(
            textured, read_guest, [&](const TICEntry&) { return false; }));
        assert(guest_tables.CaptureAdmissible(
            textured, read_guest, admit)); // no stale rejection state
    }
    return 0;
}
