;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <121, 103
	SUB <1, 1
	SUB @121, 103
	JMP -1, @-20
	SUB <1, 1
	SUB 12, @10
	SPL @12, #0
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SLT 261, 30
	SLT 261, 30
	ADD @121, 103
	SUB @121, 103
	SUB @121, 103
	JMP -1, @-20
	SUB -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @127, 106
	SUB 612, @10
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	SPL 780, 66
	SPL 780, 66
	ADD @121, 103
	DJN -2, @-0
	SUB @121, 103
	DJN -1, @-20
	DJN -2, @-0
	ADD 30, 9
	MOV -7, <-20
	JMN 162, 190
	SUB @121, 103
	SUB 162, 191
	SUB 162, 191
	SUB 162, 191
	DJN 14, @19
	JMN -2, @-0
	SUB @127, 106
	ADD @121, 103
	DJN 16, @19
	MOV -1, <-20
	MOV -1, <-20
	DJN -241, -30
