# VSD-SOC-Workshop
14 Day Workshop on RTL to GDSII Flow in VLSI System Design

## DAY 1 
![Screenshot (495)](https://github.com/user-attachments/assets/02abea0c-cd0d-4b07-954f-d6e5f027659c)

Basics of VLSI Soc Design and RTL to GDS flow was covered.  Running the design 'picorv32a' synthesis using OpenLANE flow and generate necessary outputs. Calculation of flop ratio and much more

![Screenshot (499)](https://github.com/user-attachments/assets/f11d34ac-cf89-4068-89fc-629e74bacda2)
![Screenshot (502)](https://github.com/user-attachments/assets/c19072b5-75c4-4b1b-8968-94a00654c024)
![Screenshot (503)](https://github.com/user-attachments/assets/e8d835f1-fe83-4d20-9c94-2910c87c80c7)
![Screenshot (504)](https://github.com/user-attachments/assets/d9059931-db86-4473-bc0e-c42f988cfeba)
![Screenshot (505)](https://github.com/user-attachments/assets/b32e11fb-9e99-4a97-b25f-33ccbdfe93fc)
![Screenshot (506)](https://github.com/user-attachments/assets/1f0ca0a7-61b3-4d92-a41e-e7409062bfe2)

**Flop Ratio calculated was 10.84296%**

![Screenshot (507)](https://github.com/user-attachments/assets/4d8c88ba-e186-4edd-bb3c-91af37d43883)
![Screenshot (508)](https://github.com/user-attachments/assets/d801f5f4-7e5a-412b-97c2-a78833939a9b)
![Screenshot (509)](https://github.com/user-attachments/assets/da041786-ed33-4a48-9588-ee84548fba2b)

## DAY 2 - Good Floorplan vs Bad Floorplan

![Screenshot (510)](https://github.com/user-attachments/assets/9ffb9c7a-4944-4b40-9c52-f48e720d26df)

![Screenshot (511)](https://github.com/user-attachments/assets/6db468ba-1c31-4b8c-9415-32ba615ea3fa)
![image](https://github.com/user-attachments/assets/a0dea2be-c197-4b38-9713-3f75c42e2757)

![Screenshot (515)](https://github.com/user-attachments/assets/7d8991a7-a90a-4d41-ad93-97ef999bda2c)
![Screenshot (516)](https://github.com/user-attachments/assets/fb5e9073-261e-4735-867a-d766846e5f9d)

**Areaof die in microns = 660.685âˆ—671.405 = 443587.2124 Square Microns**

![Screenshot (517)](https://github.com/user-attachments/assets/4a7109d2-7a57-44ca-a391-8f8d199597cf)

![Screenshot (518)](https://github.com/user-attachments/assets/fa1d70cc-ed43-491b-8d1f-3eeb5f2f5939)

![Screenshot (520)](https://github.com/user-attachments/assets/a1c34dff-3720-487f-9fde-9ffaef55df0f)
![Screenshot (521)](https://github.com/user-attachments/assets/a7057e0e-0c30-4e59-9ce7-83e55860bed8)
![Screenshot (522)](https://github.com/user-attachments/assets/803ddf97-564d-4341-a05a-097c8c0abd83)

![Screenshot (523)](https://github.com/user-attachments/assets/daf5b77f-11e7-4979-a391-2fe9d76c63a4)
![Screenshot (524)](https://github.com/user-attachments/assets/9b05d5c6-5923-429b-b553-c47ca8469251)
![Screenshot (525)](https://github.com/user-attachments/assets/2b04656f-5d5c-4021-b76d-c52472b6fd7f)
![Screenshot (526)](https://github.com/user-attachments/assets/8585cd39-1c9d-413c-9356-f820d501c010)

![Screenshot (527)](https://github.com/user-attachments/assets/7c36d3e2-010c-4e1e-85b1-103ac68de06b)
![image](https://github.com/user-attachments/assets/816a56bf-77a7-42e4-ab3a-d9e6543b33c1)

## DAY 3 - Design library cell using Magic Layout and ngspice characterization

![image](https://github.com/user-attachments/assets/a69e09b7-6b12-417d-9fc7-8f33e90d21b6)
![Screenshot (532)](https://github.com/user-attachments/assets/b1d07615-9a41-4141-8ebc-ef40c845b999)
![Screenshot (533)](https://github.com/user-attachments/assets/3f899ff3-b022-4043-a4dc-58b6f36d5eda)
![Screenshot (534)](https://github.com/user-attachments/assets/d233a7cc-288b-46bc-932b-648fff3a997c)
![Screenshot (535)](https://github.com/user-attachments/assets/cb2bb8ef-6ff3-46bf-a115-18b061a6e09d)
![Screenshot (536)](https://github.com/user-attachments/assets/3ac9afd7-affe-4898-99d9-f3436b9d42bf)
![Screenshot (537)](https://github.com/user-attachments/assets/83e79200-b07b-477a-8a9a-2811c8a7ac9c)
![Screenshot (538)](https://github.com/user-attachments/assets/a448d3c6-3bb9-4c6b-ae6b-1dd86140f0c7)
![Screenshot (539)](https://github.com/user-attachments/assets/f85b5843-4971-46bb-90e3-a49eedefbe19)

![Screenshot (541)](https://github.com/user-attachments/assets/4e3d3d98-25b5-43a1-afa7-bcad44c98995)
![Screenshot (542)](https://github.com/user-attachments/assets/78e06eac-19fa-4d15-87e8-0b0f48461b10)
![Screenshot (545)](https://github.com/user-attachments/assets/e55d6093-e2c2-45db-8ccd-fab7286648bf)

**Inverter In-Out Characteristics NGspice plot**

- Rise transition time = 
- Fall Transition Time =
- Rise Cell Delay =
- Fall Cell Delay =

![Screenshot (546)](https://github.com/user-attachments/assets/2af44456-5e53-4df3-a417-1a41def4e250)

![Screenshot (547)](https://github.com/user-attachments/assets/811a38b8-dedd-4f4a-a0b7-c4e10761b019)

![Screenshot (548)](https://github.com/user-attachments/assets/bd90e121-84e3-4cfe-acd7-427115b8f507)

![Screenshot (549)](https://github.com/user-attachments/assets/d3f8f7e5-c3e9-493c-aa0e-4c72f720ea63)
![Screenshot (550)](https://github.com/user-attachments/assets/768b9627-2644-4c9f-9cea-dafbb0d16358)
![Screenshot (551)](https://github.com/user-attachments/assets/74bd4f2a-0a23-40fc-930a-334a5325b42c)

![Screenshot (552)](https://github.com/user-attachments/assets/ade14950-325e-457b-9872-bd36b5f576b0)

![Screenshot (553)](https://github.com/user-attachments/assets/ac092c2c-ada8-40b1-b918-d317bfe95fd3)
![Screenshot (555)](https://github.com/user-attachments/assets/3d0ee353-deb5-46bf-8638-be4dd8ec4074)
![Screenshot (556)](https://github.com/user-attachments/assets/45aa95ca-0d93-46e6-9722-8e2c1616803c)
![Screenshot (557)](https://github.com/user-attachments/assets/4bb006b0-7327-477b-b2d6-369e825addbe)

![Screenshot (558)](https://github.com/user-attachments/assets/0db27ddb-6e82-4ae8-8aea-ac7d53186d51)
![Screenshot (559)](https://github.com/user-attachments/assets/13e2e947-7679-4af3-915a-04e918086b31)

**Day 4 - Pre-layout timing analysis and importance of good clock tree**
