###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       116560   # Number of WRITE/WRITEP commands
num_reads_done                 =      1768894   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1376845   # Number of read row buffer hits
num_read_cmds                  =      1768883   # Number of READ/READP commands
num_writes_done                =       116569   # Number of read requests issued
num_write_row_hits             =        75800   # Number of write row buffer hits
num_act_cmds                   =       436362   # Number of ACT commands
num_pre_cmds                   =       436336   # Number of PRE commands
num_ondemand_pres              =       410157   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9550631   # Cyles of rank active rank.0
rank_active_cycles.1           =      9402571   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       449369   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       597429   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1755315   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        57331   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18281   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12061   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9559   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6819   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4353   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3051   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2200   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1608   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14901   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           30   # Write cmd latency (cycles)
write_latency[80-99]           =           71   # Write cmd latency (cycles)
write_latency[100-119]         =          158   # Write cmd latency (cycles)
write_latency[120-139]         =          190   # Write cmd latency (cycles)
write_latency[140-159]         =          267   # Write cmd latency (cycles)
write_latency[160-179]         =          350   # Write cmd latency (cycles)
write_latency[180-199]         =          403   # Write cmd latency (cycles)
write_latency[200-]            =       115077   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       342829   # Read request latency (cycles)
read_latency[40-59]            =       150004   # Read request latency (cycles)
read_latency[60-79]            =       165449   # Read request latency (cycles)
read_latency[80-99]            =       108859   # Read request latency (cycles)
read_latency[100-119]          =        90959   # Read request latency (cycles)
read_latency[120-139]          =        82209   # Read request latency (cycles)
read_latency[140-159]          =        65773   # Read request latency (cycles)
read_latency[160-179]          =        56433   # Read request latency (cycles)
read_latency[180-199]          =        48679   # Read request latency (cycles)
read_latency[200-]             =       657686   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.81868e+08   # Write energy
read_energy                    =  7.13214e+09   # Read energy
act_energy                     =  1.19389e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.15697e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.86766e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95959e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8672e+09   # Active standby energy rank.1
average_read_latency           =      288.693   # Average read request latency (cycles)
average_interarrival           =      5.30369   # Average request interarrival latency (cycles)
total_energy                   =  2.19418e+10   # Total energy (pJ)
average_power                  =      2194.18   # Average power (mW)
average_bandwidth              =      16.0893   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       111644   # Number of WRITE/WRITEP commands
num_reads_done                 =      1764962   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1369777   # Number of read row buffer hits
num_read_cmds                  =      1764957   # Number of READ/READP commands
num_writes_done                =       111685   # Number of read requests issued
num_write_row_hits             =        71324   # Number of write row buffer hits
num_act_cmds                   =       438606   # Number of ACT commands
num_pre_cmds                   =       438574   # Number of PRE commands
num_ondemand_pres              =       412048   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9498246   # Cyles of rank active rank.0
rank_active_cycles.1           =      9468320   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       501754   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       531680   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1747250   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        54095   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18287   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12157   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9753   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7229   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4922   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3300   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2467   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1811   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15462   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           33   # Write cmd latency (cycles)
write_latency[80-99]           =           89   # Write cmd latency (cycles)
write_latency[100-119]         =          139   # Write cmd latency (cycles)
write_latency[120-139]         =          220   # Write cmd latency (cycles)
write_latency[140-159]         =          291   # Write cmd latency (cycles)
write_latency[160-179]         =          434   # Write cmd latency (cycles)
write_latency[180-199]         =          534   # Write cmd latency (cycles)
write_latency[200-]            =       109879   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       360768   # Read request latency (cycles)
read_latency[40-59]            =       159938   # Read request latency (cycles)
read_latency[60-79]            =       183132   # Read request latency (cycles)
read_latency[80-99]            =       120115   # Read request latency (cycles)
read_latency[100-119]          =        99178   # Read request latency (cycles)
read_latency[120-139]          =        89940   # Read request latency (cycles)
read_latency[140-159]          =        70839   # Read request latency (cycles)
read_latency[160-179]          =        59189   # Read request latency (cycles)
read_latency[180-199]          =        50625   # Read request latency (cycles)
read_latency[200-]             =       571228   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.57327e+08   # Write energy
read_energy                    =  7.11631e+09   # Read energy
act_energy                     =  1.20003e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.40842e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.55206e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92691e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90823e+09   # Active standby energy rank.1
average_read_latency           =      240.407   # Average read request latency (cycles)
average_interarrival           =      5.32841   # Average request interarrival latency (cycles)
total_energy                   =  2.19095e+10   # Total energy (pJ)
average_power                  =      2190.95   # Average power (mW)
average_bandwidth              =      16.0141   # Average bandwidth
