vhdl xil_defaultlib  \
"../../../bd/MIPS_Design/ip/MIPS_Design_File_Register_0_0/sim/MIPS_Design_File_Register_0_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_IM_0_0/sim/MIPS_Design_IM_0_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_DM_0_0/sim/MIPS_Design_DM_0_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_PC_0_0/sim/MIPS_Design_PC_0_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_Control_Unit_0_0/sim/MIPS_Design_Control_Unit_0_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_ALU_0_0/sim/MIPS_Design_ALU_0_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_mux_2x1_1_0/sim/MIPS_Design_mux_2x1_1_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_mux_2x1_4_0/sim/MIPS_Design_mux_2x1_4_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_Sign_Extention_0_0/sim/MIPS_Design_Sign_Extention_0_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_PC_Adder_0_0/sim/MIPS_Design_PC_Adder_0_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_ALU_Control_0_0/sim/MIPS_Design_ALU_Control_0_0.vhd" \
"../../../bd/MIPS_Design/sim/MIPS_Design.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_mux_addr_0_0/sim/MIPS_Design_mux_addr_0_0.vhd" \
"../../../bd/MIPS_Design/ip/MIPS_Design_mux_2x1_2_1/sim/MIPS_Design_mux_2x1_2_1.vhd" \

nosort
