// Seed: 809572444
module module_0;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    output uwire id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9
);
  wire id_11;
  assign id_5 = 1;
  generate
    id_12(
        .id_0(id_8), .id_1(1), .id_2(1)
    );
    uwire id_13 = 1'd0 === 1;
    assign id_5 = 1'b0;
    uwire id_14;
  endgenerate
  xnor (id_5, id_7, id_8, id_9);
  assign id_13 = id_7;
  wire id_15;
  wire id_16;
  assign id_14 = id_8;
  module_0();
endmodule
