digraph "CFG for '_Z6EvolvePiS_i' function" {
	label="CFG for '_Z6EvolvePiS_i' function";

	Node0x4dece90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = add nuw nsw i32 %4, 1\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %7 = add nuw nsw i32 %6, 1\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 2, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = add i32 %14, %6\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %17 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 4, !range !5, !invariant.load !6\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = add i32 %21, %4\l  %23 = mul nsw i32 %15, %2\l  %24 = add nsw i32 %23, %22\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %28 = sitofp i32 %27 to float\l  %29 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %7, i32 %5\l  store float %28, float addrspace(3)* %29, align 4, !tbaa !11\l  %30 = icmp eq i32 %4, 0\l  %31 = icmp eq i32 %6, 0\l  %32 = select i1 %30, i1 %31, i1 false\l  br i1 %32, label %33, label %60\l|{<s0>T|<s1>F}}"];
	Node0x4dece90:s0 -> Node0x4def860;
	Node0x4dece90:s1 -> Node0x4def8f0;
	Node0x4def860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%33:\l33:                                               \l  %34 = add nsw i32 %14, -1\l  %35 = mul nsw i32 %34, %2\l  %36 = add nsw i32 %35, %21\l  %37 = add nsw i32 %36, -1\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %38\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %41 = sitofp i32 %40 to float\l  store float %41, float addrspace(3)* getelementptr inbounds ([18 x [18 x\l... float]], [18 x [18 x float]] addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0,\l... i32 0, i32 0), align 16, !tbaa !11\l  %42 = add nsw i32 %36, 16\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %43\l  %45 = load i32, i32 addrspace(1)* %44, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %46 = sitofp i32 %45 to float\l  store float %46, float addrspace(3)* getelementptr inbounds ([18 x [18 x\l... float]], [18 x [18 x float]] addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0,\l... i32 0, i32 17), align 4, !tbaa !11\l  %47 = add nsw i32 %14, 16\l  %48 = mul nsw i32 %47, %2\l  %49 = add nsw i32 %48, %21\l  %50 = add nsw i32 %49, -1\l  %51 = sext i32 %50 to i64\l  %52 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %51\l  %53 = load i32, i32 addrspace(1)* %52, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %54 = sitofp i32 %53 to float\l  store float %54, float addrspace(3)* getelementptr inbounds ([18 x [18 x\l... float]], [18 x [18 x float]] addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0,\l... i32 17, i32 0), align 8, !tbaa !11\l  %55 = add nsw i32 %49, 16\l  %56 = sext i32 %55 to i64\l  %57 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %56\l  %58 = load i32, i32 addrspace(1)* %57, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %59 = sitofp i32 %58 to float\l  store float %59, float addrspace(3)* getelementptr inbounds ([18 x [18 x\l... float]], [18 x [18 x float]] addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0,\l... i32 17, i32 17), align 4, !tbaa !11\l  br label %60\l}"];
	Node0x4def860 -> Node0x4def8f0;
	Node0x4def8f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%60:\l60:                                               \l  %61 = icmp sgt i32 %22, 0\l  %62 = and i1 %30, %61\l  br i1 %62, label %63, label %70\l|{<s0>T|<s1>F}}"];
	Node0x4def8f0:s0 -> Node0x4df3900;
	Node0x4def8f0:s1 -> Node0x4df3950;
	Node0x4df3900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%63:\l63:                                               \l  %64 = add nsw i32 %24, -1\l  %65 = sext i32 %64 to i64\l  %66 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %65\l  %67 = load i32, i32 addrspace(1)* %66, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %68 = sitofp i32 %67 to float\l  %69 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %7, i32 0\l  store float %68, float addrspace(3)* %69, align 8, !tbaa !11\l  br label %70\l}"];
	Node0x4df3900 -> Node0x4df3950;
	Node0x4df3950 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%70:\l70:                                               \l  %71 = add nsw i32 %2, -1\l  %72 = icmp slt i32 %22, %71\l  %73 = icmp eq i32 %5, 16\l  %74 = select i1 %72, i1 %73, i1 false\l  br i1 %74, label %75, label %82\l|{<s0>T|<s1>F}}"];
	Node0x4df3950:s0 -> Node0x4df4370;
	Node0x4df3950:s1 -> Node0x4df43c0;
	Node0x4df4370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%75:\l75:                                               \l  %76 = add nsw i32 %24, 1\l  %77 = sext i32 %76 to i64\l  %78 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %77\l  %79 = load i32, i32 addrspace(1)* %78, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %80 = sitofp i32 %79 to float\l  %81 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %7, i32 17\l  store float %80, float addrspace(3)* %81, align 4, !tbaa !11\l  br label %82\l}"];
	Node0x4df4370 -> Node0x4df43c0;
	Node0x4df43c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%82:\l82:                                               \l  %83 = icmp sgt i32 %15, 0\l  %84 = and i1 %31, %83\l  br i1 %84, label %85, label %94\l|{<s0>T|<s1>F}}"];
	Node0x4df43c0:s0 -> Node0x4df4a80;
	Node0x4df43c0:s1 -> Node0x4df4ad0;
	Node0x4df4a80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%85:\l85:                                               \l  %86 = add nsw i32 %15, -1\l  %87 = mul nsw i32 %86, %2\l  %88 = add nsw i32 %87, %22\l  %89 = sext i32 %88 to i64\l  %90 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %89\l  %91 = load i32, i32 addrspace(1)* %90, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %92 = sitofp i32 %91 to float\l  %93 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 0, i32 %5\l  store float %92, float addrspace(3)* %93, align 4, !tbaa !11\l  br label %94\l}"];
	Node0x4df4a80 -> Node0x4df4ad0;
	Node0x4df4ad0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%94:\l94:                                               \l  %95 = icmp slt i32 %15, %71\l  %96 = icmp eq i32 %7, 16\l  %97 = select i1 %95, i1 %96, i1 false\l  br i1 %97, label %98, label %107\l|{<s0>T|<s1>F}}"];
	Node0x4df4ad0:s0 -> Node0x4df5360;
	Node0x4df4ad0:s1 -> Node0x4df53b0;
	Node0x4df5360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%98:\l98:                                               \l  %99 = add nsw i32 %15, 1\l  %100 = mul nsw i32 %99, %2\l  %101 = add nsw i32 %100, %22\l  %102 = sext i32 %101 to i64\l  %103 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %102\l  %104 = load i32, i32 addrspace(1)* %103, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %105 = sitofp i32 %104 to float\l  %106 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 17, i32 %5\l  store float %105, float addrspace(3)* %106, align 4, !tbaa !11\l  br label %107\l}"];
	Node0x4df5360 -> Node0x4df53b0;
	Node0x4df53b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%107:\l107:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %108 = select i1 %83, i1 %95, i1 false\l  %109 = select i1 %108, i1 %61, i1 false\l  %110 = select i1 %109, i1 %72, i1 false\l  br i1 %110, label %111, label %157\l|{<s0>T|<s1>F}}"];
	Node0x4df53b0:s0 -> Node0x4df5f10;
	Node0x4df53b0:s1 -> Node0x4df5f60;
	Node0x4df5f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%111:\l111:                                              \l  %112 = load float, float addrspace(3)* %29, align 4, !tbaa !11\l  %113 = fptosi float %112 to i32\l  %114 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %6, i32 %5\l  %115 = load float, float addrspace(3)* %114, align 4, !tbaa !11\l  %116 = fptosi float %115 to i32\l  %117 = add nuw nsw i32 %4, 2\l  %118 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %6, i32 %117\l  %119 = load float, float addrspace(3)* %118, align 4, !tbaa !11\l  %120 = fptosi float %119 to i32\l  %121 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %7, i32 %117\l  %122 = load float, float addrspace(3)* %121, align 4, !tbaa !11\l  %123 = fptosi float %122 to i32\l  %124 = add nuw nsw i32 %6, 2\l  %125 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %124, i32 %117\l  %126 = load float, float addrspace(3)* %125, align 4, !tbaa !11\l  %127 = fptosi float %126 to i32\l  %128 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %124, i32 %5\l  %129 = load float, float addrspace(3)* %128, align 4, !tbaa !11\l  %130 = fptosi float %129 to i32\l  %131 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %124, i32 %4\l  %132 = load float, float addrspace(3)* %131, align 4, !tbaa !11\l  %133 = fptosi float %132 to i32\l  %134 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %7, i32 %4\l  %135 = load float, float addrspace(3)* %134, align 4, !tbaa !11\l  %136 = fptosi float %135 to i32\l  %137 = getelementptr inbounds [18 x [18 x float]], [18 x [18 x float]]\l... addrspace(3)* @_ZZ6EvolvePiS_iE5sdata, i32 0, i32 %6, i32 %4\l  %138 = load float, float addrspace(3)* %137, align 4, !tbaa !11\l  %139 = fptosi float %138 to i32\l  %140 = add nsw i32 %120, %116\l  %141 = add nsw i32 %140, %123\l  %142 = add nsw i32 %141, %127\l  %143 = add nsw i32 %142, %130\l  %144 = add nsw i32 %143, %133\l  %145 = add nsw i32 %144, %136\l  %146 = add nsw i32 %145, %139\l  %147 = icmp eq i32 %146, 3\l  br i1 %147, label %154, label %148\l|{<s0>T|<s1>F}}"];
	Node0x4df5f10:s0 -> Node0x4df7980;
	Node0x4df5f10:s1 -> Node0x4df79d0;
	Node0x4df79d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%148:\l148:                                              \l  %149 = icmp eq i32 %113, 1\l  %150 = and i32 %146, -2\l  %151 = icmp eq i32 %150, 2\l  %152 = zext i1 %151 to i32\l  %153 = select i1 %149, i32 %152, i32 %113\l  br label %154\l}"];
	Node0x4df79d0 -> Node0x4df7980;
	Node0x4df7980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%154:\l154:                                              \l  %155 = phi i32 [ 1, %111 ], [ %153, %148 ]\l  %156 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %25\l  store i32 %155, i32 addrspace(1)* %156, align 4, !tbaa !7\l  br label %157\l}"];
	Node0x4df7980 -> Node0x4df5f60;
	Node0x4df5f60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%157:\l157:                                              \l  ret void\l}"];
}
