// Seed: 827871644
module module_0;
  assign id_1 = 1'd0;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  always_latch $display(id_1);
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri1 id_4
);
  wire id_6;
  assign id_1 = -1;
  wire id_7;
  module_0 modCall_1 ();
  assign id_1 = 1;
endmodule
module module_2;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(-1'b0),
      .id_1(),
      .id_2(1),
      .id_3(id_2),
      .id_4(id_2),
      .id_5(id_1),
      .id_6(-1),
      .id_7(-1),
      .id_8(id_1)
  );
endmodule
