INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_vector_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cg_vector_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_scalar_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cg_scalar_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_scalar_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cg_scalar_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_scalar_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cg_vector_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_vect_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector_by_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cg_top
WARNING: [VRFC 10-756] identifier fifo_o_valid is used before its declaration [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:239]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.srcs/sim_1/new/cg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/CG_Project/project_cg/project_cg.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
