#-----------------------------------------------------------
# Vivado v2012.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:17:28 MST 2012
# Start of session at: Wed Feb 20 09:28:58 2013
# Process ID: 6201
# Log file: /home/shep/projects/hotline/vivado/vivado.log
# Journal file: /home/shep/projects/hotline/vivado/vivado.jou
#-----------------------------------------------------------
source "/home/shep/.Xilinx/Vivado/init.tcl"
start_gui
open_project /home/shep/projects/hotline/vivado/hkp1/hkp1.xpr
connect_hw_server -host localhost -port 50001
current_hw_target [get_hw_targets */digilent_plugin/SN:210203338864]
open_hw_target
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/shep/projects/hotline/vivado/hkp1/hkp1.runs/impl_1/fpgaTop.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {/home/shep/projects/hotline/vivado/hkp1/hkp1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property CONTROL.TRIGGER_POSITION 128 [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name netlist_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0_0 labtools_ilalib_v2
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0_0]
set_property port_width 1 [get_debug_ports u_ila_0_0/CLK]
connect_debug_port u_ila_0_0/CLK [get_nets [list ftop/sys1_clk_O ]]
set_property port_width 4 [get_debug_ports u_ila_0_0/PROBE0]
connect_debug_port u_ila_0_0/PROBE0 [get_nets [list {ftop/l2P/egPtr[0]} {ftop/l2P/egPtr[1]} {ftop/l2P/egPtr[2]} {ftop/l2P/egPtr[3]} ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 4 [get_debug_ports u_ila_0_0/PROBE1]
connect_debug_port u_ila_0_0/PROBE1 [get_nets [list {ftop/l2P/igPtr[0]} {ftop/l2P/igPtr[1]} {ftop/l2P/igPtr[2]} {ftop/l2P/igPtr[3]} ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 2 [get_debug_ports u_ila_0_0/PROBE2]
connect_debug_port u_ila_0_0/PROBE2 [get_nets [list {ftop/crt2axi/cmdAdrRemain[0]} {ftop/crt2axi/cmdAdrRemain[1]} ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE3]
connect_debug_port u_ila_0_0/PROBE3 [get_nets [list ftop/l2qc_inF/CAN_FIRE_RL_l2qc_unfunnel ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE4]
connect_debug_port u_ila_0_0/PROBE4 [get_nets [list ftop/crt2axi/crtBusy ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE5]
connect_debug_port u_ila_0_0/PROBE5 [get_nets [list ftop/crt2axi/crtRespF/crtRespF_FULL_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE6]
connect_debug_port u_ila_0_0/PROBE6 [get_nets [list ftop/qcl2_inF/DEQ ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE7]
connect_debug_port u_ila_0_0/PROBE7 [get_nets [list ftop/l2P/dgRxF/dgRxF_FULL_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE8]
connect_debug_port u_ila_0_0/PROBE8 [get_nets [list ftop/l2P/dgTxF/dgTxF_EMPTY_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE9]
connect_debug_port u_ila_0_0/PROBE9 [get_nets [list ftop/l2P/egPDU ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE10]
connect_debug_port u_ila_0_0/PROBE10 [get_nets [list ftop/l2qc_inF/EMPTY_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE11]
connect_debug_port u_ila_0_0/PROBE11 [get_nets [list ftop/l2P/igL2Hdr ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE12]
connect_debug_port u_ila_0_0/PROBE12 [get_nets [list ftop/l2P/igSAF/igSAF_EMPTY_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE13]
connect_debug_port u_ila_0_0/PROBE13 [get_nets [list ftop/l2qc_inF/l2qc_outF_ENQ ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE14]
connect_debug_port u_ila_0_0/PROBE14 [get_nets [list ftop/l2P/l2RxF/l2RxF_EMPTY_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE15]
connect_debug_port u_ila_0_0/PROBE15 [get_nets [list ftop/l2P/l2TxF/l2TxF_FULL_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE16]
connect_debug_port u_ila_0_0/PROBE16 [get_nets [list ftop/qcl2_inF/qcl2_inF_EMPTY_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE17]
connect_debug_port u_ila_0_0/PROBE17 [get_nets [list ftop/qcl2_inF/qcl2_inF_FULL_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE18]
connect_debug_port u_ila_0_0/PROBE18 [get_nets [list ftop/crt2axi/crtRespF/qcl2_inF_FULL_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE19]
connect_debug_port u_ila_0_0/PROBE19 [get_nets [list ftop/qcl2_outF/qcl2_outF_EMPTY_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE20]
connect_debug_port u_ila_0_0/PROBE20 [get_nets [list ftop/qcl2_outF/qcl2_outF_FULL_N ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE21]
connect_debug_port u_ila_0_0/PROBE21 [get_nets [list ftop/crt2axi/rspActive ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE22]
connect_debug_port u_ila_0_0/PROBE22 [get_nets [list ftop/a4ls/a4l_a4wrData_fifof/WILL_FIRE_RL_a4l_cfwr ]]
create_debug_port u_ila_0_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0_0/PROBE23]
connect_debug_port u_ila_0_0/PROBE23 [get_nets [list ftop/l2P/igSAF/WILL_FIRE_RL_l2_ingress_header ]]
save_constraints
implement_debug_core
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices] 0]
run_hw_ila hw_ila_1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name netlist_1
delete_debug_core [get_debug_cores {u_ila_0_0 }]
create_debug_core u_ila_0 labtools_ilalib_v2
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/CLK]
connect_debug_port u_ila_0/CLK [get_nets [list ftop/sys1_clk_O ]]
set_property port_width 2 [get_debug_ports u_ila_0/PROBE0]
connect_debug_port u_ila_0/PROBE0 [get_nets [list {ftop/crt2axi/cmdAdrRemain[0]} {ftop/crt2axi/cmdAdrRemain[1]} ]]
create_debug_port u_ila_0 PROBE
set_property port_width 4 [get_debug_ports u_ila_0/PROBE1]
connect_debug_port u_ila_0/PROBE1 [get_nets [list {ftop/l2P/igPtr[0]} {ftop/l2P/igPtr[1]} {ftop/l2P/igPtr[2]} {ftop/l2P/igPtr[3]} ]]
create_debug_port u_ila_0 PROBE
set_property port_width 16 [get_debug_ports u_ila_0/PROBE2]
connect_debug_port u_ila_0/PROBE2 [get_nets [list {ftop/l2P/dgTxCount[0]} {ftop/l2P/dgTxCount[1]} {ftop/l2P/dgTxCount[2]} {ftop/l2P/dgTxCount[3]} {ftop/l2P/dgTxCount[4]} {ftop/l2P/dgTxCount[5]} {ftop/l2P/dgTxCount[6]} {ftop/l2P/dgTxCount[7]} {ftop/l2P/dgTxCount[8]} {ftop/l2P/dgTxCount[9]} {ftop/l2P/dgTxCount[10]} {ftop/l2P/dgTxCount[11]} {ftop/l2P/dgTxCount[12]} {ftop/l2P/dgTxCount[13]} {ftop/l2P/dgTxCount[14]} {ftop/l2P/dgTxCount[15]} ]]
create_debug_port u_ila_0 PROBE
set_property port_width 4 [get_debug_ports u_ila_0/PROBE3]
connect_debug_port u_ila_0/PROBE3 [get_nets [list {ftop/l2P/egPtr[0]} {ftop/l2P/egPtr[1]} {ftop/l2P/egPtr[2]} {ftop/l2P/egPtr[3]} ]]
create_debug_port u_ila_0 PROBE
set_property port_width 16 [get_debug_ports u_ila_0/PROBE4]
connect_debug_port u_ila_0/PROBE4 [get_nets [list {ftop/l2P/dgRxCount[0]} {ftop/l2P/dgRxCount[1]} {ftop/l2P/dgRxCount[2]} {ftop/l2P/dgRxCount[3]} {ftop/l2P/dgRxCount[4]} {ftop/l2P/dgRxCount[5]} {ftop/l2P/dgRxCount[6]} {ftop/l2P/dgRxCount[7]} {ftop/l2P/dgRxCount[8]} {ftop/l2P/dgRxCount[9]} {ftop/l2P/dgRxCount[10]} {ftop/l2P/dgRxCount[11]} {ftop/l2P/dgRxCount[12]} {ftop/l2P/dgRxCount[13]} {ftop/l2P/dgRxCount[14]} {ftop/l2P/dgRxCount[15]} ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE5]
connect_debug_port u_ila_0/PROBE5 [get_nets [list ftop/crt2axi/CAN_FIRE_RL_a4l_a4rdResp_do_enq0 ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE6]
connect_debug_port u_ila_0/PROBE6 [get_nets [list ftop/l2qc_inF/CAN_FIRE_RL_l2qc_unfunnel ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE7]
connect_debug_port u_ila_0/PROBE7 [get_nets [list ftop/l2P/CAN_FIRE_RL_mkConnectionGetPut ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE8]
connect_debug_port u_ila_0/PROBE8 [get_nets [list ftop/l2P/CAN_FIRE_RL_mkConnectionGetPut_1 ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE9]
connect_debug_port u_ila_0/PROBE9 [get_nets [list ftop/crt2axi/CAN_FIRE_RL_mkConnectionGetPut_2 ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE10]
connect_debug_port u_ila_0/PROBE10 [get_nets [list ftop/crt2axi/CAN_FIRE_RL_mkConnectionGetPut_3 ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE11]
connect_debug_port u_ila_0/PROBE11 [get_nets [list ftop/l2P/CAN_FIRE_RL_mkConnectionGetPut_4 ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE12]
connect_debug_port u_ila_0/PROBE12 [get_nets [list ftop/crt2axi/crt2axi_RDY_crtS0_request_put ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE13]
connect_debug_port u_ila_0/PROBE13 [get_nets [list ftop/crt2axi/crt2axi_RDY_crtS0_response_get ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE14]
connect_debug_port u_ila_0/PROBE14 [get_nets [list ftop/crt2axi/crtBusy ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE15]
connect_debug_port u_ila_0/PROBE15 [get_nets [list ftop/crt2axi/crtRespF/crtRespF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE16]
connect_debug_port u_ila_0/PROBE16 [get_nets [list ftop/qcl2_inF/DEQ ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE17]
connect_debug_port u_ila_0/PROBE17 [get_nets [list ftop/l2P/dgTxF/dgTxF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE18]
connect_debug_port u_ila_0/PROBE18 [get_nets [list ftop/l2P/egPDU ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE19]
connect_debug_port u_ila_0/PROBE19 [get_nets [list ftop/l2qc_inF/EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE20]
connect_debug_port u_ila_0/PROBE20 [get_nets [list ftop/crt2axi/I1 ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE21]
connect_debug_port u_ila_0/PROBE21 [get_nets [list ftop/l2P/igL2Hdr ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE22]
connect_debug_port u_ila_0/PROBE22 [get_nets [list ftop/l2P/igSAF/igSAF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE23]
connect_debug_port u_ila_0/PROBE23 [get_nets [list ftop/l2P/l2P_RDY_client_request_get ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE24]
connect_debug_port u_ila_0/PROBE24 [get_nets [list ftop/l2P/l2P_RDY_client_response_put ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE25]
connect_debug_port u_ila_0/PROBE25 [get_nets [list ftop/l2P/l2P_RDY_server_request_put ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE26]
connect_debug_port u_ila_0/PROBE26 [get_nets [list ftop/l2P/l2P_RDY_server_response_get ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE27]
connect_debug_port u_ila_0/PROBE27 [get_nets [list ftop/l2qc_inF/l2qc_outF_ENQ ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE28]
connect_debug_port u_ila_0/PROBE28 [get_nets [list ftop/l2P/l2RxF/l2RxF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE29]
connect_debug_port u_ila_0/PROBE29 [get_nets [list ftop/l2P/l2TxF/l2TxF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE30]
connect_debug_port u_ila_0/PROBE30 [get_nets [list ftop/qcl2_inF/qcl2_inF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE31]
connect_debug_port u_ila_0/PROBE31 [get_nets [list ftop/qcl2_inF/qcl2_inF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE32]
connect_debug_port u_ila_0/PROBE32 [get_nets [list ftop/crt2axi/crtRespF/qcl2_inF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE33]
connect_debug_port u_ila_0/PROBE33 [get_nets [list ftop/qcl2_outF/qcl2_outF_EMPTY_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE34]
connect_debug_port u_ila_0/PROBE34 [get_nets [list ftop/qcl2_outF/qcl2_outF_FULL_N ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE35]
connect_debug_port u_ila_0/PROBE35 [get_nets [list ftop/crt2axi/rspActive ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE36]
connect_debug_port u_ila_0/PROBE36 [get_nets [list ftop/l2P/sENQ ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE37]
connect_debug_port u_ila_0/PROBE37 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4rdAddr_do_deq ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE38]
connect_debug_port u_ila_0/PROBE38 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4rdAddr_fifof_both ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE39]
connect_debug_port u_ila_0/PROBE39 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4rdAddr_fifof_decCtr ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE40]
connect_debug_port u_ila_0/PROBE40 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4rdAddr_fifof_incCtr ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE41]
connect_debug_port u_ila_0/PROBE41 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4wrAddr_do_deq ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE42]
connect_debug_port u_ila_0/PROBE42 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4wrAddr_fifof_both ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE43]
connect_debug_port u_ila_0/PROBE43 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4wrAddr_fifof_decCtr ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE44]
connect_debug_port u_ila_0/PROBE44 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4wrAddr_fifof_incCtr ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE45]
connect_debug_port u_ila_0/PROBE45 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4wrData_do_deq ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE46]
connect_debug_port u_ila_0/PROBE46 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4wrData_fifof_both ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE47]
connect_debug_port u_ila_0/PROBE47 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4wrData_fifof_decCtr ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE48]
connect_debug_port u_ila_0/PROBE48 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_a4l_a4wrData_fifof_incCtr ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE49]
connect_debug_port u_ila_0/PROBE49 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_cmd_crh ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE50]
connect_debug_port u_ila_0/PROBE50 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_cmd_nop ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE51]
connect_debug_port u_ila_0/PROBE51 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_cmd_read ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE52]
connect_debug_port u_ila_0/PROBE52 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_cmd_write ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE53]
connect_debug_port u_ila_0/PROBE53 [get_nets [list ftop/l2P/WILL_FIRE_RL_l2_egress_header ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE54]
connect_debug_port u_ila_0/PROBE54 [get_nets [list ftop/l2P/WILL_FIRE_RL_l2_egress_payload ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE55]
connect_debug_port u_ila_0/PROBE55 [get_nets [list ftop/l2P/WILL_FIRE_RL_l2_ingress_header ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE56]
connect_debug_port u_ila_0/PROBE56 [get_nets [list ftop/l2P/WILL_FIRE_RL_l2_ingress_payload ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE57]
connect_debug_port u_ila_0/PROBE57 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_rsp_nop ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE58]
connect_debug_port u_ila_0/PROBE58 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_rsp_read ]]
create_debug_port u_ila_0 PROBE
set_property port_width 1 [get_debug_ports u_ila_0/PROBE59]
connect_debug_port u_ila_0/PROBE59 [get_nets [list ftop/crt2axi/WILL_FIRE_RL_rsp_write ]]
save_constraints
implement_debug_core
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices] 0]
run_hw_ila hw_ila_1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
