# RTL-designs-basys3
This repository contains RTL design and verification of digital circuits in Verilog, tested in simulation and implemented on the Basys-3 FPGA board.  
Each design includes RTL code, testbench, simulation waveform, and hardware proof.  
