---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                               418106015200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    18244400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   17254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    45611                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     11078942                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21991442                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      18146000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               418137237600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    31222400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   16340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    78056                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      8666544                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                19354044                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      31302000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               418141714000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     4476400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    7701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    11191                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       805998                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2920998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       4383500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               418280201600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   138487600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   43002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    78152                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               268067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles        418194240                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles         418269100                       # Total number of cycles.
system.systolic_array_acc.tickCycles            74860                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    220428184                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               343458184                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     138542500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               419151851600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   871650000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   19026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  2179125                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     53295950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   41955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               242093450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     871693000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               419154425200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2573600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      19                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6434                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       498750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1038750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2284000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               419788718000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   634292800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    1897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1585732                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     27296250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               121391250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     634584500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               420528738400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   740020400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    1052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    58172                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              1791879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles          1656105                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           2250553                       # Total number of cycles.
system.systolic_array_acc.tickCycles           594448                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    798176743                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   94320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1222616743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     739605000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               421402095600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   873357200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  2183393                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     62665550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               246963050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     873019000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               421404968800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2873200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     7183                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       674250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1439250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3629000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               422038356400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   633387600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      22                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1583469                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     27603750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               120731250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     633378000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               422163210000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   124853600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           61440                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                113362                       # Total accelerator cycles
system.switch_cpus.idleCycles                   17631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    28854                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               283280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     71530400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                98620400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     124854500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               422163240800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       30800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       77                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               422165716800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2476000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      73                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6190                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       257000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      70000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  572000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2222500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               422166532800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      816000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      15                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2040                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       217000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  487000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1000000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               422562075600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   395542800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      46                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    26215                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               962642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles          1706034                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           2039261                       # Total number of cycles.
system.systolic_array_acc.tickCycles           333227                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    324225296                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   39950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               504000296                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     394977500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               422924128000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   362052400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                  157907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   905131                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     40510846                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               138453346                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     361978000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               422926657600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2529600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       3                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6324                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       351900                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  644400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3011000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               423112697600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   186040000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   465100                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      9030600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                55628100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     186249500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               423916237600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   803540000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      56                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    38130                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              1970720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           687846                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           1354340                       # Total number of cycles.
system.systolic_array_acc.tickCycles           666494                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    776630613                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   99170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1222895613                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     802953500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               424277142400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   360904800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                  161663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   902262                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     41812198                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               139664698                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     360824000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               424279304400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2162000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      21                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5405                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       159500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      80000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  519500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2832500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               424464980400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   185676000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   464190                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      8941300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                55448800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     185009000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               424523024000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    58043600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           30720                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 55226                       # Total accelerator cycles
system.switch_cpus.idleCycles                      38                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     7099                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               138010                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     35087000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                47079500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      58401500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               424523055600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       31600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       79                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               424525418000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2362400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      10                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5906                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       224500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  517000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2466000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               424526260400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      842400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      15                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2106                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       202500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  495000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1060000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               425086322000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   560061600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      56                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    86486                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              1313668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           769776                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           1172071                       # Total number of cycles.
system.systolic_array_acc.tickCycles           402295                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    820275439                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  103140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1284405439                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     559571500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               425407632400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   321310400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       8                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   803276                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     21944200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                76236700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     320999500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               425410023600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2391200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      13                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5978                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       190000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      70000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  505000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2980500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               425410852000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      828400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       7                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2071                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       106500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  331500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1038000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               426937500800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  1526648800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   237183                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              3579439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           661813                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           1850933                       # Total number of cycles.
system.systolic_array_acc.tickCycles          1189120                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   1641849521                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  199190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2538204521                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    1526420000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               427699890000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   762389200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       5                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1905973                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     28331100                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                99048600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     761836000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               427702522400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2632400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      15                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6581                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       538400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  808400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3192500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               427703297200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      774800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1937                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        87500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  335000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1042000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               429230852000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  1527554800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   242394                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              3576493                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles          1104423                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           2293543                       # Total number of cycles.
system.systolic_array_acc.tickCycles          1189120                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   1647166920                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  199235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2543724420                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    1526846000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               429992817600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   761965600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       6                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1904914                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     27764300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                98481800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     762001500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               429995002000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2184400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      18                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5461                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       297400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      80000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  657400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2834000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               429995704000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      702000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1755                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        94500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      25000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  207000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        519500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               430026011200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    30307200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           15360                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 28201                       # Total accelerator cycles
system.switch_cpus.idleCycles                      66                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5313                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                70455                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     15226250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21301250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      30150000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               430026042800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       31600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       79                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               430028134400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2091600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     5229                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       101000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  348500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2220500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               430028870800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      736400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1841                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        77999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  325499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        958501                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               431277467600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  1248596800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      48                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   443339                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              2678153                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles          1438044                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           2046812                       # Total number of cycles.
system.systolic_array_acc.tickCycles           608768                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   3143991305                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  384095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4872418805                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    1247938999                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               431802089600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   524622000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      13                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  1311555                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     17176200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                55381200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     524612000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               431804424800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2335200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      15                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5838                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        72000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      45000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  274500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2780000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               431805209600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      784800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1962                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        74000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  321500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1043500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               433338146800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  1532937200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      26                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   406064                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              3426279                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles          1411811                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           2060251                       # Total number of cycles.
system.systolic_array_acc.tickCycles           648440                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   5782349407                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9137279407                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    1532285500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               433411528000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    73381200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   12999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   183453                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     15006345                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                38316345                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      73436000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               433413878400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2350400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       8                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5876                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       126000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      70000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  441000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2695000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               433414720400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      842000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       6                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2105                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       168000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  415500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1033500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               434947102800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  1532382400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      34                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   400396                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles              3430560                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles           960560                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles           1609000                       # Total number of cycles.
system.systolic_array_acc.tickCycles           648440                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                   5787248858                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9141593858                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    1531803500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               435019128800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    72026000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   10402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   180065                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     10771292                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                33878792                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      72053000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               435021272000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2143200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       9                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5358                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       366550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      85000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  749050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2734000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               435021958400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      686400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1716                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        76500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      25000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  189000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        494500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               435035971600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    14013200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            6528                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 11917                       # Total accelerator cycles
system.switch_cpus.idleCycles                      53                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5270                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                29763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      1914300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2859300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      13888500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               435036062000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       90400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      226                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   40500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        392500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering start
final_tick                               435038313600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2251600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5629                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       283500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  801000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2320500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering end
final_tick                               435049720000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    11406400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    9898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    28516                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      1162000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 4514500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      11398000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               435053452400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     3732400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    2881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     9331                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       663100                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1743100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3738000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               435054353600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      901200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     2253                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       483400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  775900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        900500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               435183452800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   129099200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           13056                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                100722                       # Total accelerator cycles
system.switch_cpus.idleCycles                   26374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    75092                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               247656                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     71760700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               104520700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     129100000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               435183578800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      126000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      315                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   40500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                         33000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                               435185448800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1870000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      63                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     4675                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        40000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      40000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  220000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1696500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                               435186233600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      784800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1962                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       147000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  394500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        987000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                               435199806800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    13573200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            4236                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 10108                       # Total accelerator cycles
system.switch_cpus.idleCycles                     125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     8946                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                24987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     21689500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                30329500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      13214500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                               435199877600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       70800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      177                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   81000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        484000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Network end
final_tick                               435200252800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      375200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      938                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        40000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   85000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        387000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
final_tick                               436224416000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                  1024163200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   71220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                  2560408                       # number of cpu cycles simulated
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                    158938938                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   60025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               429051438                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                    1024116000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
