

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Jan 22 12:01:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline_4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    31.903|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5411|  5411|  5411|  5411|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  5409|  5409|         3|          1|          1|  5408|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10816 x float]* %conv_1_out_1), !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10816 x float]* %conv_1_out_0), !map !15"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out), !map !21"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 16.9>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i13 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [pool/pooling.cpp:10]   --->   Operation 11 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_5, %Col_Loop ]" [pool/pooling.cpp:28]   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_4, %Col_Loop ]" [pool/pooling.cpp:13]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_1, %Col_Loop ]" [pool/pooling.cpp:13]   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [pool/pooling.cpp:25]   --->   Operation 17 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.09ns)   --->   "%icmp_ln10 = icmp eq i13 %indvar_flatten23, -2784" [pool/pooling.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.67ns)   --->   "%add_ln10 = add i13 %indvar_flatten23, 1" [pool/pooling.cpp:10]   --->   Operation 19 'add' 'add_ln10' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [pool/pooling.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%f = add i6 1, %f_0" [pool/pooling.cpp:10]   --->   Operation 21 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [pool/pooling.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln28_4 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 23 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "%select_ln28_5 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 24 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %select_ln28_5 to i15" [pool/pooling.cpp:28]   --->   Operation 25 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%select_ln28_6 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [pool/pooling.cpp:28]   --->   Operation 26 'select' 'select_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln28_7 = select i1 %icmp_ln13, i5 1, i5 %or_ln25" [pool/pooling.cpp:28]   --->   Operation 27 'select' 'select_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_7)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pool/pooling.cpp:28]   --->   Operation 28 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_7 = and i1 %icmp_ln16, %xor_ln28" [pool/pooling.cpp:28]   --->   Operation 30 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_4" [pool/pooling.cpp:13]   --->   Operation 31 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln28_7, %icmp_ln13" [pool/pooling.cpp:13]   --->   Operation 32 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [pool/pooling.cpp:13]   --->   Operation 33 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln25_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [pool/pooling.cpp:25]   --->   Operation 34 'bitconcatenate' 'shl_ln25_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln13_1 = select i1 %and_ln28_7, i4 %r, i4 %select_ln28_4" [pool/pooling.cpp:13]   --->   Operation 35 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_2 = select i1 %and_ln28_7, i5 %shl_ln25_mid1, i5 %select_ln28_6" [pool/pooling.cpp:13]   --->   Operation 36 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %select_ln13_2 to i9" [pool/pooling.cpp:28]   --->   Operation 37 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.36ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i9 13, %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 38 'mul' 'mul_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%or_ln25_1 = or i5 %shl_ln25_mid1, 1" [pool/pooling.cpp:25]   --->   Operation 39 'or' 'or_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %and_ln28_7, i5 %or_ln25_1, i5 %select_ln28_7" [pool/pooling.cpp:13]   --->   Operation 40 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %select_ln13_3 to i9" [pool/pooling.cpp:28]   --->   Operation 41 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.36ns) (grouped into DSP with root node add_ln28_2)   --->   "%mul_ln28_1 = mul i9 13, %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 42 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i4 %select_ln13 to i9" [pool/pooling.cpp:28]   --->   Operation 43 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln28 = add i9 %zext_ln28_5, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 44 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %add_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i14 %tmp to i15" [pool/pooling.cpp:28]   --->   Operation 46 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.81ns)   --->   "%add_ln28_1 = add i15 %zext_ln28_1, %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 47 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i15 %add_ln28_1 to i64" [pool/pooling.cpp:28]   --->   Operation 48 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 49 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln28_2 = add i9 %zext_ln28_5, %mul_ln28_1" [pool/pooling.cpp:28]   --->   Operation 50 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %add_ln28_2, i5 0)" [pool/pooling.cpp:28]   --->   Operation 51 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i14 %tmp_1 to i15" [pool/pooling.cpp:28]   --->   Operation 52 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.81ns)   --->   "%add_ln28_3 = add i15 %zext_ln28_1, %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 53 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 54 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln13" [pool/pooling.cpp:16]   --->   Operation 55 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %indvar_flatten" [pool/pooling.cpp:13]   --->   Operation 56 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.24ns)   --->   "%select_ln13_4 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [pool/pooling.cpp:13]   --->   Operation 57 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 11.0>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i15 %add_ln28_3 to i64" [pool/pooling.cpp:28]   --->   Operation 58 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 59 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 60 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 61 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 62 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_0_load to i32" [pool/pooling.cpp:28]   --->   Operation 63 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 64 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 65 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_3, -1" [pool/pooling.cpp:28]   --->   Operation 66 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pool/pooling.cpp:28]   --->   Operation 67 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 68 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_0_load, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 69 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_4" [pool/pooling.cpp:28]   --->   Operation 70 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %conv_1_out_0_load, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 71 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 72 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 73 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 74 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 4 <SV = 3> <Delay = 31.9>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5408, i64 5408, i64 5408)"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln28_5 to i14" [pool/pooling.cpp:28]   --->   Operation 77 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln13_1 to i8" [pool/pooling.cpp:35]   --->   Operation 79 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 13, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 80 'mul' 'mul_ln35' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:17]   --->   Operation 81 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:17]   --->   Operation 82 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:18]   --->   Operation 83 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i4 %select_ln13 to i8" [pool/pooling.cpp:28]   --->   Operation 84 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %zext_ln28_4, %mul_ln35" [pool/pooling.cpp:35]   --->   Operation 85 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_13 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 86 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %tmp_13 to i14" [pool/pooling.cpp:35]   --->   Operation 87 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln28, %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 88 'add' 'add_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 89 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 90 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 91 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %conv_1_out_1_load to i32" [pool/pooling.cpp:28]   --->   Operation 92 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 93 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 94 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 95 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 96 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 97 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 98 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 99 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 100 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_6, -1" [pool/pooling.cpp:28]   --->   Operation 101 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 102 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 103 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 104 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %conv_1_out_1_load, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 105 'fcmp' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_7" [pool/pooling.cpp:28]   --->   Operation 106 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %conv_1_out_1_load, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 107 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 108 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %conv_1_out_0_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 109 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 110 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 111 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 112 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 113 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 114 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 115 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 116 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 117 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_9, -1" [pool/pooling.cpp:28]   --->   Operation 118 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 119 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 120 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 121 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %conv_1_out_0_load_1, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 122 'fcmp' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_s" [pool/pooling.cpp:28]   --->   Operation 123 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %conv_1_out_0_load_1, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 124 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 125 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %conv_1_out_1_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 126 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 127 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 128 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 129 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 130 'partselect' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 131 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 132 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 133 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 134 'or' 'or_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_11, -1" [pool/pooling.cpp:28]   --->   Operation 135 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 136 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 137 'or' 'or_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 138 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (6.78ns)   --->   "%tmp_12 = fcmp ogt float %conv_1_out_1_load_1, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 139 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_12" [pool/pooling.cpp:28]   --->   Operation 140 'and' 'and_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %conv_1_out_1_load_1, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 141 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 142 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_2) nounwind" [pool/pooling.cpp:36]   --->   Operation 143 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 144 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000]
br_ln10             (br               ) [ 011110]
indvar_flatten23    (phi              ) [ 001000]
f_0                 (phi              ) [ 001000]
indvar_flatten      (phi              ) [ 001000]
r_0                 (phi              ) [ 001000]
c_0                 (phi              ) [ 001000]
shl_ln              (bitconcatenate   ) [ 000000]
or_ln25             (or               ) [ 000000]
icmp_ln10           (icmp             ) [ 001110]
add_ln10            (add              ) [ 011110]
br_ln10             (br               ) [ 000000]
f                   (add              ) [ 000000]
icmp_ln13           (icmp             ) [ 000000]
select_ln28_4       (select           ) [ 000000]
select_ln28_5       (select           ) [ 011110]
zext_ln28_1         (zext             ) [ 000000]
select_ln28_6       (select           ) [ 000000]
select_ln28_7       (select           ) [ 000000]
xor_ln28            (xor              ) [ 000000]
icmp_ln16           (icmp             ) [ 000000]
and_ln28_7          (and              ) [ 000000]
r                   (add              ) [ 000000]
or_ln13             (or               ) [ 000000]
select_ln13         (select           ) [ 001110]
shl_ln25_mid1       (bitconcatenate   ) [ 000000]
select_ln13_1       (select           ) [ 011110]
select_ln13_2       (select           ) [ 000000]
zext_ln28_2         (zext             ) [ 000000]
mul_ln28            (mul              ) [ 000000]
or_ln25_1           (or               ) [ 000000]
select_ln13_3       (select           ) [ 000000]
zext_ln28_3         (zext             ) [ 000000]
mul_ln28_1          (mul              ) [ 000000]
zext_ln28_5         (zext             ) [ 000000]
add_ln28            (add              ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
zext_ln28_6         (zext             ) [ 000000]
add_ln28_1          (add              ) [ 000000]
zext_ln28_7         (zext             ) [ 001100]
conv_1_out_0_addr   (getelementptr    ) [ 001100]
add_ln28_2          (add              ) [ 000000]
tmp_1               (bitconcatenate   ) [ 000000]
zext_ln28_8         (zext             ) [ 000000]
add_ln28_3          (add              ) [ 001100]
c                   (add              ) [ 011110]
add_ln13            (add              ) [ 000000]
select_ln13_4       (select           ) [ 011110]
zext_ln28_9         (zext             ) [ 000000]
conv_1_out_0_addr_1 (getelementptr    ) [ 001010]
conv_1_out_1_addr   (getelementptr    ) [ 001010]
conv_1_out_1_addr_1 (getelementptr    ) [ 001010]
conv_1_out_0_load   (load             ) [ 000000]
bitcast_ln28        (bitcast          ) [ 000000]
tmp_3               (partselect       ) [ 000000]
trunc_ln28          (trunc            ) [ 000000]
icmp_ln28           (icmp             ) [ 000000]
icmp_ln28_1         (icmp             ) [ 000000]
or_ln28             (or               ) [ 000000]
tmp_4               (fcmp             ) [ 000000]
and_ln28            (and              ) [ 000000]
select_ln28         (select           ) [ 001010]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
zext_ln28           (zext             ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
zext_ln35           (zext             ) [ 000000]
mul_ln35            (mul              ) [ 000000]
specloopname_ln17   (specloopname     ) [ 000000]
tmp_2               (specregionbegin  ) [ 000000]
specpipeline_ln18   (specpipeline     ) [ 000000]
zext_ln28_4         (zext             ) [ 000000]
add_ln35            (add              ) [ 000000]
tmp_13              (bitconcatenate   ) [ 000000]
zext_ln35_1         (zext             ) [ 000000]
add_ln35_1          (add              ) [ 000000]
zext_ln35_2         (zext             ) [ 000000]
max_pool_1_out_addr (getelementptr    ) [ 000000]
conv_1_out_1_load   (load             ) [ 000000]
bitcast_ln28_1      (bitcast          ) [ 000000]
tmp_5               (partselect       ) [ 000000]
trunc_ln28_1        (trunc            ) [ 000000]
bitcast_ln28_2      (bitcast          ) [ 000000]
tmp_6               (partselect       ) [ 000000]
trunc_ln28_2        (trunc            ) [ 000000]
icmp_ln28_2         (icmp             ) [ 000000]
icmp_ln28_3         (icmp             ) [ 000000]
or_ln28_1           (or               ) [ 000000]
icmp_ln28_4         (icmp             ) [ 000000]
icmp_ln28_5         (icmp             ) [ 000000]
or_ln28_2           (or               ) [ 000000]
and_ln28_1          (and              ) [ 000000]
tmp_7               (fcmp             ) [ 000000]
and_ln28_2          (and              ) [ 000000]
select_ln28_1       (select           ) [ 000000]
conv_1_out_0_load_1 (load             ) [ 000000]
bitcast_ln28_3      (bitcast          ) [ 000000]
tmp_8               (partselect       ) [ 000000]
trunc_ln28_3        (trunc            ) [ 000000]
bitcast_ln28_4      (bitcast          ) [ 000000]
tmp_9               (partselect       ) [ 000000]
trunc_ln28_4        (trunc            ) [ 000000]
icmp_ln28_6         (icmp             ) [ 000000]
icmp_ln28_7         (icmp             ) [ 000000]
or_ln28_3           (or               ) [ 000000]
icmp_ln28_8         (icmp             ) [ 000000]
icmp_ln28_9         (icmp             ) [ 000000]
or_ln28_4           (or               ) [ 000000]
and_ln28_3          (and              ) [ 000000]
tmp_s               (fcmp             ) [ 000000]
and_ln28_4          (and              ) [ 000000]
select_ln28_2       (select           ) [ 000000]
conv_1_out_1_load_1 (load             ) [ 000000]
bitcast_ln28_5      (bitcast          ) [ 000000]
tmp_10              (partselect       ) [ 000000]
trunc_ln28_5        (trunc            ) [ 000000]
bitcast_ln28_6      (bitcast          ) [ 000000]
tmp_11              (partselect       ) [ 000000]
trunc_ln28_6        (trunc            ) [ 000000]
icmp_ln28_10        (icmp             ) [ 000000]
icmp_ln28_11        (icmp             ) [ 000000]
or_ln28_5           (or               ) [ 000000]
icmp_ln28_12        (icmp             ) [ 000000]
icmp_ln28_13        (icmp             ) [ 000000]
or_ln28_6           (or               ) [ 000000]
and_ln28_5          (and              ) [ 000000]
tmp_12              (fcmp             ) [ 000000]
and_ln28_6          (and              ) [ 000000]
select_ln28_3       (select           ) [ 000000]
store_ln35          (store            ) [ 000000]
empty_4             (specregionend    ) [ 000000]
br_ln0              (br               ) [ 011110]
ret_ln39            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="conv_1_out_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="15" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="133" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
<pin id="135" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/2 conv_1_out_0_load_1/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_1_out_0_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="15" slack="0"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_1/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv_1_out_1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="15" slack="1"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv_1_out_1_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="15" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
<pin id="140" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/3 conv_1_out_1_load_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="max_pool_1_out_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="14" slack="0"/>
<pin id="146" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln35_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="155" class="1005" name="indvar_flatten23_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="1"/>
<pin id="157" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="indvar_flatten23_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="13" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="f_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="1"/>
<pin id="168" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="f_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="indvar_flatten_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvar_flatten_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="r_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="r_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="c_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="c_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_7_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_12_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="shl_ln_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="or_ln25_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln10_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="13" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln10_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="13" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="f_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln13_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln28_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln28_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln28_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln28_6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_6/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln28_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_7/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xor_ln28_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln16_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="and_ln28_7_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_7/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="r_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln13_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln13_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shl_ln25_mid1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_mid1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln13_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln13_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln28_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln25_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln13_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="0" index="2" bw="5" slack="0"/>
<pin id="381" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln28_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln28_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln28_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="0"/>
<pin id="402" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln28_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="0" index="1" bw="14" slack="0"/>
<pin id="407" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln28_7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln28_8_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln28_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="14" slack="0"/>
<pin id="429" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="c_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="4" slack="0"/>
<pin id="435" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln13_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln13_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln28_9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="bitcast_ln28_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="0" index="3" bw="6" slack="0"/>
<pin id="466" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln28_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln28_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln28_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="23" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln28_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="and_ln28_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln28_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln28_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="2"/>
<pin id="509" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln35_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="2"/>
<pin id="512" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln28_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="2"/>
<pin id="515" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_13_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="13" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln35_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="13" slack="0"/>
<pin id="525" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln35_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="13" slack="0"/>
<pin id="530" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln35_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="14" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="bitcast_ln28_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="0" index="3" bw="6" slack="0"/>
<pin id="547" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln28_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="bitcast_ln28_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_6_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="0"/>
<pin id="563" dir="0" index="3" bw="6" slack="0"/>
<pin id="564" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln28_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln28_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln28_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="23" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln28_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln28_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln28_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="23" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln28_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="and_ln28_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="and_ln28_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln28_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="1"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="bitcast_ln28_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_8_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="0" index="3" bw="6" slack="0"/>
<pin id="638" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln28_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="bitcast_ln28_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_9_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="6" slack="0"/>
<pin id="655" dir="0" index="3" bw="6" slack="0"/>
<pin id="656" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln28_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln28_6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln28_7_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="23" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="or_ln28_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln28_8_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln28_9_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="23" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln28_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="and_ln28_3_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln28_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln28_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="32" slack="0"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="bitcast_ln28_5_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_10_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="0" index="2" bw="6" slack="0"/>
<pin id="730" dir="0" index="3" bw="6" slack="0"/>
<pin id="731" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="trunc_ln28_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="bitcast_ln28_6_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_11_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="0" index="2" bw="6" slack="0"/>
<pin id="748" dir="0" index="3" bw="6" slack="0"/>
<pin id="749" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="trunc_ln28_6_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="icmp_ln28_10_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln28_11_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="23" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="or_ln28_5_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="icmp_ln28_12_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="icmp_ln28_13_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="23" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="or_ln28_6_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="and_ln28_5_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="and_ln28_6_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="select_ln28_3_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="0" index="2" bw="32" slack="0"/>
<pin id="810" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/4 "/>
</bind>
</comp>

<comp id="815" class="1007" name="grp_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="9" slack="0"/>
<pin id="817" dir="0" index="1" bw="5" slack="0"/>
<pin id="818" dir="0" index="2" bw="4" slack="0"/>
<pin id="819" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28/2 add_ln28/2 "/>
</bind>
</comp>

<comp id="824" class="1007" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="0"/>
<pin id="826" dir="0" index="1" bw="5" slack="0"/>
<pin id="827" dir="0" index="2" bw="4" slack="0"/>
<pin id="828" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28_1/2 add_ln28_2/2 "/>
</bind>
</comp>

<comp id="833" class="1007" name="grp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="4" slack="0"/>
<pin id="836" dir="0" index="2" bw="4" slack="0"/>
<pin id="837" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/4 add_ln35/4 "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln10_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln10_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="13" slack="0"/>
<pin id="848" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="851" class="1005" name="select_ln28_5_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="6" slack="0"/>
<pin id="853" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_5 "/>
</bind>
</comp>

<comp id="857" class="1005" name="select_ln13_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="4" slack="2"/>
<pin id="859" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="862" class="1005" name="select_ln13_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="4" slack="0"/>
<pin id="864" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="zext_ln28_7_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="64" slack="1"/>
<pin id="870" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_7 "/>
</bind>
</comp>

<comp id="873" class="1005" name="conv_1_out_0_addr_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="14" slack="1"/>
<pin id="875" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln28_3_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="15" slack="1"/>
<pin id="880" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_3 "/>
</bind>
</comp>

<comp id="883" class="1005" name="c_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="4" slack="0"/>
<pin id="885" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="888" class="1005" name="select_ln13_4_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_4 "/>
</bind>
</comp>

<comp id="893" class="1005" name="conv_1_out_0_addr_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="14" slack="1"/>
<pin id="895" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="conv_1_out_1_addr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="14" slack="1"/>
<pin id="900" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="conv_1_out_1_addr_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="14" slack="1"/>
<pin id="905" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_1 "/>
</bind>
</comp>

<comp id="908" class="1005" name="select_ln28_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="112" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="105" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="141"><net_src comp="119" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="99" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="126" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="99" pin="7"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="126" pin="7"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="192" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="159" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="159" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="170" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="181" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="192" pin="4"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="263" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="257" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="170" pin="4"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="263" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="231" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="263" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="239" pin="2"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="263" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="203" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="305" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="269" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="317" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="263" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="203" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="20" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="323" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="317" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="323" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="269" pin="3"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="317" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="343" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="289" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="343" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="24" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="317" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="297" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="335" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="393" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="285" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="34" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="285" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="335" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="181" pin="4"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="263" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="460"><net_src comp="99" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="50" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="474"><net_src comp="457" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="461" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="471" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="475" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="210" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="99" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="34" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="526"><net_src comp="516" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="507" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="541"><net_src comp="126" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="50" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="52" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="555"><net_src comp="538" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="565"><net_src comp="50" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="52" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="54" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="572"><net_src comp="556" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="542" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="56" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="552" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="58" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="573" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="559" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="56" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="569" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="591" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="585" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="216" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="126" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="621" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="632"><net_src comp="99" pin="7"/><net_sink comp="629" pin=0"/></net>

<net id="639"><net_src comp="50" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="52" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="54" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="646"><net_src comp="629" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="621" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="50" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="52" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="54" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="647" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="633" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="56" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="643" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="58" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="665" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="651" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="56" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="661" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="58" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="683" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="677" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="695" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="221" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="99" pin="7"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="621" pin="3"/><net_sink comp="713" pin=2"/></net>

<net id="721"><net_src comp="713" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="725"><net_src comp="126" pin="7"/><net_sink comp="722" pin=0"/></net>

<net id="732"><net_src comp="50" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="722" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="52" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="735"><net_src comp="54" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="739"><net_src comp="722" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="713" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="50" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="740" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="52" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="54" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="757"><net_src comp="740" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="726" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="56" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="736" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="58" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="758" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="744" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="56" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="754" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="58" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="776" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="770" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="226" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="811"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="126" pin="7"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="713" pin="3"/><net_sink comp="806" pin=2"/></net>

<net id="814"><net_src comp="806" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="820"><net_src comp="42" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="367" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="389" pin="1"/><net_sink comp="815" pin=2"/></net>

<net id="823"><net_src comp="815" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="829"><net_src comp="42" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="385" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="389" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="832"><net_src comp="824" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="838"><net_src comp="72" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="510" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="513" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="841"><net_src comp="833" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="845"><net_src comp="245" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="251" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="854"><net_src comp="277" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="860"><net_src comp="335" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="865"><net_src comp="351" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="871"><net_src comp="410" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="876"><net_src comp="92" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="881"><net_src comp="426" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="886"><net_src comp="432" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="891"><net_src comp="444" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="896"><net_src comp="105" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="901"><net_src comp="112" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="906"><net_src comp="119" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="911"><net_src comp="499" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="621" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {4 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {2 3 4 }
	Port: max_pool_1 : conv_1_out_1 | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		or_ln25 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_4 : 2
		select_ln28_5 : 2
		zext_ln28_1 : 3
		select_ln28_6 : 2
		select_ln28_7 : 2
		xor_ln28 : 2
		icmp_ln16 : 1
		and_ln28_7 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln25_mid1 : 4
		select_ln13_1 : 2
		select_ln13_2 : 5
		zext_ln28_2 : 6
		mul_ln28 : 7
		or_ln25_1 : 5
		select_ln13_3 : 5
		zext_ln28_3 : 6
		mul_ln28_1 : 7
		zext_ln28_5 : 3
		add_ln28 : 8
		tmp : 9
		zext_ln28_6 : 10
		add_ln28_1 : 11
		zext_ln28_7 : 12
		conv_1_out_0_addr : 13
		add_ln28_2 : 8
		tmp_1 : 9
		zext_ln28_8 : 10
		add_ln28_3 : 11
		conv_1_out_0_load : 14
		c : 3
		add_ln13 : 1
		select_ln13_4 : 2
	State 3
		conv_1_out_0_addr_1 : 1
		conv_1_out_1_addr_1 : 1
		bitcast_ln28 : 1
		tmp_3 : 2
		trunc_ln28 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		tmp_4 : 1
		and_ln28 : 4
		select_ln28 : 4
		conv_1_out_1_load : 1
		conv_1_out_0_load_1 : 2
		conv_1_out_1_load_1 : 2
	State 4
		mul_ln35 : 1
		add_ln35 : 2
		tmp_13 : 3
		zext_ln35_1 : 4
		add_ln35_1 : 5
		zext_ln35_2 : 6
		max_pool_1_out_addr : 7
		bitcast_ln28_1 : 1
		tmp_5 : 2
		trunc_ln28_1 : 2
		tmp_6 : 1
		trunc_ln28_2 : 1
		icmp_ln28_2 : 3
		icmp_ln28_3 : 3
		or_ln28_1 : 4
		icmp_ln28_4 : 2
		icmp_ln28_5 : 2
		or_ln28_2 : 3
		and_ln28_1 : 4
		tmp_7 : 1
		and_ln28_2 : 4
		select_ln28_1 : 4
		bitcast_ln28_3 : 1
		tmp_8 : 2
		trunc_ln28_3 : 2
		bitcast_ln28_4 : 5
		tmp_9 : 6
		trunc_ln28_4 : 6
		icmp_ln28_6 : 3
		icmp_ln28_7 : 3
		or_ln28_3 : 4
		icmp_ln28_8 : 7
		icmp_ln28_9 : 7
		or_ln28_4 : 8
		and_ln28_3 : 8
		tmp_s : 5
		and_ln28_4 : 8
		select_ln28_2 : 8
		bitcast_ln28_5 : 1
		tmp_10 : 2
		trunc_ln28_5 : 2
		bitcast_ln28_6 : 9
		tmp_11 : 10
		trunc_ln28_6 : 10
		icmp_ln28_10 : 3
		icmp_ln28_11 : 3
		or_ln28_5 : 4
		icmp_ln28_12 : 11
		icmp_ln28_13 : 11
		or_ln28_6 : 12
		and_ln28_5 : 12
		tmp_12 : 9
		and_ln28_6 : 12
		select_ln28_3 : 12
		store_ln35 : 13
		empty_4 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_4_fu_210     |    0    |    66   |   239   |
|   fcmp   |     tmp_7_fu_216     |    0    |    66   |   239   |
|          |     tmp_s_fu_221     |    0    |    66   |   239   |
|          |     tmp_12_fu_226    |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_245   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_263   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_311   |    0    |    0    |    9    |
|          |   icmp_ln28_fu_475   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_481  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_573  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_579  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_591  |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_5_fu_597  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_665  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_671  |    0    |    0    |    18   |
|          |  icmp_ln28_8_fu_683  |    0    |    0    |    11   |
|          |  icmp_ln28_9_fu_689  |    0    |    0    |    18   |
|          |  icmp_ln28_10_fu_758 |    0    |    0    |    11   |
|          |  icmp_ln28_11_fu_764 |    0    |    0    |    18   |
|          |  icmp_ln28_12_fu_776 |    0    |    0    |    11   |
|          |  icmp_ln28_13_fu_782 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln28_4_fu_269 |    0    |    0    |    4    |
|          | select_ln28_5_fu_277 |    0    |    0    |    6    |
|          | select_ln28_6_fu_289 |    0    |    0    |    5    |
|          | select_ln28_7_fu_297 |    0    |    0    |    5    |
|          |  select_ln13_fu_335  |    0    |    0    |    4    |
|          | select_ln13_1_fu_351 |    0    |    0    |    4    |
|  select  | select_ln13_2_fu_359 |    0    |    0    |    5    |
|          | select_ln13_3_fu_377 |    0    |    0    |    5    |
|          | select_ln13_4_fu_444 |    0    |    0    |    8    |
|          |  select_ln28_fu_499  |    0    |    0    |    32   |
|          | select_ln28_1_fu_621 |    0    |    0    |    32   |
|          | select_ln28_2_fu_713 |    0    |    0    |    32   |
|          | select_ln28_3_fu_806 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_251   |    0    |    0    |    17   |
|          |       f_fu_257       |    0    |    0    |    15   |
|          |       r_fu_323       |    0    |    0    |    13   |
|    add   |   add_ln28_1_fu_404  |    0    |    0    |    19   |
|          |   add_ln28_3_fu_426  |    0    |    0    |    19   |
|          |       c_fu_432       |    0    |    0    |    13   |
|          |    add_ln13_fu_438   |    0    |    0    |    15   |
|          |   add_ln35_1_fu_527  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln25_fu_239    |    0    |    0    |    0    |
|          |    or_ln13_fu_329    |    0    |    0    |    2    |
|          |   or_ln25_1_fu_371   |    0    |    0    |    0    |
|          |    or_ln28_fu_487    |    0    |    0    |    2    |
|    or    |   or_ln28_1_fu_585   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_603   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_677   |    0    |    0    |    2    |
|          |   or_ln28_4_fu_695   |    0    |    0    |    2    |
|          |   or_ln28_5_fu_770   |    0    |    0    |    2    |
|          |   or_ln28_6_fu_788   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_7_fu_317  |    0    |    0    |    2    |
|          |    and_ln28_fu_493   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_609  |    0    |    0    |    2    |
|    and   |   and_ln28_2_fu_615  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_701  |    0    |    0    |    2    |
|          |   and_ln28_4_fu_707  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_794  |    0    |    0    |    2    |
|          |   and_ln28_6_fu_800  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_815      |    1    |    0    |    0    |
|  muladd  |      grp_fu_824      |    1    |    0    |    0    |
|          |      grp_fu_833      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_305   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_231    |    0    |    0    |    0    |
|          | shl_ln25_mid1_fu_343 |    0    |    0    |    0    |
|bitconcatenate|      tmp_fu_393      |    0    |    0    |    0    |
|          |     tmp_1_fu_415     |    0    |    0    |    0    |
|          |     tmp_13_fu_516    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln28_1_fu_285  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_367  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_385  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_389  |    0    |    0    |    0    |
|          |  zext_ln28_6_fu_400  |    0    |    0    |    0    |
|          |  zext_ln28_7_fu_410  |    0    |    0    |    0    |
|   zext   |  zext_ln28_8_fu_422  |    0    |    0    |    0    |
|          |  zext_ln28_9_fu_452  |    0    |    0    |    0    |
|          |   zext_ln28_fu_507   |    0    |    0    |    0    |
|          |   zext_ln35_fu_510   |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_513  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_523  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_533  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_461     |    0    |    0    |    0    |
|          |     tmp_5_fu_542     |    0    |    0    |    0    |
|          |     tmp_6_fu_559     |    0    |    0    |    0    |
|partselect|     tmp_8_fu_633     |    0    |    0    |    0    |
|          |     tmp_9_fu_651     |    0    |    0    |    0    |
|          |     tmp_10_fu_726    |    0    |    0    |    0    |
|          |     tmp_11_fu_744    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_471  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_552 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_569 |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_3_fu_643 |    0    |    0    |    0    |
|          |  trunc_ln28_4_fu_661 |    0    |    0    |    0    |
|          |  trunc_ln28_5_fu_736 |    0    |    0    |    0    |
|          |  trunc_ln28_6_fu_754 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |   264   |   1528  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln10_reg_846     |   13   |
|     add_ln28_3_reg_878    |   15   |
|        c_0_reg_199        |    4   |
|         c_reg_883         |    4   |
|conv_1_out_0_addr_1_reg_893|   14   |
| conv_1_out_0_addr_reg_873 |   14   |
|conv_1_out_1_addr_1_reg_903|   14   |
| conv_1_out_1_addr_reg_898 |   14   |
|        f_0_reg_166        |    6   |
|     icmp_ln10_reg_842     |    1   |
|  indvar_flatten23_reg_155 |   13   |
|   indvar_flatten_reg_177  |    8   |
|        r_0_reg_188        |    4   |
|   select_ln13_1_reg_862   |    4   |
|   select_ln13_4_reg_888   |    8   |
|    select_ln13_reg_857    |    4   |
|   select_ln28_5_reg_851   |    6   |
|    select_ln28_reg_908    |   32   |
|    zext_ln28_7_reg_868    |   64   |
+---------------------------+--------+
|           Total           |   242  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_126 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   264  |  1528  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   242  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   506  |  1564  |
+-----------+--------+--------+--------+--------+
