ModuleName Subtest
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 29
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 248 ,Y1: 112 ,X2: 264 ,Y2: 112
Edge X1: 264 ,Y1: 112 ,X2: 264 ,Y2: 312
End
Branches
Branch Left: 264 ,Top: 192
BranchStrList
2
End
Branch Left: 264 ,Top: 232
BranchStrList
1
End
Branch Left: 264 ,Top: 152
BranchStrList
3
End
Branch Left: 264 ,Top: 272
BranchStrList
0
End
End
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 528 ,Y1: 112 ,X2: 544 ,Y2: 112
Edge X1: 528 ,Y1: 112 ,X2: 528 ,Y2: 304
End
Branches
Branch Left: 528 ,Top: 144
BranchStrList
3
End
Branch Left: 528 ,Top: 184
BranchStrList
2
End
Branch Left: 528 ,Top: 224
BranchStrList
1
End
Branch Left: 528 ,Top: 272
BranchStrList
0
End
End
Wire Name: b2
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 248 ,Y1: 88 ,X2: 288 ,Y2: 88
Edge X1: 288 ,Y1: 88 ,X2: 288 ,Y2: 312
End
Branches
Branch Left: 288 ,Top: 176
BranchStrList
2
End
Branch Left: 288 ,Top: 216
BranchStrList
1
End
Branch Left: 288 ,Top: 136
BranchStrList
3
End
Branch Left: 288 ,Top: 256
BranchStrList
0
End
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 176 ,X2: 312 ,Y2: 176
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 192 ,X2: 312 ,Y2: 192
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 216 ,X2: 312 ,Y2: 216
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 232 ,X2: 312 ,Y2: 232
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 136 ,X2: 312 ,Y2: 136
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 152 ,X2: 312 ,Y2: 152
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 144 ,X2: 528 ,Y2: 144
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 184 ,X2: 528 ,Y2: 184
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 224 ,X2: 528 ,Y2: 224
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 272 ,X2: 528 ,Y2: 272
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 272 ,X2: 312 ,Y2: 272
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 232 ,X2: 456 ,Y2: 256
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 152 ,X2: 456 ,Y2: 176
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 192 ,X2: 456 ,Y2: 216
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 256 ,X2: 312 ,Y2: 256
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 112 ,X2: 456 ,Y2: 136
Edge X1: 432 ,Y1: 112 ,X2: 456 ,Y2: 112
End
Branches
End
End
Ports
Port Left: 248 Top: 112 ,Orientation: 0
Portname: B ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 544 Top: 112 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 248 Top: 88 ,Orientation: 0
Portname: A ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 336 Top: 248
Name: s4
LibraryName: (NoLibraryName)
IpName: LEA_FinSub
SymbolParameters
End
Symbol Left: 336 Top: 208
Name: s2
LibraryName: (NoLibraryName)
IpName: LEA_FullSub
SymbolParameters
End
Symbol Left: 336 Top: 168
Name: s5
LibraryName: (NoLibraryName)
IpName: LEA_FullSub
SymbolParameters
End
Symbol Left: 336 Top: 128
Name: s6
LibraryName: (NoLibraryName)
IpName: LEA_FullSub
SymbolParameters
End
Symbol Left: 424 Top: 112
Name: s7
LibraryName: PNULib
IpName: PNU_ZERO
SymbolParameters
End
End
Texts
End
Links
End
