<html><body><samp><pre>
<!@TC:1682171899>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-SCOTTCHE

#Implementation: isp_lab2

<a name=compilerReport1>$ Start of Compile</a>
#Sat Apr 22 21:58:19 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1682171899> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\isp_lab2.h"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\ledscan_n.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\counter_n.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\random_gen.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\clk_gen.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\controller.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\debouncer.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\width_trans.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\button.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v"
Verilog syntax check successful!
File D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\width_trans.v changed - recompiling
File D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\controller.v changed - recompiling
File D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\debouncer.v changed - recompiling
File D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v changed - recompiling
Selecting top level module top_level
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1682171899> | Synthesizing module counter_n

	n=32'b00000000000000000000000000001010
	counter_bits=32'b00000000000000000000000000000100
   Generated name = counter_n_10s_4s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\counter_n.v:34:22:34:23:@N:CG179:@XP_MSG">counter_n.v(34)</a><!@TM:1682171899> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\controller.v:1:7:1:17:@N:CG364:@XP_MSG">controller.v(1)</a><!@TM:1682171899> | Synthesizing module controller

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\debouncer.v:1:7:1:16:@N:CG364:@XP_MSG">debouncer.v(1)</a><!@TM:1682171899> | Synthesizing module debouncer

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\width_trans.v:5:7:5:18:@N:CG364:@XP_MSG">width_trans.v(5)</a><!@TM:1682171899> | Synthesizing module width_trans

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\button.v:1:7:1:13:@N:CG364:@XP_MSG">button.v(1)</a><!@TM:1682171899> | Synthesizing module button

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1682171899> | Synthesizing module counter_n

	n=32'b00000000000000000000001111101000
	counter_bits=32'b00000000000000000000000000001101
   Generated name = counter_n_1000s_13s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\clk_gen.v:1:7:1:14:@N:CG364:@XP_MSG">clk_gen.v(1)</a><!@TM:1682171899> | Synthesizing module clk_gen

<font color=#A52A2A>@W:<a href="@W:CS142:@XP_HELP">CS142</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\clk_gen.v:1:28:1:35:@W:CS142:@XP_MSG">clk_gen.v(1)</a><!@TM:1682171899> | Range of port scancnt in port declaration and body are different.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\random_gen.v:1:7:1:17:@N:CG364:@XP_MSG">random_gen.v(1)</a><!@TM:1682171899> | Synthesizing module random_gen

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\ledscan_n.v:5:7:5:14:@N:CG364:@XP_MSG">ledscan_n.v(5)</a><!@TM:1682171899> | Synthesizing module LEDscan

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v:3:7:3:16:@N:CG364:@XP_MSG">top_level.v(3)</a><!@TM:1682171899> | Synthesizing module top_level

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v:9:41:9:42:@W:CS263:@XP_MSG">top_level.v(9)</a><!@TM:1682171899> | Port-width mismatch for port reset. Formal has width 1, Actual 32</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v:11:57:11:58:@W:CS263:@XP_MSG">top_level.v(11)</a><!@TM:1682171899> | Port-width mismatch for port reset. Formal has width 1, Actual 32</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v:13:41:13:42:@W:CS263:@XP_MSG">top_level.v(13)</a><!@TM:1682171899> | Port-width mismatch for port reset. Formal has width 1, Actual 32</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v:13:63:13:69:@W:CS263:@XP_MSG">top_level.v(13)</a><!@TM:1682171899> | Port-width mismatch for port scancnt. Formal has width 2, Actual 1</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v:17:68:17:74:@W:CS263:@XP_MSG">top_level.v(17)</a><!@TM:1682171899> | Port-width mismatch for port scancnt. Formal has width 2, Actual 1</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v:17:98:17:99:@W:CS263:@XP_MSG">top_level.v(17)</a><!@TM:1682171899> | Port-width mismatch for port Data1. Formal has width 4, Actual 32</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v:17:109:17:110:@W:CS263:@XP_MSG">top_level.v(17)</a><!@TM:1682171899> | Port-width mismatch for port Data2. Formal has width 4, Actual 32</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.v:17:120:17:121:@W:CS263:@XP_MSG">top_level.v(17)</a><!@TM:1682171899> | Port-width mismatch for port Data3. Formal has width 4, Actual 32</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\controller.v:7:4:7:10:@N:CL201:@XP_MSG">controller.v(7)</a><!@TM:1682171899> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\controller.v:7:4:7:10:@W:CL249:@XP_MSG">controller.v(7)</a><!@TM:1682171899> | Initial value is not supported on state machine state</font>
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 22 21:58:19 2023

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1682171900> | Running in 64-bit mode 
File D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synwork\top_level_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 22 21:58:20 2023

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1682171900> | Running in 64-bit mode. 
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab2\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1682171900> | Found counter in view:work.top_level(verilog) inst randomNumGenetate.conter_9.q[4:1]
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab2\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1682171900> | Found counter in view:work.counter_n_10s_4s(verilog) inst q[4:1]
Encoding state machine state[3:0] (view:work.controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab2\controller.v:7:4:7:10:@N:MO225:@XP_MSG">controller.v(7)</a><!@TM:1682171900> | No possible illegal states for state machine state[3:0],safe FSM implementation is disabled
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab2\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1682171900> | Found counter in view:work.counter_n_1000s_13s(verilog) inst q[13:1]
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFC            25 uses
DFF             21 uses
IBUF            4 uses
OBUF            13 uses
AND2            137 uses
INV             83 uses
OR2             2 uses
XOR2            19 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1682171900> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 22 21:58:20 2023

###########################################################]

</pre></samp></body></html>
