

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:51:57 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_43 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_1_fu_433                |fiat_25519_carry_square_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_438     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_476  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_490  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_513  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_542  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_581      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1118|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   116|    2446|    6996|    0|
|Memory           |        0|     -|     182|      15|    0|
|Multiplexer      |        -|     -|       -|     800|    -|
|Register         |        -|     -|    2763|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   116|    5391|    8929|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     4|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|   296|    0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_433                |fiat_25519_carry_square_Pipeline_1                |        0|   0|    6|    51|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_438     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  395|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_581      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   37|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        0|   4|   76|   274|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_476  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        0|   4|   75|   311|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_490  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5  |        0|   4|   70|   462|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_513  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7  |        0|  16|  327|  1271|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_542  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        0|   0|  454|  3004|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_63_1_1_U146                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U147                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U148                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U149                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U150                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U151                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U152                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U153                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U154                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U155                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U156                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U157                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U158                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U159                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U160                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U161                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U162                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U163                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U164                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U165                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U167                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U166                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U168                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U169                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|    27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        4| 116| 2446|  6996|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |arr_U     |arr_RAM_AUTO_1R1W     |        0|  128|  10|    0|    10|   64|     1|          640|
    |out1_w_U  |out1_w_RAM_AUTO_1R1W  |        0|   54|   5|    0|    10|   27|     1|          270|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0|  182|  15|    0|    20|   91|     2|          910|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_1164_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_1198_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_3_fu_1232_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_4_fu_1266_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_5_fu_1296_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_6_fu_1362_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_7_fu_1395_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_8_fu_1425_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_9_fu_1463_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln113_fu_1130_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln114_1_fu_1500_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_2_fu_1321_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_fu_1476_p2              |         +|   0|  0|  51|          44|          44|
    |add_ln115_1_fu_1537_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln115_2_fu_1327_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln115_fu_1513_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln116_fu_1333_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln117_fu_1339_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln118_fu_1345_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln119_fu_1351_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln120_fu_1440_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln121_fu_1444_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln122_fu_1450_p2              |         +|   0|  0|  32|          25|          25|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1118|         955|         955|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  169|         38|    1|         38|
    |arr_address0     |   65|         14|    4|         56|
    |arr_address1     |   65|         13|    4|         52|
    |arr_ce0          |   26|          5|    1|          5|
    |arr_ce1          |   20|          4|    1|          4|
    |arr_d0           |   49|          9|   64|        576|
    |arr_d1           |   31|          6|   64|        384|
    |arr_we0          |   26|          5|    1|          5|
    |grp_fu_605_p0    |   14|          3|   32|         96|
    |grp_fu_605_p1    |   14|          3|   32|         96|
    |grp_fu_685_p0    |   20|          4|   32|        128|
    |grp_fu_685_p1    |   14|          3|    7|         21|
    |mem_ARADDR       |   14|          3|   64|        192|
    |mem_ARLEN        |   14|          3|   32|         96|
    |mem_ARVALID      |   14|          3|    1|          3|
    |mem_AWADDR       |   14|          3|   64|        192|
    |mem_AWLEN        |   14|          3|   32|         96|
    |mem_AWVALID      |   14|          3|    1|          3|
    |mem_BREADY       |   14|          3|    1|          3|
    |mem_RREADY       |    9|          2|    1|          2|
    |mem_WVALID       |    9|          2|    1|          2|
    |mem_blk_n_AR     |    9|          2|    1|          2|
    |mem_blk_n_AW     |    9|          2|    1|          2|
    |mem_blk_n_B      |    9|          2|    1|          2|
    |out1_w_address0  |   37|          7|    4|         28|
    |out1_w_address1  |   31|          6|    4|         24|
    |out1_w_ce0       |   14|          3|    1|          3|
    |out1_w_d0        |   31|          6|   27|        162|
    |out1_w_d1        |   31|          6|   27|        162|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  800|        166|  506|       2435|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_2_reg_2081                                                      |  25|   0|   25|          0|
    |add_ln115_2_reg_2087                                                      |  26|   0|   26|          0|
    |add_ln116_reg_2092                                                        |  25|   0|   25|          0|
    |add_ln117_reg_2097                                                        |  26|   0|   26|          0|
    |add_ln118_reg_2102                                                        |  25|   0|   25|          0|
    |add_ln119_reg_2107                                                        |  26|   0|   26|          0|
    |add_ln120_reg_2117                                                        |  25|   0|   25|          0|
    |add_ln121_reg_2122                                                        |  26|   0|   26|          0|
    |add_ln122_reg_2127                                                        |  25|   0|   25|          0|
    |ap_CS_fsm                                                                 |  37|   0|   37|          0|
    |arr_load_5_reg_1903                                                       |  64|   0|   64|          0|
    |arr_load_reg_1886                                                         |  64|   0|   64|          0|
    |empty_33_reg_1792                                                         |  31|   0|   31|          0|
    |empty_34_reg_1797                                                         |  31|   0|   31|          0|
    |empty_35_reg_1802                                                         |  31|   0|   31|          0|
    |empty_36_reg_1807                                                         |  31|   0|   31|          0|
    |empty_37_reg_1812                                                         |  31|   0|   31|          0|
    |empty_38_reg_1818                                                         |  31|   0|   31|          0|
    |empty_39_reg_1824                                                         |  31|   0|   31|          0|
    |empty_40_reg_1830                                                         |  31|   0|   31|          0|
    |empty_41_reg_1746                                                         |  31|   0|   31|          0|
    |empty_42_reg_1836                                                         |  31|   0|   31|          0|
    |empty_43_reg_1842                                                         |  31|   0|   31|          0|
    |empty_44_reg_1848                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_433_ap_start_reg                |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_438_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_581_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_476_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_490_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_513_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_542_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln113_6_reg_2071                                                     |  38|   0|   38|          0|
    |mul16_reg_1752                                                            |  32|   0|   32|          0|
    |mul211_reg_1937                                                           |  64|   0|   64|          0|
    |mul221_reg_1942                                                           |  64|   0|   64|          0|
    |mul229_reg_1947                                                           |  64|   0|   64|          0|
    |mul237_reg_1952                                                           |  64|   0|   64|          0|
    |mul244_reg_1914                                                           |  32|   0|   32|          0|
    |mul246_reg_1957                                                           |  64|   0|   64|          0|
    |mul254_reg_1962                                                           |  64|   0|   64|          0|
    |mul262_reg_1967                                                           |  64|   0|   64|          0|
    |mul290_reg_1982                                                           |  64|   0|   64|          0|
    |mul299_reg_1987                                                           |  64|   0|   64|          0|
    |mul316_reg_1926                                                           |  32|   0|   32|          0|
    |mul318_reg_1997                                                           |  64|   0|   64|          0|
    |mul325_reg_2002                                                           |  64|   0|   64|          0|
    |mul344_reg_2012                                                           |  64|   0|   64|          0|
    |mul353_reg_2017                                                           |  64|   0|   64|          0|
    |mul360_reg_2022                                                           |  64|   0|   64|          0|
    |mul369_reg_2027                                                           |  64|   0|   64|          0|
    |mul3_reg_1972                                                             |  63|   0|   64|          1|
    |mul4_reg_1977                                                             |  63|   0|   64|          1|
    |mul5_reg_1992                                                             |  63|   0|   64|          1|
    |mul6_reg_2007                                                             |  63|   0|   64|          1|
    |reg_706                                                                   |  32|   0|   32|          0|
    |reg_711                                                                   |  64|   0|   64|          0|
    |reg_717                                                                   |  64|   0|   64|          0|
    |reg_723                                                                   |  64|   0|   64|          0|
    |reg_729                                                                   |  64|   0|   64|          0|
    |reg_735                                                                   |  64|   0|   64|          0|
    |tmp_reg_2132                                                              |   1|   0|    1|          0|
    |trunc_ln113_10_reg_2043                                                   |  26|   0|   26|          0|
    |trunc_ln113_12_reg_2048                                                   |  25|   0|   25|          0|
    |trunc_ln113_13_reg_2076                                                   |  25|   0|   25|          0|
    |trunc_ln113_16_reg_2032                                                   |  25|   0|   25|          0|
    |trunc_ln113_18_reg_2112                                                   |  39|   0|   39|          0|
    |trunc_ln113_reg_2065                                                      |  26|   0|   26|          0|
    |trunc_ln1_reg_1732                                                        |  62|   0|   62|          0|
    |trunc_ln_reg_1726                                                         |  62|   0|   62|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2763|   0| 2767|          4|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

