
*** Running vivado
    with args -log design_1_jesd204_phy_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_jesd204_phy_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_jesd204_phy_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.914 ; gain = 119.676
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.srcs/sources_1/ip_rtl/RTL8211_Config_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_jesd204_phy_0_0
Command: synth_design -top design_1_jesd204_phy_0_0 -part xc7k325tffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 165928
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'common0_qpll_refclk_i', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_support.v:1442]
INFO: [Synth 8-11241] undeclared symbol 'common0_qpll_clk_i', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_support.v:1443]
INFO: [Synth 8-11241] undeclared symbol 'common1_qpll_refclk_i', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_support.v:1445]
INFO: [Synth 8-11241] undeclared symbol 'common1_qpll_clk_i', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_support.v:1446]
INFO: [Synth 8-11241] undeclared symbol 'common1_qpll_lock_i', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_support.v:1565]
INFO: [Synth 8-11241] undeclared symbol 'common0_qpll_lock_i', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_support.v:1584]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.273 ; gain = 406.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_support' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_support.v:51]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_block' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_block.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_sync_block' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_sync_block.v:77]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6157] synthesizing module 'FD' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_sync_block' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_sync_block.v:77]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gt' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gt_init' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt_init.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gt_multi_gt' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt_multi_gt.v:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gt_GT' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49244]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49244]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gt_GT' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gt_cpll_railing' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt_cpll_railing.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gt_cpll_railing' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gt_multi_gt' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt_multi_gt.v:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gt_TX_STARTUP_FSM' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt/example_design/design_1_jesd204_phy_0_0_gt_tx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gt_sync_block' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt/example_design/design_1_jesd204_phy_0_0_gt_sync_block.v:78]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gt_sync_block' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt/example_design/design_1_jesd204_phy_0_0_gt_sync_block.v:78]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gt_TX_STARTUP_FSM' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt/example_design/design_1_jesd204_phy_0_0_gt_tx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt/example_design/design_1_jesd204_phy_0_0_gt_rx_startup_fsm.v:94]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt/example_design/design_1_jesd204_phy_0_0_gt_rx_startup_fsm.v:94]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gt_init' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt_init.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gt' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_sync_block__parameterized0' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_sync_block.v:77]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_sync_block__parameterized0' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_sync_block.v:77]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_block' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_block.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gt_common_wrapper' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_gt_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_phy_0_0_gtwizard_0_common' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_gtwizard_0_common.v:69]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49917]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:49917]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gtwizard_0_common' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_gtwizard_0_common.v:69]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_gt_common_wrapper' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_gt_common_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0_support' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_support.v:51]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_phy_0_0' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0.v:48]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt/example_design/design_1_jesd204_phy_0_0_gt_rx_startup_fsm.v:354]
WARNING: [Synth 8-6014] Unused sequential element tx_pll_lock_i_reg was removed.  [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_block.v:2005]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXSYSCLKSEL[1] in module design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port TXSYSCLKSEL[1] in module design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port TXSYSCLKSEL[1] in module design_1_jesd204_phy_0_0_gt_TX_STARTUP_FSM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.613 ; gain = 520.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.613 ; gain = 520.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.613 ; gain = 520.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2396.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt.xdc] for cell 'inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst'
Finished Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/ip_0/design_1_jesd204_phy_0_0_gt.xdc] for cell 'inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst'
Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_jesd204_phy_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_jesd204_phy_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_phy_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_phy_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_phy_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_jesd204_phy_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_jesd204_phy_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_clock_group.xdc] for cell 'inst'
Finished Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_clock_group.xdc] for cell 'inst'
Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_phy_0_0/synth/design_1_jesd204_phy_0_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_jesd204_phy_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_jesd204_phy_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  FD => FDRE: 98 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2459.066 ; gain = 1.824
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst. (constraint file  D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_phy_0_0_synth_1/dont_touch.xdc, line 11).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_phy_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/sync_tx_pll_lock/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'design_1_jesd204_phy_0_0_gt_TX_STARTUP_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'design_1_jesd204_phy_0_0_gt_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 42    
	  10 Input    1 Bit        Muxes := 18    
	  11 Input    1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_qplllock/data_sync_reg1) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_qplllock/data_sync_reg2) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_qplllock/data_sync_reg3) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_qplllock/data_sync_reg4) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_qplllock/data_sync_reg5) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_txresetfsm_i/sync_qplllock/data_sync_reg6) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_qplllock/data_sync_reg1) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_qplllock/data_sync_reg2) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_qplllock/data_sync_reg3) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_qplllock/data_sync_reg4) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_qplllock/data_sync_reg5) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
INFO: [Synth 8-3332] Sequential element (gt_rxresetfsm_i/sync_qplllock/data_sync_reg6) is unused and will be removed from module design_1_jesd204_phy_0_0_gt_init.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst' to pin 'rx_sys_reset'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/jesd204_phy_block_i/sync_rx_reset_data/xpm_cdc_async_rst_inst/src_arst' to pin 'rx_reset_gt'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst' to pin 'tx_sys_reset'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst' to pin 'tx_reset_gt'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                      | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_jesd204_phy_0_0_gt_init | design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|design_1_jesd204_phy_0_0_gt_init | design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+---------------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFH          |     1|
|2     |CARRY4        |    91|
|3     |GTXE2_CHANNEL |     8|
|4     |GTXE2_COMMON  |     2|
|5     |LUT1          |    46|
|6     |LUT2          |    18|
|7     |LUT3          |    23|
|8     |LUT4          |   104|
|9     |LUT5          |   313|
|10    |LUT6          |    51|
|11    |SRLC32E       |     7|
|12    |FD            |    86|
|13    |FDCE          |    18|
|14    |FDPE          |    20|
|15    |FDRE          |   432|
|16    |FDSE          |    13|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2459.066 ; gain = 583.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2459.066 ; gain = 520.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2459.066 ; gain = 583.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2459.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  FD => FDRE: 86 instances

Synth Design complete, checksum: ba12a3c4
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 2459.066 ; gain = 1025.312
INFO: [Common 17-1381] The checkpoint 'D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_phy_0_0_synth_1/design_1_jesd204_phy_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_jesd204_phy_0_0, cache-ID = 0e3b94e7c08c763e
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_phy_0_0_synth_1/design_1_jesd204_phy_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_jesd204_phy_0_0_utilization_synth.rpt -pb design_1_jesd204_phy_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  6 14:21:42 2025...
