[ActiveSupport MAP]
Device = LFE3-70E;
Package = FPBGA672;
Performance = 8;
LUTS_avail = 66528;
LUTS_used = 809;
FF_avail = 50276;
FF_used = 517;
INPUT_LVCMOS25 = 1;
IO_avail = 380;
IO_used = 1;
Serdes_avail = 2;
Serdes_used = 1;
PLL_avail = 10;
PLL_used = 2;
EBR_avail = 240;
EBR_used = 25;
;
; start of DSP statistics
MULT18X18C = 0;
MULT9X9C = 0;
ALU54A = 0;
ALU24A = 0;
DSP_MULT_avail = 256;
DSP_MULT_used = 0;
DSP_ALU_avail = 128;
DSP_ALU_used = 0;
; end of DSP statistics
;
; Begin EBR Section
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_7_2_0;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_0_23;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_1_22;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_2_21;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_1_0_20;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_1_1_19;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_1_2_18;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_2_0_17;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_2_1_16;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_2_2_15;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_3_0_14;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_3_1_13;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_3_2_12;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_0_11;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_1_10;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_2_9;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_5_0_8;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_5_1_7;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_5_2_6;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_0_5;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_1_4;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_2_3;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_7_0_2;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_7_1_1;
Type = DP16KC;
Width_B = 9;
Depth_A = 2048;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr271416384271416384p13baf45e__PMIP__16384__27__27B;
Instance_Name = top_level_reveal_coretop_instance/core0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a6c3_0_0_0;
Type = DP16KC;
Width_B = 1;
Depth_A = 2;
Depth_B = 2;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonesadr112112p12f3a6c3__PMIP__2__1__1B;
; End EBR Section
; Begin PLL Section
Instance_Name = PLL2/PLLInst_0;
Type = EHXPLLF;
Output_Clock(P)_Actual_Frequency = 180.0000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = DISABLED;
CLKOK_BYPASS = DISABLED;
CLKOK_Input = CLKOP;
FB_MODE = CLKOP;
CLKI_Divider = 25;
CLKFB_Divider = 36;
CLKOP_Divider = 4;
CLKOK_Divider = 2;
Phase_Duty_Control = STATIC;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle = 8;
CLKOS_Delay_Adjust_Power_Down = DISABLED;
CLKOS_Delay_Adjust_Static_Delay_(ps) = 0;
CLKOP_Duty_Trim_Polarity = RISING;
CLKOP_Duty_Trim_Polarity_Delay_(ps) = 0;
CLKOS_Duty_Trim_Polarity = RISING;
CLKOS_Duty_Trim_Polarity_Delay_(ps) = 0;
Instance_Name = PLL1/PLLInst_0;
Type = EHXPLLF;
Output_Clock(P)_Actual_Frequency = 180.0000;
CLKOP_BYPASS = DISABLED;
CLKOS_BYPASS = DISABLED;
CLKOK_BYPASS = DISABLED;
CLKOK_Input = CLKOP;
FB_MODE = CLKOP;
CLKI_Divider = 25;
CLKFB_Divider = 36;
CLKOP_Divider = 4;
CLKOK_Divider = 2;
Phase_Duty_Control = STATIC;
CLKOS_Phase_Shift_(degree) = 0.0;
CLKOS_Duty_Cycle = 8;
CLKOS_Delay_Adjust_Power_Down = DISABLED;
CLKOS_Delay_Adjust_Static_Delay_(ps) = 0;
CLKOP_Duty_Trim_Polarity = RISING;
CLKOP_Duty_Trim_Polarity_Delay_(ps) = 0;
CLKOS_Duty_Trim_Polarity = RISING;
CLKOS_Duty_Trim_Polarity_Delay_(ps) = 0;
; End PLL Section
