$date
	Sat May  3 15:11:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instruction_output_tb $end
$var wire 8 ! frame [7:0] $end
$var parameter 32 " INSTR_COUNT $end
$var reg 1 # clk $end
$var reg 8 $ instruction_in [7:0] $end
$var reg 1 % rst $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 8 ' instruction_in [7:0] $end
$var wire 1 % rst $end
$var parameter 32 ( INSTR_COUNT $end
$var reg 3 ) addr [2:0] $end
$var reg 8 * frame [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 (
b1000 "
$end
#0
$dumpvars
b0 *
b0 )
b0 '
bx &
1%
b0 $
0#
b0 !
$end
#15000
1#
#20000
b1000010 $
b1000010 '
b0 &
0%
#30000
b100000 $
b100000 '
b1 &
0#
#40000
b1010011 $
b1010011 '
b10 &
#45000
b1 )
b1010011 !
b1010011 *
1#
#50000
b110001 $
b110001 '
b11 &
#60000
b11100000 $
b11100000 '
b100 &
0#
#70000
b11110001 $
b11110001 '
b101 &
#75000
b10 )
b11110001 !
b11110001 *
1#
#80000
b1101000 $
b1101000 '
b110 &
#90000
b100010 $
b100010 '
b111 &
0#
#100000
b1000 &
#105000
b11 )
b100010 !
b100010 *
1#
#120000
0#
#135000
b100 )
1#
#150000
0#
#165000
b101 )
1#
#180000
0#
#195000
b110 )
1#
#200000
