#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Aug 30 23:26:19 2023
# Process ID: 28664
# Log file: C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/vivado.log
# Journal file: C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\alan7\Documents\procesadores\monocycle\monocycle_rtl\monocycle_rtl.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7k160tfbg484-3
Top: monocycle_rtl
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:12:23 . Memory (MB): peak = 916.672 ; gain = 786.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'monocycle_rtl' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch_instruction_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/test_branch.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:35]
INFO: [Synth 8-256] done synthesizing module 'fetch_instruction_memory' (1#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
WARNING: [Synth 8-350] instance 'fetch1' of module 'fetch' requires 7 connections, but only 6 given [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:70]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_register.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:47]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:40]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_memory.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:41]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (6#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'sign_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_extension' (7#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-638] synthesizing module 'order_and_sing_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'order_and_sing_extension' (8#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v:23]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (9#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'monocycle_rtl' (10#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:12:24 . Memory (MB): peak = 949.785 ; gain = 819.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fetch1:jump to constant 0 [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:70]
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k160t/fbg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
Finished Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:12:31 . Memory (MB): peak = 1314.617 ; gain = 1184.375
25 Infos, 31 Warnings, 29 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1314.617 ; gain = 407.605
close [ open C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v w ]
add_files C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2

Starting synthesis...

Using part: xc7k160tfbg484-3
Top: monocycle_rtl
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:41:11 . Memory (MB): peak = 1374.680 ; gain = 1244.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'monocycle_rtl' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch_instruction_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/test_branch.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:35]
INFO: [Synth 8-256] done synthesizing module 'fetch_instruction_memory' (1#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_register.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:47]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:41]
WARNING: [Synth 8-3848] Net mem_read in module/entity control does not have driver. [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:30]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_memory.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:41]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (6#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'sign_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_extension' (7#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-638] synthesizing module 'order_and_sing_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'order_and_sing_extension' (8#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'data_i' does not match port width (13) of module 'order_and_sing_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:138]
WARNING: [Synth 8-387] label required on module instance [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:142]
INFO: [Synth 8-638] synthesizing module 'sing_extension_jump' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v:23]
INFO: [Synth 8-256] done synthesizing module 'sing_extension_jump' (9#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v:23]
WARNING: [Synth 8-689] width (20) of port connection 'data_i' does not match port width (21) of module 'sing_extension_jump' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:143]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (10#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'monocycle_rtl' (11#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:41:12 . Memory (MB): peak = 1376.332 ; gain = 1246.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
Finished Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:50 ; elapsed = 00:41:14 . Memory (MB): peak = 1484.824 ; gain = 1354.582
27 Infos, 33 Warnings, 29 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.824 ; gain = 110.145
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_extension_jump
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module order_and_sing_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:142]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_extension_jump
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module order_and_sing_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 13 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:138]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 21 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.order_and_sing_extension
Compiling module xil_defaultlib.sing_extension_jump
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1551.250 ; gain = 58.262
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1551.250 ; gain = 58.262
run 100 ns
add_wave {{/monocycle_rtl_tb/prueba/ctr1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
add_wave {{/monocycle_rtl_tb/prueba/fetch1}} 
save_wave_config {C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl\monocycle_rtl_tb_behav2.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_extension_jump
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module order_and_sing_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 13 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:138]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 21 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.order_and_sing_extension
Compiling module xil_defaultlib.sing_extension_jump
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1593.980 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_extension_jump
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module order_and_sing_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 13 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:138]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 21 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.order_and_sing_extension
Compiling module xil_defaultlib.sing_extension_jump
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1593.980 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:39 ; elapsed = 01:06:00 . Memory (MB): peak = 1593.980 ; gain = 1463.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'monocycle_rtl' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch_instruction_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/test_branch.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:35]
INFO: [Synth 8-256] done synthesizing module 'fetch_instruction_memory' (1#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_register.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:47]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:41]
WARNING: [Synth 8-3848] Net mem_read in module/entity control does not have driver. [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:30]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alan7/Documents/procesadores/monocycle/kernels/data_memory.txt' is read successfully [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:41]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (6#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'sign_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_extension' (7#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v:23]
INFO: [Synth 8-638] synthesizing module 'order_and_sing_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v:23]
INFO: [Synth 8-256] done synthesizing module 'order_and_sing_extension' (8#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'data_i' does not match port width (13) of module 'order_and_sing_extension' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:140]
INFO: [Synth 8-638] synthesizing module 'sing_extension_jump' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v:23]
INFO: [Synth 8-256] done synthesizing module 'sing_extension_jump' (9#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v:23]
WARNING: [Synth 8-689] width (20) of port connection 'data_i' does not match port width (21) of module 'sing_extension_jump' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:145]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (10#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'monocycle_rtl' (11#1) [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:40 ; elapsed = 01:06:01 . Memory (MB): peak = 1600.004 ; gain = 1469.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'clear'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'i[0]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'i[1]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'i[2]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'i[3]'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'iz'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'der'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'a2'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'a3'. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc:58]
Finished Parsing XDC File [C:/Users/alan7/Documents/Universidad/4.-Cuarto Semestre/Computo Reconfigurable/Practicas_sources/Practicas_sources/tutorial/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1627.352 ; gain = 33.371
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_extension_jump
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module order_and_sing_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 13 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:140]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 21 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:145]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.order_and_sing_extension
Compiling module xil_defaultlib.sing_extension_jump
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.586 ; gain = 0.000
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
save_wave_config {C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl\monocycle_rtl_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_extension_jump
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module order_and_sing_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 13 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:140]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 21 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:145]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.order_and_sing_extension
Compiling module xil_defaultlib.sing_extension_jump
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 50 ns  Iteration: 10000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.469 ; gain = 0.000
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 50 ns  Iteration: 10000
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_extension_jump
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module order_and_sing_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 13 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:140]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 21 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:145]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.order_and_sing_extension
Compiling module xil_defaultlib.sing_extension_jump
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.496 ; gain = 2.559
run 100 ns
add_wave {{/monocycle_rtl_tb/prueba/s_e_j}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
save_wave_config {C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl\monocycle_rtl_tb_behav2.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj   xil_defaultlib.monocycle_rtl_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot monocycle_rtl_tb_behav --prj C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.sim/sim_1/behav/monocycle_rtl_tb.prj xil_defaultlib.monocycle_rtl_tb xil_defaultlib.glbl 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_extension_jump
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module order_and_sing_extension
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monocycle_rtl_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 13 for port data_i [C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch_instruction_memory
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.order_and_sing_extension
Compiling module xil_defaultlib.sing_extension_jump
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.monocycle_rtl
Compiling module xil_defaultlib.monocycle_rtl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot monocycle_rtl_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "monocycle_rtl_tb_behav -key {Behavioral:sim_1:Functional:monocycle_rtl_tb} -tclbatch {monocycle_rtl_tb.tcl} -log {monocycle_rtl_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'monocycle_rtl_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ns
launch_xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.289 ; gain = 0.000
run 100 ns
save_wave_config {C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl\monocycle_rtl_tb_behav2.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 31 01:28:01 2023...
