// Seed: 303749449
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    output tri0 id_2,
    input  wand id_3
);
  tri0 id_5;
  always @* $unsigned(28);
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  logic [-1 : 1] id_7;
  assign id_5 = "" + id_5 ? 1 : -1;
  wire id_8;
  assign id_5 = -1;
endmodule
