#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr  2 20:13:04 2021
# Process ID: 16692
# Current directory: C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.runs/DeterminantMicroBlaze_DeterminantTopModule_0_0_synth_1
# Command line: vivado.exe -log DeterminantMicroBlaze_DeterminantTopModule_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DeterminantMicroBlaze_DeterminantTopModule_0_0.tcl
# Log file: C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.runs/DeterminantMicroBlaze_DeterminantTopModule_0_0_synth_1/DeterminantMicroBlaze_DeterminantTopModule_0_0.vds
# Journal file: C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.runs/DeterminantMicroBlaze_DeterminantTopModule_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source DeterminantMicroBlaze_DeterminantTopModule_0_0.tcl -notrace
Command: synth_design -top DeterminantMicroBlaze_DeterminantTopModule_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'DeterminantMicroBlaze_DeterminantTopModule_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 852.938 ; gain = 177.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DeterminantMicroBlaze_DeterminantTopModule_0_0' [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_DeterminantTopModule_0_0/synth/DeterminantMicroBlaze_DeterminantTopModule_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DeterminantTopModule' [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/DeterminantTopModule.v:12]
INFO: [Synth 8-6157] synthesizing module 'CalcDeterminant' [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:24]
WARNING: [Synth 8-5788] Register X_reg in module CalcDeterminant is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:39]
WARNING: [Synth 8-5788] Register Y_reg in module CalcDeterminant is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:40]
WARNING: [Synth 8-5788] Register Z_reg in module CalcDeterminant is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:41]
INFO: [Synth 8-6155] done synthesizing module 'CalcDeterminant' (1#1) [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DeterminantTopModule' (2#1) [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/DeterminantTopModule.v:12]
INFO: [Synth 8-6155] done synthesizing module 'DeterminantMicroBlaze_DeterminantTopModule_0_0' (3#1) [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_DeterminantTopModule_0_0/synth/DeterminantMicroBlaze_DeterminantTopModule_0_0.v:58]
WARNING: [Synth 8-3331] design DeterminantTopModule has unconnected port SW[2]
WARNING: [Synth 8-3331] design DeterminantTopModule has unconnected port SW[1]
WARNING: [Synth 8-3331] design DeterminantTopModule has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 919.492 ; gain = 243.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 919.492 ; gain = 243.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 919.492 ; gain = 243.891
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1022.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1024.945 ; gain = 2.156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1024.945 ; gain = 349.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1024.945 ; gain = 349.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1024.945 ; gain = 349.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1024.945 ; gain = 349.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CalcDeterminant 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:40]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:40]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:40]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:41]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:41]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:41]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:39]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:39]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.srcs/sources_1/imports/DeterminantMicroBlazeRecording/CalcDeterminant.v:39]
DSP Report: Generating DSP inst/one/Y2, operation Mode is: A*B.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: Generating DSP inst/one/Y2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: Generating DSP inst/one/Y2, operation Mode is: A*B.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: Generating DSP inst/one/Y2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: Generating DSP inst/one/Y2, operation Mode is: A*B.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: Generating DSP inst/one/Y2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: Generating DSP inst/one/Y2, operation Mode is: A*B.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: Generating DSP inst/one/Y2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: operator inst/one/Y2 is absorbed into DSP inst/one/Y2.
DSP Report: Generating DSP inst/one/Y0, operation Mode is: A*B.
DSP Report: operator inst/one/Y0 is absorbed into DSP inst/one/Y0.
DSP Report: operator inst/one/Y0 is absorbed into DSP inst/one/Y0.
DSP Report: Generating DSP inst/one/Y0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Y0 is absorbed into DSP inst/one/Y0.
DSP Report: operator inst/one/Y0 is absorbed into DSP inst/one/Y0.
DSP Report: Generating DSP inst/one/Y0, operation Mode is: A*B.
DSP Report: operator inst/one/Y0 is absorbed into DSP inst/one/Y0.
DSP Report: operator inst/one/Y0 is absorbed into DSP inst/one/Y0.
DSP Report: Generating DSP inst/one/Y0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Y0 is absorbed into DSP inst/one/Y0.
DSP Report: operator inst/one/Y0 is absorbed into DSP inst/one/Y0.
DSP Report: Generating DSP inst/one/Z2, operation Mode is: A*B.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: Generating DSP inst/one/Z2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: Generating DSP inst/one/Z2, operation Mode is: A*B.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: Generating DSP inst/one/Z2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: Generating DSP inst/one/Z2, operation Mode is: A*B.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: Generating DSP inst/one/Z2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: Generating DSP inst/one/Z2, operation Mode is: A*B.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: Generating DSP inst/one/Z2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: operator inst/one/Z2 is absorbed into DSP inst/one/Z2.
DSP Report: Generating DSP inst/one/Z0, operation Mode is: A*B.
DSP Report: operator inst/one/Z0 is absorbed into DSP inst/one/Z0.
DSP Report: operator inst/one/Z0 is absorbed into DSP inst/one/Z0.
DSP Report: Generating DSP inst/one/Z0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Z0 is absorbed into DSP inst/one/Z0.
DSP Report: operator inst/one/Z0 is absorbed into DSP inst/one/Z0.
DSP Report: Generating DSP inst/one/Z0, operation Mode is: A*B.
DSP Report: operator inst/one/Z0 is absorbed into DSP inst/one/Z0.
DSP Report: operator inst/one/Z0 is absorbed into DSP inst/one/Z0.
DSP Report: Generating DSP inst/one/Z0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/Z0 is absorbed into DSP inst/one/Z0.
DSP Report: operator inst/one/Z0 is absorbed into DSP inst/one/Z0.
DSP Report: Generating DSP inst/one/X2, operation Mode is: A*B.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: Generating DSP inst/one/X2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: Generating DSP inst/one/X2, operation Mode is: A*B.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: Generating DSP inst/one/X2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: Generating DSP inst/one/X2, operation Mode is: A*B.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: Generating DSP inst/one/X2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: Generating DSP inst/one/X2, operation Mode is: A*B.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: Generating DSP inst/one/X2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: operator inst/one/X2 is absorbed into DSP inst/one/X2.
DSP Report: Generating DSP inst/one/X0, operation Mode is: A*B.
DSP Report: operator inst/one/X0 is absorbed into DSP inst/one/X0.
DSP Report: operator inst/one/X0 is absorbed into DSP inst/one/X0.
DSP Report: Generating DSP inst/one/X0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/X0 is absorbed into DSP inst/one/X0.
DSP Report: operator inst/one/X0 is absorbed into DSP inst/one/X0.
DSP Report: Generating DSP inst/one/X0, operation Mode is: A*B.
DSP Report: operator inst/one/X0 is absorbed into DSP inst/one/X0.
DSP Report: operator inst/one/X0 is absorbed into DSP inst/one/X0.
DSP Report: Generating DSP inst/one/X0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/one/X0 is absorbed into DSP inst/one/X0.
DSP Report: operator inst/one/X0 is absorbed into DSP inst/one/X0.
WARNING: [Synth 8-3331] design DeterminantMicroBlaze_DeterminantTopModule_0_0 has unconnected port SW[2]
WARNING: [Synth 8-3331] design DeterminantMicroBlaze_DeterminantTopModule_0_0 has unconnected port SW[1]
WARNING: [Synth 8-3331] design DeterminantMicroBlaze_DeterminantTopModule_0_0 has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1024.945 ; gain = 349.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DeterminantMicroBlaze_DeterminantTopModule_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 1053.977 ; gain = 378.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 1054.719 ; gain = 379.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 1065.887 ; gain = 390.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1081.672 ; gain = 406.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1081.672 ; gain = 406.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1081.672 ; gain = 406.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1081.672 ; gain = 406.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1081.672 ; gain = 406.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1081.672 ; gain = 406.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    68|
|2     |DSP48E1 |    27|
|3     |LUT1    |     1|
|4     |LUT2    |   232|
|5     |LUT3    |    30|
|6     |LUT4    |    30|
|7     |LUT6    |     1|
|8     |FDCE    |    32|
|9     |FDRE    |    96|
+------+--------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   517|
|2     |  inst   |DeterminantTopModule |   517|
|3     |    one  |CalcDeterminant      |   517|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1081.672 ; gain = 406.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 1081.672 ; gain = 300.617
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1081.672 ; gain = 406.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1096.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:41 . Memory (MB): peak = 1096.750 ; gain = 676.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1096.750 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.runs/DeterminantMicroBlaze_DeterminantTopModule_0_0_synth_1/DeterminantMicroBlaze_DeterminantTopModule_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1096.750 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLec/DetMicroBlazeLec.runs/DeterminantMicroBlaze_DeterminantTopModule_0_0_synth_1/DeterminantMicroBlaze_DeterminantTopModule_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DeterminantMicroBlaze_DeterminantTopModule_0_0_utilization_synth.rpt -pb DeterminantMicroBlaze_DeterminantTopModule_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 20:15:10 2021...
