INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Common_Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Common_Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Contol_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Control_Source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Source
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/E_Flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_Flag
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Sequence_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MicroVerilog/Micro_Project/Micro_Project.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
