-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pointwise_conv2d_fix is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pointwise_conv2d_fix is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv14_310 : STD_LOGIC_VECTOR (13 downto 0) := "00001100010000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_F916 : STD_LOGIC_VECTOR (15 downto 0) := "1111100100010110";
    constant ap_const_lv16_19EF : STD_LOGIC_VECTOR (15 downto 0) := "0001100111101111";
    constant ap_const_lv16_1F9D : STD_LOGIC_VECTOR (15 downto 0) := "0001111110011101";
    constant ap_const_lv16_FD8C : STD_LOGIC_VECTOR (15 downto 0) := "1111110110001100";
    constant ap_const_lv16_1338 : STD_LOGIC_VECTOR (15 downto 0) := "0001001100111000";
    constant ap_const_lv16_2592 : STD_LOGIC_VECTOR (15 downto 0) := "0010010110010010";
    constant ap_const_lv16_DBDB : STD_LOGIC_VECTOR (15 downto 0) := "1101101111011011";
    constant ap_const_lv16_609 : STD_LOGIC_VECTOR (15 downto 0) := "0000011000001001";
    constant ap_const_lv16_D598 : STD_LOGIC_VECTOR (15 downto 0) := "1101010110011000";
    constant ap_const_lv16_AAD : STD_LOGIC_VECTOR (15 downto 0) := "0000101010101101";
    constant ap_const_lv16_4AA : STD_LOGIC_VECTOR (15 downto 0) := "0000010010101010";
    constant ap_const_lv16_1793 : STD_LOGIC_VECTOR (15 downto 0) := "0001011110010011";
    constant ap_const_lv16_F74 : STD_LOGIC_VECTOR (15 downto 0) := "0000111101110100";
    constant ap_const_lv16_E4E9 : STD_LOGIC_VECTOR (15 downto 0) := "1110010011101001";
    constant ap_const_lv16_1526 : STD_LOGIC_VECTOR (15 downto 0) := "0001010100100110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal SeparableConv2D_0_b_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_0_b_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_0_b_s_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln32_1_fu_189_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln32_1_reg_412 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln32_1_fu_193_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln32_1_reg_417 : STD_LOGIC_VECTOR (13 downto 0);
    signal out_d_fu_205_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_reg_425 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln18_fu_199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln27_fu_216_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln27_reg_435 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln19_fu_220_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln19_reg_440 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal out_h_fu_230_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_h_reg_448 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sub_ln27_fu_260_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln27_reg_453 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln19_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_w_fu_272_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_reg_461 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln27_fu_282_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln27_reg_466 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln20_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_addr_reg_471 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln32_fu_322_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln32_reg_476 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_phi_mux_in_d_0_phi_fu_181_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln32_fu_331_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln32_reg_481 : STD_LOGIC_VECTOR (14 downto 0);
    signal input_load_reg_486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_fu_336_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_491 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln27_fu_406_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln27_reg_496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal buffer_fu_392_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal out_d_0_reg_122 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_reg_133 : STD_LOGIC_VECTOR (13 downto 0);
    signal out_h_0_reg_144 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_0_reg_155 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal buffer_0_reg_166 : STD_LOGIC_VECTOR (18 downto 0);
    signal in_d_0_reg_176 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln21_fu_211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_4_fu_291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln32_fu_401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_236_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln27_1_fu_248_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln27_2_fu_244_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln27_3_fu_256_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln22_fu_278_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln27_2_fu_287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_296_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln31_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln31_fu_314_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln31_fu_304_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln32_fu_328_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln27_1_fu_379_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln27_3_fu_388_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_1_fu_398_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);

    component network_mux_164_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component network_mul_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pointwise_conv2d_fix_SeparableConv2D_0_b_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;



begin
    SeparableConv2D_0_b_s_U : component pointwise_conv2d_fix_SeparableConv2D_0_b_s
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SeparableConv2D_0_b_s_address0,
        ce0 => SeparableConv2D_0_b_s_ce0,
        q0 => SeparableConv2D_0_b_s_q0);

    network_mux_164_16_1_1_U17 : component network_mux_164_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_F916,
        din1 => ap_const_lv16_19EF,
        din2 => ap_const_lv16_1F9D,
        din3 => ap_const_lv16_FD8C,
        din4 => ap_const_lv16_1338,
        din5 => ap_const_lv16_2592,
        din6 => ap_const_lv16_DBDB,
        din7 => ap_const_lv16_609,
        din8 => ap_const_lv16_D598,
        din9 => ap_const_lv16_AAD,
        din10 => ap_const_lv16_4AA,
        din11 => ap_const_lv16_1793,
        din12 => ap_const_lv16_F74,
        din13 => ap_const_lv16_E4E9,
        din14 => ap_const_lv16_1526,
        din15 => ap_const_lv16_19EF,
        din16 => trunc_ln27_reg_435,
        dout => tmp_fu_336_p18);

    network_mul_mul_16s_16s_32_1_1_U18 : component network_mul_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_reg_491,
        din1 => input_load_reg_486,
        dout => mul_ln27_fu_406_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    buffer_0_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                buffer_0_reg_166 <= buffer_fu_392_p2;
            elsif (((icmp_ln20_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                buffer_0_reg_166 <= sext_ln19_reg_440;
            end if; 
        end if;
    end process;

    in_d_0_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                in_d_0_reg_176 <= ap_const_lv1_1;
            elsif (((icmp_ln20_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                in_d_0_reg_176 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    out_d_0_reg_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln19_fu_224_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                out_d_0_reg_122 <= out_d_reg_425;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_d_0_reg_122 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_h_0_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                out_h_0_reg_144 <= out_h_reg_448;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                out_h_0_reg_144 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_w_0_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln19_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                out_w_0_reg_155 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                out_w_0_reg_155 <= out_w_reg_461;
            end if; 
        end if;
    end process;

    phi_mul_reg_133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln19_fu_224_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_mul_reg_133 <= add_ln32_1_reg_417;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_reg_133 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                add_ln27_reg_466 <= add_ln27_fu_282_p2;
                input_addr_reg_471 <= zext_ln27_4_fu_291_p1(14 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln32_1_reg_417 <= add_ln32_1_fu_193_p2;
                out_d_reg_425 <= out_d_fu_205_p2;
                    zext_ln32_1_reg_412(13 downto 0) <= zext_ln32_1_fu_189_p1(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_in_d_0_phi_fu_181_p4 = ap_const_lv1_1))) then
                add_ln32_reg_481 <= add_ln32_fu_331_p2;
                and_ln32_reg_476 <= and_ln32_fu_322_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                input_load_reg_486 <= input_r_q0;
                tmp_reg_491 <= tmp_fu_336_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                mul_ln27_reg_496 <= mul_ln27_fu_406_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                out_h_reg_448 <= out_h_fu_230_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                out_w_reg_461 <= out_w_fu_272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                sext_ln19_reg_440 <= sext_ln19_fu_220_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln19_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    sub_ln27_reg_453(10 downto 2) <= sub_ln27_fu_260_p2(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_199_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln27_reg_435 <= trunc_ln27_fu_216_p1;
            end if;
        end if;
    end process;
    zext_ln32_1_reg_412(14) <= '0';
    sub_ln27_reg_453(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln18_fu_199_p2, ap_CS_fsm_state4, icmp_ln19_fu_224_p2, ap_CS_fsm_state5, icmp_ln20_fu_266_p2, ap_CS_fsm_state6, ap_phi_mux_in_d_0_phi_fu_181_p4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln18_fu_199_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln19_fu_224_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln20_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_phi_mux_in_d_0_phi_fu_181_p4 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    SeparableConv2D_0_b_s_address0 <= zext_ln21_fu_211_p1(4 - 1 downto 0);

    SeparableConv2D_0_b_s_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            SeparableConv2D_0_b_s_ce0 <= ap_const_logic_1;
        else 
            SeparableConv2D_0_b_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln27_fu_282_p2 <= std_logic_vector(unsigned(sub_ln27_reg_453) + unsigned(zext_ln22_fu_278_p1));
    add_ln32_1_fu_193_p2 <= std_logic_vector(unsigned(phi_mul_reg_133) + unsigned(ap_const_lv14_310));
    add_ln32_fu_331_p2 <= std_logic_vector(unsigned(zext_ln32_1_reg_412) + unsigned(sext_ln32_fu_328_p1));
    and_ln32_fu_322_p2 <= (trunc_ln31_fu_304_p1 and select_ln31_fu_314_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln18_fu_199_p2)
    begin
        if ((((icmp_ln18_fu_199_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_in_d_0_phi_fu_181_p4 <= in_d_0_reg_176;

    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln18_fu_199_p2)
    begin
        if (((icmp_ln18_fu_199_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buffer_fu_392_p2 <= std_logic_vector(signed(sext_ln27_3_fu_388_p1) + signed(buffer_0_reg_166));
    icmp_ln18_fu_199_p2 <= "1" when (out_d_0_reg_122 = ap_const_lv5_10) else "0";
    icmp_ln19_fu_224_p2 <= "1" when (out_h_0_reg_144 = ap_const_lv5_1C) else "0";
    icmp_ln20_fu_266_p2 <= "1" when (out_w_0_reg_155 = ap_const_lv5_1C) else "0";
    input_r_address0 <= input_addr_reg_471;

    input_r_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_d_fu_205_p2 <= std_logic_vector(unsigned(out_d_0_reg_122) + unsigned(ap_const_lv5_1));
    out_h_fu_230_p2 <= std_logic_vector(unsigned(out_h_0_reg_144) + unsigned(ap_const_lv5_1));
    out_w_fu_272_p2 <= std_logic_vector(unsigned(out_w_0_reg_155) + unsigned(ap_const_lv5_1));
    output_r_address0 <= zext_ln32_fu_401_p1(14 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= and_ln32_reg_476;

    output_r_we0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln31_fu_314_p3 <= 
        ap_const_lv16_FFFF when (xor_ln31_fu_308_p2(0) = '1') else 
        ap_const_lv16_0;
        sext_ln19_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_b_s_q0),19));

        sext_ln27_2_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln27_fu_282_p2),32));

        sext_ln27_3_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln27_1_fu_379_p4),19));

        sext_ln32_1_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln32_reg_481),32));

        sext_ln32_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln27_reg_466),15));

    shl_ln27_1_fu_248_p3 <= (out_h_0_reg_144 & ap_const_lv2_0);
    shl_ln_fu_236_p3 <= (out_h_0_reg_144 & ap_const_lv5_0);
    sub_ln27_fu_260_p2 <= std_logic_vector(unsigned(zext_ln27_2_fu_244_p1) - unsigned(zext_ln27_3_fu_256_p1));
    tmp_4_fu_296_p3 <= buffer_0_reg_166(18 downto 18);
    trunc_ln27_1_fu_379_p4 <= mul_ln27_reg_496(31 downto 14);
    trunc_ln27_fu_216_p1 <= out_d_0_reg_122(4 - 1 downto 0);
    trunc_ln31_fu_304_p1 <= buffer_0_reg_166(16 - 1 downto 0);
    xor_ln31_fu_308_p2 <= (tmp_4_fu_296_p3 xor ap_const_lv1_1);
    zext_ln21_fu_211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_0_reg_122),64));
    zext_ln22_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_0_reg_155),11));
    zext_ln27_2_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_236_p3),11));
    zext_ln27_3_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln27_1_fu_248_p3),11));
    zext_ln27_4_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln27_2_fu_287_p1),64));
    zext_ln32_1_fu_189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul_reg_133),15));
    zext_ln32_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln32_1_fu_398_p1),64));
end behav;
