$date
	Mon Apr 28 15:10:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module majority_voter_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module majority_voter_0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#100000
1$
#200000
0$
1#
#300000
1!
1$
#400000
0!
0$
0#
1"
#500000
1!
1$
#600000
0$
1#
#700000
1$
