$date
	Fri Jan 17 14:00:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! i $end
$var wire 1 " h $end
$var wire 1 # g $end
$var wire 1 $ f $end
$var wire 1 % e $end
$var wire 1 & d $end
$var wire 1 ' c $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module g1 $end
$var wire 1 * A $end
$var wire 1 ) B $end
$var wire 1 ' C $end
$var wire 1 & D $end
$var wire 1 % E $end
$var wire 1 $ F $end
$var wire 1 # G $end
$var wire 1 " H $end
$var wire 1 ! I $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
0'
1%
1!
0)
0(
#20
1&
1$
0#
0"
0!
0*
1)
#30
1!
1&
1$
0#
0"
0)
1*
1(
#40
x'
x%
x$
x"
0!
x*
1)
#50
