# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Mar 15 12:18:37 2017


##### DESIGN INFO #######################################################

Top View:                "up_down_counter"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                      Requested     Requested     Clock                                                     Clock                     Clock
Clock                                      Frequency     Period        Type                                                      Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
up_down_counter|clk_derived_clock          16.6 MHz      60.132        derived (from up_down_counter|osc_clk_inferred_clock)     Autoconstr_clkgroup_0     15   
up_down_counter|osc_clk_inferred_clock     16.6 MHz      60.132        inferred                                                  Autoconstr_clkgroup_0     6    
================================================================================================================================================================
