 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : CarryLookaheadAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:42:27 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[0] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U32/Q (XOR2X1)                           0.23       1.23 f
  Sum[0] (out)                             0.22       1.45 f
  data arrival time                                   1.45

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[1] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U64/Q (AO22X1)                           0.15       1.15 r
  U21/Q (XOR2X1)                           0.25       1.39 f
  Sum[1] (out)                             0.22       1.61 f
  data arrival time                                   1.61

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         2.11


  Startpoint: A[31] (input port clocked by vsysclk)
  Endpoint: Cout (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  A[31] (in)                               0.00       1.00 r
  U96/Q (XOR2X1)                           0.22       1.22 f
  U33/Q (AO22X1)                           0.19       1.40 f
  Cout (out)                               0.22       1.62 f
  data arrival time                                   1.62

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                         2.12


  Startpoint: A[1] (input port clocked by vsysclk)
  Endpoint: Sum[2] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  A[1] (in)                                0.00       1.00 r
  U63/Q (AO22X1)                           0.17       1.17 r
  U10/Q (XOR2X1)                           0.25       1.42 f
  Sum[2] (out)                             0.22       1.64 f
  data arrival time                                   1.64

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         2.14


  Startpoint: A[2] (input port clocked by vsysclk)
  Endpoint: Sum[3] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  A[2] (in)                                0.00       1.00 r
  U62/Q (AO22X1)                           0.17       1.17 r
  U7/Q (XOR2X1)                            0.25       1.42 f
  Sum[3] (out)                             0.22       1.64 f
  data arrival time                                   1.64

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         2.14


  Startpoint: A[7] (input port clocked by vsysclk)
  Endpoint: Sum[8] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  A[7] (in)                                0.00       1.00 r
  U57/Q (AO22X1)                           0.17       1.17 r
  U2/Q (XOR2X1)                            0.25       1.42 f
  Sum[8] (out)                             0.22       1.64 f
  data arrival time                                   1.64

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         2.14


  Startpoint: A[6] (input port clocked by vsysclk)
  Endpoint: Sum[7] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  A[6] (in)                                0.00       1.00 r
  U58/Q (AO22X1)                           0.17       1.17 r
  U3/Q (XOR2X1)                            0.25       1.42 f
  Sum[7] (out)                             0.22       1.64 f
  data arrival time                                   1.64

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         2.14


  Startpoint: A[5] (input port clocked by vsysclk)
  Endpoint: Sum[6] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  A[5] (in)                                0.00       1.00 r
  U59/Q (AO22X1)                           0.17       1.17 r
  U4/Q (XOR2X1)                            0.25       1.42 f
  Sum[6] (out)                             0.22       1.64 f
  data arrival time                                   1.64

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         2.14


  Startpoint: A[4] (input port clocked by vsysclk)
  Endpoint: Sum[5] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  A[4] (in)                                0.00       1.00 r
  U60/Q (AO22X1)                           0.17       1.17 r
  U5/Q (XOR2X1)                            0.25       1.42 f
  Sum[5] (out)                             0.22       1.64 f
  data arrival time                                   1.64

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         2.14


  Startpoint: A[3] (input port clocked by vsysclk)
  Endpoint: Sum[4] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  A[3] (in)                                0.00       1.00 r
  U61/Q (AO22X1)                           0.17       1.17 r
  U6/Q (XOR2X1)                            0.25       1.42 f
  Sum[4] (out)                             0.22       1.64 f
  data arrival time                                   1.64

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         2.14


1
