$comment
	File created using the following command:
		vcd file processor_16bits.msim.vcd -direction
$end
$date
	Tue Nov 28 18:24:19 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module trinity_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " out_br_regA [15] $end
$var wire 1 # out_br_regA [14] $end
$var wire 1 $ out_br_regA [13] $end
$var wire 1 % out_br_regA [12] $end
$var wire 1 & out_br_regA [11] $end
$var wire 1 ' out_br_regA [10] $end
$var wire 1 ( out_br_regA [9] $end
$var wire 1 ) out_br_regA [8] $end
$var wire 1 * out_br_regA [7] $end
$var wire 1 + out_br_regA [6] $end
$var wire 1 , out_br_regA [5] $end
$var wire 1 - out_br_regA [4] $end
$var wire 1 . out_br_regA [3] $end
$var wire 1 / out_br_regA [2] $end
$var wire 1 0 out_br_regA [1] $end
$var wire 1 1 out_br_regA [0] $end
$var wire 1 2 out_br_regB [15] $end
$var wire 1 3 out_br_regB [14] $end
$var wire 1 4 out_br_regB [13] $end
$var wire 1 5 out_br_regB [12] $end
$var wire 1 6 out_br_regB [11] $end
$var wire 1 7 out_br_regB [10] $end
$var wire 1 8 out_br_regB [9] $end
$var wire 1 9 out_br_regB [8] $end
$var wire 1 : out_br_regB [7] $end
$var wire 1 ; out_br_regB [6] $end
$var wire 1 < out_br_regB [5] $end
$var wire 1 = out_br_regB [4] $end
$var wire 1 > out_br_regB [3] $end
$var wire 1 ? out_br_regB [2] $end
$var wire 1 @ out_br_regB [1] $end
$var wire 1 A out_br_regB [0] $end
$var wire 1 B out_endereco [3] $end
$var wire 1 C out_endereco [2] $end
$var wire 1 D out_endereco [1] $end
$var wire 1 E out_endereco [0] $end
$var wire 1 F out_opcode [3] $end
$var wire 1 G out_opcode [2] $end
$var wire 1 H out_opcode [1] $end
$var wire 1 I out_opcode [0] $end
$var wire 1 J out_out_mult4_2X1_ram_ula [15] $end
$var wire 1 K out_out_mult4_2X1_ram_ula [14] $end
$var wire 1 L out_out_mult4_2X1_ram_ula [13] $end
$var wire 1 M out_out_mult4_2X1_ram_ula [12] $end
$var wire 1 N out_out_mult4_2X1_ram_ula [11] $end
$var wire 1 O out_out_mult4_2X1_ram_ula [10] $end
$var wire 1 P out_out_mult4_2X1_ram_ula [9] $end
$var wire 1 Q out_out_mult4_2X1_ram_ula [8] $end
$var wire 1 R out_out_mult4_2X1_ram_ula [7] $end
$var wire 1 S out_out_mult4_2X1_ram_ula [6] $end
$var wire 1 T out_out_mult4_2X1_ram_ula [5] $end
$var wire 1 U out_out_mult4_2X1_ram_ula [4] $end
$var wire 1 V out_out_mult4_2X1_ram_ula [3] $end
$var wire 1 W out_out_mult4_2X1_ram_ula [2] $end
$var wire 1 X out_out_mult4_2X1_ram_ula [1] $end
$var wire 1 Y out_out_mult4_2X1_ram_ula [0] $end
$var wire 1 Z out_rs [3] $end
$var wire 1 [ out_rs [2] $end
$var wire 1 \ out_rs [1] $end
$var wire 1 ] out_rs [0] $end
$var wire 1 ^ out_rt [3] $end
$var wire 1 _ out_rt [2] $end
$var wire 1 ` out_rt [1] $end
$var wire 1 a out_rt [0] $end
$var wire 1 b outPc [15] $end
$var wire 1 c outPc [14] $end
$var wire 1 d outPc [13] $end
$var wire 1 e outPc [12] $end
$var wire 1 f outPc [11] $end
$var wire 1 g outPc [10] $end
$var wire 1 h outPc [9] $end
$var wire 1 i outPc [8] $end
$var wire 1 j outPc [7] $end
$var wire 1 k outPc [6] $end
$var wire 1 l outPc [5] $end
$var wire 1 m outPc [4] $end
$var wire 1 n outPc [3] $end
$var wire 1 o outPc [2] $end
$var wire 1 p outPc [1] $end
$var wire 1 q outPc [0] $end
$var wire 1 r outRam [15] $end
$var wire 1 s outRam [14] $end
$var wire 1 t outRam [13] $end
$var wire 1 u outRam [12] $end
$var wire 1 v outRam [11] $end
$var wire 1 w outRam [10] $end
$var wire 1 x outRam [9] $end
$var wire 1 y outRam [8] $end
$var wire 1 z outRam [7] $end
$var wire 1 { outRam [6] $end
$var wire 1 | outRam [5] $end
$var wire 1 } outRam [4] $end
$var wire 1 ~ outRam [3] $end
$var wire 1 !! outRam [2] $end
$var wire 1 "! outRam [1] $end
$var wire 1 #! outRam [0] $end
$var wire 1 $! outRom [15] $end
$var wire 1 %! outRom [14] $end
$var wire 1 &! outRom [13] $end
$var wire 1 '! outRom [12] $end
$var wire 1 (! outRom [11] $end
$var wire 1 )! outRom [10] $end
$var wire 1 *! outRom [9] $end
$var wire 1 +! outRom [8] $end
$var wire 1 ,! outRom [7] $end
$var wire 1 -! outRom [6] $end
$var wire 1 .! outRom [5] $end
$var wire 1 /! outRom [4] $end
$var wire 1 0! outRom [3] $end
$var wire 1 1! outRom [2] $end
$var wire 1 2! outRom [1] $end
$var wire 1 3! outRom [0] $end
$var wire 1 4! outUla [15] $end
$var wire 1 5! outUla [14] $end
$var wire 1 6! outUla [13] $end
$var wire 1 7! outUla [12] $end
$var wire 1 8! outUla [11] $end
$var wire 1 9! outUla [10] $end
$var wire 1 :! outUla [9] $end
$var wire 1 ;! outUla [8] $end
$var wire 1 <! outUla [7] $end
$var wire 1 =! outUla [6] $end
$var wire 1 >! outUla [5] $end
$var wire 1 ?! outUla [4] $end
$var wire 1 @! outUla [3] $end
$var wire 1 A! outUla [2] $end
$var wire 1 B! outUla [1] $end
$var wire 1 C! outUla [0] $end
$var wire 1 D! overflow $end

$scope module i1 $end
$var wire 1 E! gnd $end
$var wire 1 F! vcc $end
$var wire 1 G! unknown $end
$var wire 1 H! devoe $end
$var wire 1 I! devclrn $end
$var wire 1 J! devpor $end
$var wire 1 K! ww_devoe $end
$var wire 1 L! ww_devclrn $end
$var wire 1 M! ww_devpor $end
$var wire 1 N! ww_clock $end
$var wire 1 O! ww_outPc [15] $end
$var wire 1 P! ww_outPc [14] $end
$var wire 1 Q! ww_outPc [13] $end
$var wire 1 R! ww_outPc [12] $end
$var wire 1 S! ww_outPc [11] $end
$var wire 1 T! ww_outPc [10] $end
$var wire 1 U! ww_outPc [9] $end
$var wire 1 V! ww_outPc [8] $end
$var wire 1 W! ww_outPc [7] $end
$var wire 1 X! ww_outPc [6] $end
$var wire 1 Y! ww_outPc [5] $end
$var wire 1 Z! ww_outPc [4] $end
$var wire 1 [! ww_outPc [3] $end
$var wire 1 \! ww_outPc [2] $end
$var wire 1 ]! ww_outPc [1] $end
$var wire 1 ^! ww_outPc [0] $end
$var wire 1 _! ww_outRam [15] $end
$var wire 1 `! ww_outRam [14] $end
$var wire 1 a! ww_outRam [13] $end
$var wire 1 b! ww_outRam [12] $end
$var wire 1 c! ww_outRam [11] $end
$var wire 1 d! ww_outRam [10] $end
$var wire 1 e! ww_outRam [9] $end
$var wire 1 f! ww_outRam [8] $end
$var wire 1 g! ww_outRam [7] $end
$var wire 1 h! ww_outRam [6] $end
$var wire 1 i! ww_outRam [5] $end
$var wire 1 j! ww_outRam [4] $end
$var wire 1 k! ww_outRam [3] $end
$var wire 1 l! ww_outRam [2] $end
$var wire 1 m! ww_outRam [1] $end
$var wire 1 n! ww_outRam [0] $end
$var wire 1 o! ww_outRom [15] $end
$var wire 1 p! ww_outRom [14] $end
$var wire 1 q! ww_outRom [13] $end
$var wire 1 r! ww_outRom [12] $end
$var wire 1 s! ww_outRom [11] $end
$var wire 1 t! ww_outRom [10] $end
$var wire 1 u! ww_outRom [9] $end
$var wire 1 v! ww_outRom [8] $end
$var wire 1 w! ww_outRom [7] $end
$var wire 1 x! ww_outRom [6] $end
$var wire 1 y! ww_outRom [5] $end
$var wire 1 z! ww_outRom [4] $end
$var wire 1 {! ww_outRom [3] $end
$var wire 1 |! ww_outRom [2] $end
$var wire 1 }! ww_outRom [1] $end
$var wire 1 ~! ww_outRom [0] $end
$var wire 1 !" ww_outUla [15] $end
$var wire 1 "" ww_outUla [14] $end
$var wire 1 #" ww_outUla [13] $end
$var wire 1 $" ww_outUla [12] $end
$var wire 1 %" ww_outUla [11] $end
$var wire 1 &" ww_outUla [10] $end
$var wire 1 '" ww_outUla [9] $end
$var wire 1 (" ww_outUla [8] $end
$var wire 1 )" ww_outUla [7] $end
$var wire 1 *" ww_outUla [6] $end
$var wire 1 +" ww_outUla [5] $end
$var wire 1 ," ww_outUla [4] $end
$var wire 1 -" ww_outUla [3] $end
$var wire 1 ." ww_outUla [2] $end
$var wire 1 /" ww_outUla [1] $end
$var wire 1 0" ww_outUla [0] $end
$var wire 1 1" ww_out_br_regA [15] $end
$var wire 1 2" ww_out_br_regA [14] $end
$var wire 1 3" ww_out_br_regA [13] $end
$var wire 1 4" ww_out_br_regA [12] $end
$var wire 1 5" ww_out_br_regA [11] $end
$var wire 1 6" ww_out_br_regA [10] $end
$var wire 1 7" ww_out_br_regA [9] $end
$var wire 1 8" ww_out_br_regA [8] $end
$var wire 1 9" ww_out_br_regA [7] $end
$var wire 1 :" ww_out_br_regA [6] $end
$var wire 1 ;" ww_out_br_regA [5] $end
$var wire 1 <" ww_out_br_regA [4] $end
$var wire 1 =" ww_out_br_regA [3] $end
$var wire 1 >" ww_out_br_regA [2] $end
$var wire 1 ?" ww_out_br_regA [1] $end
$var wire 1 @" ww_out_br_regA [0] $end
$var wire 1 A" ww_out_br_regB [15] $end
$var wire 1 B" ww_out_br_regB [14] $end
$var wire 1 C" ww_out_br_regB [13] $end
$var wire 1 D" ww_out_br_regB [12] $end
$var wire 1 E" ww_out_br_regB [11] $end
$var wire 1 F" ww_out_br_regB [10] $end
$var wire 1 G" ww_out_br_regB [9] $end
$var wire 1 H" ww_out_br_regB [8] $end
$var wire 1 I" ww_out_br_regB [7] $end
$var wire 1 J" ww_out_br_regB [6] $end
$var wire 1 K" ww_out_br_regB [5] $end
$var wire 1 L" ww_out_br_regB [4] $end
$var wire 1 M" ww_out_br_regB [3] $end
$var wire 1 N" ww_out_br_regB [2] $end
$var wire 1 O" ww_out_br_regB [1] $end
$var wire 1 P" ww_out_br_regB [0] $end
$var wire 1 Q" ww_out_opcode [3] $end
$var wire 1 R" ww_out_opcode [2] $end
$var wire 1 S" ww_out_opcode [1] $end
$var wire 1 T" ww_out_opcode [0] $end
$var wire 1 U" ww_out_rs [3] $end
$var wire 1 V" ww_out_rs [2] $end
$var wire 1 W" ww_out_rs [1] $end
$var wire 1 X" ww_out_rs [0] $end
$var wire 1 Y" ww_out_rt [3] $end
$var wire 1 Z" ww_out_rt [2] $end
$var wire 1 [" ww_out_rt [1] $end
$var wire 1 \" ww_out_rt [0] $end
$var wire 1 ]" ww_out_endereco [3] $end
$var wire 1 ^" ww_out_endereco [2] $end
$var wire 1 _" ww_out_endereco [1] $end
$var wire 1 `" ww_out_endereco [0] $end
$var wire 1 a" ww_overflow $end
$var wire 1 b" ww_out_out_mult4_2X1_ram_ula [15] $end
$var wire 1 c" ww_out_out_mult4_2X1_ram_ula [14] $end
$var wire 1 d" ww_out_out_mult4_2X1_ram_ula [13] $end
$var wire 1 e" ww_out_out_mult4_2X1_ram_ula [12] $end
$var wire 1 f" ww_out_out_mult4_2X1_ram_ula [11] $end
$var wire 1 g" ww_out_out_mult4_2X1_ram_ula [10] $end
$var wire 1 h" ww_out_out_mult4_2X1_ram_ula [9] $end
$var wire 1 i" ww_out_out_mult4_2X1_ram_ula [8] $end
$var wire 1 j" ww_out_out_mult4_2X1_ram_ula [7] $end
$var wire 1 k" ww_out_out_mult4_2X1_ram_ula [6] $end
$var wire 1 l" ww_out_out_mult4_2X1_ram_ula [5] $end
$var wire 1 m" ww_out_out_mult4_2X1_ram_ula [4] $end
$var wire 1 n" ww_out_out_mult4_2X1_ram_ula [3] $end
$var wire 1 o" ww_out_out_mult4_2X1_ram_ula [2] $end
$var wire 1 p" ww_out_out_mult4_2X1_ram_ula [1] $end
$var wire 1 q" ww_out_out_mult4_2X1_ram_ula [0] $end
$var wire 1 r" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [39] $end
$var wire 1 s" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [38] $end
$var wire 1 t" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [37] $end
$var wire 1 u" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [36] $end
$var wire 1 v" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 w" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 x" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 y" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 z" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 {" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 |" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 }" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 ~" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 !# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 "# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 ## \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 $# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 %# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 &# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 '# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 (# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 )# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 *# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 +# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 ,# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 -# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 .# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 /# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 0# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 1# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 2# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 3# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 4# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 5# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 6# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 7# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 8# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 9# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 :# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 ;# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 <# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 =# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 ># \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [39] $end
$var wire 1 ?# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [38] $end
$var wire 1 @# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [37] $end
$var wire 1 A# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [36] $end
$var wire 1 B# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 C# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 D# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 E# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 F# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 G# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 H# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 I# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 J# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 K# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 L# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 M# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 N# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 O# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 P# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 Q# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 R# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 S# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 T# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 U# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 V# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 W# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 X# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 Y# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 Z# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 [# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 \# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 ]# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 ^# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 _# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 `# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 a# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 b# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 c# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 d# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 e# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f# \clock~input_o\ $end
$var wire 1 g# \clock~inputCLKENA0_outclk\ $end
$var wire 1 h# \port_map_addr|Add0~1_sumout\ $end
$var wire 1 i# \port_map_addr|Add0~2\ $end
$var wire 1 j# \port_map_addr|Add0~5_sumout\ $end
$var wire 1 k# \port_map_addr|Add0~6\ $end
$var wire 1 l# \port_map_addr|Add0~9_sumout\ $end
$var wire 1 m# \port_map_addr|Add0~10\ $end
$var wire 1 n# \port_map_addr|Add0~13_sumout\ $end
$var wire 1 o# \port_map_addr|Add0~14\ $end
$var wire 1 p# \port_map_addr|Add0~17_sumout\ $end
$var wire 1 q# \port_map_addr|Add0~18\ $end
$var wire 1 r# \port_map_addr|Add0~21_sumout\ $end
$var wire 1 s# \port_map_addr|Add0~22\ $end
$var wire 1 t# \port_map_addr|Add0~25_sumout\ $end
$var wire 1 u# \port_map_addr|Add0~26\ $end
$var wire 1 v# \port_map_addr|Add0~29_sumout\ $end
$var wire 1 w# \port_map_addr|Add0~30\ $end
$var wire 1 x# \port_map_addr|Add0~33_sumout\ $end
$var wire 1 y# \port_map_addr|Add0~34\ $end
$var wire 1 z# \port_map_addr|Add0~37_sumout\ $end
$var wire 1 {# \port_map_addr|Add0~38\ $end
$var wire 1 |# \port_map_addr|Add0~41_sumout\ $end
$var wire 1 }# \port_map_addr|Add0~42\ $end
$var wire 1 ~# \port_map_addr|Add0~45_sumout\ $end
$var wire 1 !$ \port_map_addr|Add0~46\ $end
$var wire 1 "$ \port_map_addr|Add0~49_sumout\ $end
$var wire 1 #$ \port_map_addr|Add0~50\ $end
$var wire 1 $$ \port_map_addr|Add0~53_sumout\ $end
$var wire 1 %$ \port_map_addr|Add0~54\ $end
$var wire 1 &$ \port_map_addr|Add0~57_sumout\ $end
$var wire 1 '$ \port_map_addr|Add0~58\ $end
$var wire 1 ($ \port_map_addr|Add0~61_sumout\ $end
$var wire 1 )$ \port_map_rom|rom_memory~2_combout\ $end
$var wire 1 *$ \port_map_unidade_de_controle|Mux7~0_combout\ $end
$var wire 1 +$ \port_map_rom|rom_memory~5_combout\ $end
$var wire 1 ,$ \port_map_rom|rom_memory~6_combout\ $end
$var wire 1 -$ \port_map_rom|rom_memory~7_combout\ $end
$var wire 1 .$ \port_map_ula|Mux21~2_combout\ $end
$var wire 1 /$ \port_map_rom|rom_memory~3_combout\ $end
$var wire 1 0$ \port_map_rom|rom_memory~4_combout\ $end
$var wire 1 1$ \port_map_banco_de_registradores|registradores~293_combout\ $end
$var wire 1 2$ \port_map_banco_de_registradores|registradores~21_q\ $end
$var wire 1 3$ \port_map_mult1_2x1_br_ula|Sout[0]~0_combout\ $end
$var wire 1 4$ \port_map_ula|Add1~66_cout\ $end
$var wire 1 5$ \port_map_ula|Add1~1_sumout\ $end
$var wire 1 6$ \port_map_ula|Mux21~1_combout\ $end
$var wire 1 7$ \port_map_banco_de_registradores|registradores~296_combout\ $end
$var wire 1 8$ \port_map_banco_de_registradores|registradores~69_q\ $end
$var wire 1 9$ \port_map_banco_de_registradores|registradores~295_combout\ $end
$var wire 1 :$ \port_map_banco_de_registradores|registradores~53_q\ $end
$var wire 1 ;$ \port_map_banco_de_registradores|registradores~294_combout\ $end
$var wire 1 <$ \port_map_banco_de_registradores|registradores~37_q\ $end
$var wire 1 =$ \port_map_banco_de_registradores|registradores~277_combout\ $end
$var wire 1 >$ \port_map_ula|Mux21~0_combout\ $end
$var wire 1 ?$ \~GND~combout\ $end
$var wire 1 @$ \port_map_ula|Add1~2\ $end
$var wire 1 A$ \port_map_ula|Add1~5_sumout\ $end
$var wire 1 B$ \port_map_mult1_2x1_br_ula|Sout[1]~1_combout\ $end
$var wire 1 C$ \port_map_ula|soma|b1|S~0_combout\ $end
$var wire 1 D$ \port_map_ula|Mux20~1_combout\ $end
$var wire 1 E$ \port_map_banco_de_registradores|registradores~22_q\ $end
$var wire 1 F$ \port_map_banco_de_registradores|registradores~54_q\ $end
$var wire 1 G$ \port_map_banco_de_registradores|registradores~38_q\ $end
$var wire 1 H$ \port_map_banco_de_registradores|registradores~70_q\ $end
$var wire 1 I$ \port_map_banco_de_registradores|registradores~278_combout\ $end
$var wire 1 J$ \port_map_ula|Mux20~0_combout\ $end
$var wire 1 K$ \port_map_banco_de_registradores|registradores~55_q\ $end
$var wire 1 L$ \port_map_banco_de_registradores|registradores~39_q\ $end
$var wire 1 M$ \port_map_banco_de_registradores|registradores~71_q\ $end
$var wire 1 N$ \port_map_banco_de_registradores|registradores~279_combout\ $end
$var wire 1 O$ \port_map_ula|Add1~6\ $end
$var wire 1 P$ \port_map_ula|Add1~9_sumout\ $end
$var wire 1 Q$ \port_map_ula|Mux19~1_combout\ $end
$var wire 1 R$ \port_map_banco_de_registradores|registradores~23_q\ $end
$var wire 1 S$ \port_map_mult1_2x1_br_ula|Sout[2]~2_combout\ $end
$var wire 1 T$ \port_map_ula|soma|b2|S~combout\ $end
$var wire 1 U$ \port_map_ula|Mux19~0_combout\ $end
$var wire 1 V$ \port_map_ula|soma|b2|Cout~0_combout\ $end
$var wire 1 W$ \port_map_banco_de_registradores|registradores~40_q\ $end
$var wire 1 X$ \port_map_banco_de_registradores|registradores~72_q\ $end
$var wire 1 Y$ \port_map_banco_de_registradores|registradores~56_q\ $end
$var wire 1 Z$ \port_map_banco_de_registradores|registradores~280_combout\ $end
$var wire 1 [$ \port_map_ula|Add1~10\ $end
$var wire 1 \$ \port_map_ula|Add1~13_sumout\ $end
$var wire 1 ]$ \port_map_ula|Mux18~2_combout\ $end
$var wire 1 ^$ \port_map_banco_de_registradores|registradores~24_q\ $end
$var wire 1 _$ \port_map_mult1_2x1_br_ula|Sout[3]~3_combout\ $end
$var wire 1 `$ \port_map_ula|Mux18~0_combout\ $end
$var wire 1 a$ \port_map_ula|Mux18~1_combout\ $end
$var wire 1 b$ \port_map_mult1_2x1_br_ula|Sout[4]~4_combout\ $end
$var wire 1 c$ \port_map_ula|soma|b4|S~combout\ $end
$var wire 1 d$ \port_map_ula|Add1~14\ $end
$var wire 1 e$ \port_map_ula|Add1~17_sumout\ $end
$var wire 1 f$ \port_map_ula|Mux17~1_combout\ $end
$var wire 1 g$ \port_map_banco_de_registradores|registradores~25_q\ $end
$var wire 1 h$ \port_map_banco_de_registradores|registradores~57_q\ $end
$var wire 1 i$ \port_map_banco_de_registradores|registradores~41_q\ $end
$var wire 1 j$ \port_map_banco_de_registradores|registradores~73_q\ $end
$var wire 1 k$ \port_map_banco_de_registradores|registradores~281_combout\ $end
$var wire 1 l$ \port_map_ula|Mux17~0_combout\ $end
$var wire 1 m$ \port_map_banco_de_registradores|registradores~26_q\ $end
$var wire 1 n$ \port_map_mult1_2x1_br_ula|Sout[5]~5_combout\ $end
$var wire 1 o$ \port_map_ula|soma|b5|S~0_combout\ $end
$var wire 1 p$ \port_map_ula|soma|b5|S~combout\ $end
$var wire 1 q$ \port_map_ula|Add1~18\ $end
$var wire 1 r$ \port_map_ula|Add1~21_sumout\ $end
$var wire 1 s$ \port_map_ula|Mux16~1_combout\ $end
$var wire 1 t$ \port_map_banco_de_registradores|registradores~58_q\ $end
$var wire 1 u$ \port_map_banco_de_registradores|registradores~42feeder_combout\ $end
$var wire 1 v$ \port_map_banco_de_registradores|registradores~42_q\ $end
$var wire 1 w$ \port_map_banco_de_registradores|registradores~74_q\ $end
$var wire 1 x$ \port_map_banco_de_registradores|registradores~282_combout\ $end
$var wire 1 y$ \port_map_ula|Mux16~0_combout\ $end
$var wire 1 z$ \port_map_ula|soma|b4|Cout~0_combout\ $end
$var wire 1 {$ \port_map_banco_de_registradores|registradores~27_q\ $end
$var wire 1 |$ \port_map_mult1_2x1_br_ula|Sout[6]~6_combout\ $end
$var wire 1 }$ \port_map_ula|soma|b6|S~combout\ $end
$var wire 1 ~$ \port_map_ula|Add1~22\ $end
$var wire 1 !% \port_map_ula|Add1~25_sumout\ $end
$var wire 1 "% \port_map_ula|Mux15~1_combout\ $end
$var wire 1 #% \port_map_banco_de_registradores|registradores~75_q\ $end
$var wire 1 $% \port_map_banco_de_registradores|registradores~43_q\ $end
$var wire 1 %% \port_map_banco_de_registradores|registradores~59_q\ $end
$var wire 1 &% \port_map_banco_de_registradores|registradores~283_combout\ $end
$var wire 1 '% \port_map_ula|Mux15~0_combout\ $end
$var wire 1 (% \port_map_banco_de_registradores|registradores~28_q\ $end
$var wire 1 )% \port_map_ula|soma|b7|S~0_combout\ $end
$var wire 1 *% \port_map_ula|soma|b7|S~combout\ $end
$var wire 1 +% \port_map_ula|Add1~26\ $end
$var wire 1 ,% \port_map_ula|Add1~29_sumout\ $end
$var wire 1 -% \port_map_ula|Mux14~1_combout\ $end
$var wire 1 .% \port_map_banco_de_registradores|registradores~76_q\ $end
$var wire 1 /% \port_map_banco_de_registradores|registradores~44_q\ $end
$var wire 1 0% \port_map_banco_de_registradores|registradores~60_q\ $end
$var wire 1 1% \port_map_banco_de_registradores|registradores~284_combout\ $end
$var wire 1 2% \port_map_ula|Mux14~0_combout\ $end
$var wire 1 3% \port_map_banco_de_registradores|registradores~29_q\ $end
$var wire 1 4% \port_map_ula|Add1~30\ $end
$var wire 1 5% \port_map_ula|Add1~33_sumout\ $end
$var wire 1 6% \port_map_ula|Mux13~1_combout\ $end
$var wire 1 7% \port_map_banco_de_registradores|registradores~61_q\ $end
$var wire 1 8% \port_map_banco_de_registradores|registradores~77_q\ $end
$var wire 1 9% \port_map_banco_de_registradores|registradores~45_q\ $end
$var wire 1 :% \port_map_banco_de_registradores|registradores~285_combout\ $end
$var wire 1 ;% \port_map_ula|Mux13~0_combout\ $end
$var wire 1 <% \port_map_banco_de_registradores|registradores~46_q\ $end
$var wire 1 =% \port_map_banco_de_registradores|registradores~78_q\ $end
$var wire 1 >% \port_map_banco_de_registradores|registradores~62_q\ $end
$var wire 1 ?% \port_map_banco_de_registradores|registradores~286_combout\ $end
$var wire 1 @% \port_map_ula|Add1~34\ $end
$var wire 1 A% \port_map_ula|Add1~37_sumout\ $end
$var wire 1 B% \port_map_ula|Mux12~1_combout\ $end
$var wire 1 C% \port_map_banco_de_registradores|registradores~30_q\ $end
$var wire 1 D% \port_map_ula|soma|b9|S~0_combout\ $end
$var wire 1 E% \port_map_ula|Mux12~0_combout\ $end
$var wire 1 F% \port_map_banco_de_registradores|registradores~79_q\ $end
$var wire 1 G% \port_map_banco_de_registradores|registradores~47_q\ $end
$var wire 1 H% \port_map_banco_de_registradores|registradores~63_q\ $end
$var wire 1 I% \port_map_banco_de_registradores|registradores~287_combout\ $end
$var wire 1 J% \port_map_ula|Add1~38\ $end
$var wire 1 K% \port_map_ula|Add1~41_sumout\ $end
$var wire 1 L% \port_map_ula|Mux11~2_combout\ $end
$var wire 1 M% \port_map_banco_de_registradores|registradores~31_q\ $end
$var wire 1 N% \port_map_ula|soma|b1|Cout~0_combout\ $end
$var wire 1 O% \port_map_ula|Mux11~0_combout\ $end
$var wire 1 P% \port_map_ula|Mux11~1_combout\ $end
$var wire 1 Q% \port_map_ula|soma|b11|S~combout\ $end
$var wire 1 R% \port_map_ula|Add1~42\ $end
$var wire 1 S% \port_map_ula|Add1~45_sumout\ $end
$var wire 1 T% \port_map_ula|Mux10~1_combout\ $end
$var wire 1 U% \port_map_banco_de_registradores|registradores~32_q\ $end
$var wire 1 V% \port_map_banco_de_registradores|registradores~48_q\ $end
$var wire 1 W% \port_map_banco_de_registradores|registradores~64_q\ $end
$var wire 1 X% \port_map_banco_de_registradores|registradores~80_q\ $end
$var wire 1 Y% \port_map_banco_de_registradores|registradores~288_combout\ $end
$var wire 1 Z% \port_map_ula|Mux10~0_combout\ $end
$var wire 1 [% \port_map_banco_de_registradores|registradores~33_q\ $end
$var wire 1 \% \port_map_ula|soma|b12|S~combout\ $end
$var wire 1 ]% \port_map_ula|Add1~46\ $end
$var wire 1 ^% \port_map_ula|Add1~49_sumout\ $end
$var wire 1 _% \port_map_ula|Mux9~1_combout\ $end
$var wire 1 `% \port_map_banco_de_registradores|registradores~65_q\ $end
$var wire 1 a% \port_map_banco_de_registradores|registradores~49feeder_combout\ $end
$var wire 1 b% \port_map_banco_de_registradores|registradores~49_q\ $end
$var wire 1 c% \port_map_banco_de_registradores|registradores~81_q\ $end
$var wire 1 d% \port_map_banco_de_registradores|registradores~289_combout\ $end
$var wire 1 e% \port_map_ula|Mux9~0_combout\ $end
$var wire 1 f% \port_map_ula|soma|b13|S~0_combout\ $end
$var wire 1 g% \port_map_ula|soma|b13|S~combout\ $end
$var wire 1 h% \port_map_ula|Add1~50\ $end
$var wire 1 i% \port_map_ula|Add1~53_sumout\ $end
$var wire 1 j% \port_map_ula|Mux8~1_combout\ $end
$var wire 1 k% \port_map_banco_de_registradores|registradores~34_q\ $end
$var wire 1 l% \port_map_banco_de_registradores|registradores~50feeder_combout\ $end
$var wire 1 m% \port_map_banco_de_registradores|registradores~50_q\ $end
$var wire 1 n% \port_map_banco_de_registradores|registradores~82_q\ $end
$var wire 1 o% \port_map_banco_de_registradores|registradores~66_q\ $end
$var wire 1 p% \port_map_banco_de_registradores|registradores~290_combout\ $end
$var wire 1 q% \port_map_ula|Mux8~0_combout\ $end
$var wire 1 r% \port_map_ula|soma|b14|S~combout\ $end
$var wire 1 s% \port_map_ula|Add1~54\ $end
$var wire 1 t% \port_map_ula|Add1~57_sumout\ $end
$var wire 1 u% \port_map_ula|Mux7~1_combout\ $end
$var wire 1 v% \port_map_banco_de_registradores|registradores~35_q\ $end
$var wire 1 w% \port_map_banco_de_registradores|registradores~51_q\ $end
$var wire 1 x% \port_map_banco_de_registradores|registradores~67_q\ $end
$var wire 1 y% \port_map_banco_de_registradores|registradores~83_q\ $end
$var wire 1 z% \port_map_banco_de_registradores|registradores~291_combout\ $end
$var wire 1 {% \port_map_ula|Mux7~0_combout\ $end
$var wire 1 |% \port_map_banco_de_registradores|registradores~36_q\ $end
$var wire 1 }% \port_map_ula|soma|b15|S~0_combout\ $end
$var wire 1 ~% \port_map_ula|soma|b15|S~combout\ $end
$var wire 1 !& \port_map_ula|Add1~58\ $end
$var wire 1 "& \port_map_ula|Add1~61_sumout\ $end
$var wire 1 #& \port_map_ula|Mux6~1_combout\ $end
$var wire 1 $& \port_map_banco_de_registradores|registradores~52_q\ $end
$var wire 1 %& \port_map_banco_de_registradores|registradores~68_q\ $end
$var wire 1 && \port_map_banco_de_registradores|registradores~84_q\ $end
$var wire 1 '& \port_map_banco_de_registradores|registradores~292_combout\ $end
$var wire 1 (& \port_map_ula|Mux6~0_combout\ $end
$var wire 1 )& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 *& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 +& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 ,& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 -& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 .& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 /& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 0& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 1& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a8\ $end
$var wire 1 2& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a9\ $end
$var wire 1 3& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a10\ $end
$var wire 1 4& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a11\ $end
$var wire 1 5& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a12\ $end
$var wire 1 6& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a13\ $end
$var wire 1 7& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a14\ $end
$var wire 1 8& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a15\ $end
$var wire 1 9& \port_map_rom|rom_memory~0_combout\ $end
$var wire 1 :& \port_map_rom|rom_memory~1_combout\ $end
$var wire 1 ;& \port_map_rom|rom_memory~8_combout\ $end
$var wire 1 <& \port_map_ula|soma|overflow~0_combout\ $end
$var wire 1 =& \port_map_ula|Mux0~0_combout\ $end
$var wire 1 >& \port_map_ula|overflow~combout\ $end
$var wire 1 ?& \port_map_pc|outPort\ [15] $end
$var wire 1 @& \port_map_pc|outPort\ [14] $end
$var wire 1 A& \port_map_pc|outPort\ [13] $end
$var wire 1 B& \port_map_pc|outPort\ [12] $end
$var wire 1 C& \port_map_pc|outPort\ [11] $end
$var wire 1 D& \port_map_pc|outPort\ [10] $end
$var wire 1 E& \port_map_pc|outPort\ [9] $end
$var wire 1 F& \port_map_pc|outPort\ [8] $end
$var wire 1 G& \port_map_pc|outPort\ [7] $end
$var wire 1 H& \port_map_pc|outPort\ [6] $end
$var wire 1 I& \port_map_pc|outPort\ [5] $end
$var wire 1 J& \port_map_pc|outPort\ [4] $end
$var wire 1 K& \port_map_pc|outPort\ [3] $end
$var wire 1 L& \port_map_pc|outPort\ [2] $end
$var wire 1 M& \port_map_pc|outPort\ [1] $end
$var wire 1 N& \port_map_pc|outPort\ [0] $end
$var wire 1 O& \port_map_ula|ALT_INV_Add1~45_sumout\ $end
$var wire 1 P& \port_map_banco_de_registradores|ALT_INV_registradores~80_q\ $end
$var wire 1 Q& \port_map_banco_de_registradores|ALT_INV_registradores~64_q\ $end
$var wire 1 R& \port_map_banco_de_registradores|ALT_INV_registradores~48_q\ $end
$var wire 1 S& \port_map_banco_de_registradores|ALT_INV_registradores~32_q\ $end
$var wire 1 T& \port_map_banco_de_registradores|ALT_INV_registradores~79_q\ $end
$var wire 1 U& \port_map_banco_de_registradores|ALT_INV_registradores~63_q\ $end
$var wire 1 V& \port_map_banco_de_registradores|ALT_INV_registradores~47_q\ $end
$var wire 1 W& \port_map_banco_de_registradores|ALT_INV_registradores~31_q\ $end
$var wire 1 X& \port_map_ula|ALT_INV_Add1~41_sumout\ $end
$var wire 1 Y& \port_map_ula|ALT_INV_Add1~37_sumout\ $end
$var wire 1 Z& \port_map_banco_de_registradores|ALT_INV_registradores~78_q\ $end
$var wire 1 [& \port_map_banco_de_registradores|ALT_INV_registradores~62_q\ $end
$var wire 1 \& \port_map_banco_de_registradores|ALT_INV_registradores~46_q\ $end
$var wire 1 ]& \port_map_banco_de_registradores|ALT_INV_registradores~30_q\ $end
$var wire 1 ^& \port_map_ula|ALT_INV_Add1~33_sumout\ $end
$var wire 1 _& \port_map_banco_de_registradores|ALT_INV_registradores~77_q\ $end
$var wire 1 `& \port_map_banco_de_registradores|ALT_INV_registradores~61_q\ $end
$var wire 1 a& \port_map_banco_de_registradores|ALT_INV_registradores~45_q\ $end
$var wire 1 b& \port_map_banco_de_registradores|ALT_INV_registradores~29_q\ $end
$var wire 1 c& \port_map_ula|ALT_INV_Add1~29_sumout\ $end
$var wire 1 d& \port_map_banco_de_registradores|ALT_INV_registradores~76_q\ $end
$var wire 1 e& \port_map_banco_de_registradores|ALT_INV_registradores~60_q\ $end
$var wire 1 f& \port_map_banco_de_registradores|ALT_INV_registradores~44_q\ $end
$var wire 1 g& \port_map_banco_de_registradores|ALT_INV_registradores~28_q\ $end
$var wire 1 h& \port_map_ula|ALT_INV_Add1~25_sumout\ $end
$var wire 1 i& \port_map_banco_de_registradores|ALT_INV_registradores~75_q\ $end
$var wire 1 j& \port_map_banco_de_registradores|ALT_INV_registradores~59_q\ $end
$var wire 1 k& \port_map_banco_de_registradores|ALT_INV_registradores~43_q\ $end
$var wire 1 l& \port_map_banco_de_registradores|ALT_INV_registradores~27_q\ $end
$var wire 1 m& \port_map_ula|ALT_INV_Add1~21_sumout\ $end
$var wire 1 n& \port_map_banco_de_registradores|ALT_INV_registradores~74_q\ $end
$var wire 1 o& \port_map_banco_de_registradores|ALT_INV_registradores~58_q\ $end
$var wire 1 p& \port_map_banco_de_registradores|ALT_INV_registradores~42_q\ $end
$var wire 1 q& \port_map_banco_de_registradores|ALT_INV_registradores~26_q\ $end
$var wire 1 r& \port_map_ula|ALT_INV_Add1~17_sumout\ $end
$var wire 1 s& \port_map_banco_de_registradores|ALT_INV_registradores~73_q\ $end
$var wire 1 t& \port_map_banco_de_registradores|ALT_INV_registradores~57_q\ $end
$var wire 1 u& \port_map_banco_de_registradores|ALT_INV_registradores~41_q\ $end
$var wire 1 v& \port_map_banco_de_registradores|ALT_INV_registradores~25_q\ $end
$var wire 1 w& \port_map_banco_de_registradores|ALT_INV_registradores~72_q\ $end
$var wire 1 x& \port_map_banco_de_registradores|ALT_INV_registradores~56_q\ $end
$var wire 1 y& \port_map_banco_de_registradores|ALT_INV_registradores~40_q\ $end
$var wire 1 z& \port_map_banco_de_registradores|ALT_INV_registradores~24_q\ $end
$var wire 1 {& \port_map_ula|ALT_INV_Add1~13_sumout\ $end
$var wire 1 |& \port_map_ula|ALT_INV_Add1~9_sumout\ $end
$var wire 1 }& \port_map_banco_de_registradores|ALT_INV_registradores~71_q\ $end
$var wire 1 ~& \port_map_banco_de_registradores|ALT_INV_registradores~55_q\ $end
$var wire 1 !' \port_map_banco_de_registradores|ALT_INV_registradores~39_q\ $end
$var wire 1 "' \port_map_banco_de_registradores|ALT_INV_registradores~23_q\ $end
$var wire 1 #' \port_map_ula|ALT_INV_Add1~5_sumout\ $end
$var wire 1 $' \port_map_banco_de_registradores|ALT_INV_registradores~70_q\ $end
$var wire 1 %' \port_map_banco_de_registradores|ALT_INV_registradores~54_q\ $end
$var wire 1 &' \port_map_banco_de_registradores|ALT_INV_registradores~38_q\ $end
$var wire 1 '' \port_map_banco_de_registradores|ALT_INV_registradores~22_q\ $end
$var wire 1 (' \port_map_ula|ALT_INV_Add1~1_sumout\ $end
$var wire 1 )' \port_map_banco_de_registradores|ALT_INV_registradores~69_q\ $end
$var wire 1 *' \port_map_banco_de_registradores|ALT_INV_registradores~53_q\ $end
$var wire 1 +' \port_map_banco_de_registradores|ALT_INV_registradores~37_q\ $end
$var wire 1 ,' \port_map_banco_de_registradores|ALT_INV_registradores~21_q\ $end
$var wire 1 -' \port_map_pc|ALT_INV_outPort\ [15] $end
$var wire 1 .' \port_map_pc|ALT_INV_outPort\ [14] $end
$var wire 1 /' \port_map_pc|ALT_INV_outPort\ [13] $end
$var wire 1 0' \port_map_pc|ALT_INV_outPort\ [12] $end
$var wire 1 1' \port_map_pc|ALT_INV_outPort\ [11] $end
$var wire 1 2' \port_map_pc|ALT_INV_outPort\ [10] $end
$var wire 1 3' \port_map_pc|ALT_INV_outPort\ [9] $end
$var wire 1 4' \port_map_pc|ALT_INV_outPort\ [8] $end
$var wire 1 5' \port_map_pc|ALT_INV_outPort\ [7] $end
$var wire 1 6' \port_map_pc|ALT_INV_outPort\ [6] $end
$var wire 1 7' \port_map_pc|ALT_INV_outPort\ [5] $end
$var wire 1 8' \port_map_pc|ALT_INV_outPort\ [4] $end
$var wire 1 9' \port_map_pc|ALT_INV_outPort\ [3] $end
$var wire 1 :' \port_map_pc|ALT_INV_outPort\ [2] $end
$var wire 1 ;' \port_map_pc|ALT_INV_outPort\ [1] $end
$var wire 1 <' \port_map_pc|ALT_INV_outPort\ [0] $end
$var wire 1 =' \port_map_ula|soma|b15|ALT_INV_S~combout\ $end
$var wire 1 >' \port_map_ula|soma|b15|ALT_INV_S~0_combout\ $end
$var wire 1 ?' \port_map_banco_de_registradores|ALT_INV_registradores~292_combout\ $end
$var wire 1 @' \port_map_ula|soma|b14|ALT_INV_S~combout\ $end
$var wire 1 A' \port_map_banco_de_registradores|ALT_INV_registradores~291_combout\ $end
$var wire 1 B' \port_map_ula|soma|b13|ALT_INV_S~combout\ $end
$var wire 1 C' \port_map_ula|soma|b13|ALT_INV_S~0_combout\ $end
$var wire 1 D' \port_map_banco_de_registradores|ALT_INV_registradores~290_combout\ $end
$var wire 1 E' \port_map_ula|soma|b12|ALT_INV_S~combout\ $end
$var wire 1 F' \port_map_banco_de_registradores|ALT_INV_registradores~289_combout\ $end
$var wire 1 G' \port_map_ula|soma|b11|ALT_INV_S~combout\ $end
$var wire 1 H' \port_map_banco_de_registradores|ALT_INV_registradores~288_combout\ $end
$var wire 1 I' \port_map_ula|ALT_INV_Mux11~0_combout\ $end
$var wire 1 J' \port_map_banco_de_registradores|ALT_INV_registradores~287_combout\ $end
$var wire 1 K' \port_map_ula|soma|b1|ALT_INV_Cout~0_combout\ $end
$var wire 1 L' \port_map_ula|soma|b9|ALT_INV_S~0_combout\ $end
$var wire 1 M' \port_map_banco_de_registradores|ALT_INV_registradores~286_combout\ $end
$var wire 1 N' \port_map_banco_de_registradores|ALT_INV_registradores~285_combout\ $end
$var wire 1 O' \port_map_ula|soma|b7|ALT_INV_S~combout\ $end
$var wire 1 P' \port_map_ula|soma|b7|ALT_INV_S~0_combout\ $end
$var wire 1 Q' \port_map_banco_de_registradores|ALT_INV_registradores~284_combout\ $end
$var wire 1 R' \port_map_ula|soma|b6|ALT_INV_S~combout\ $end
$var wire 1 S' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[6]~6_combout\ $end
$var wire 1 T' \port_map_ula|soma|b4|ALT_INV_Cout~0_combout\ $end
$var wire 1 U' \port_map_banco_de_registradores|ALT_INV_registradores~283_combout\ $end
$var wire 1 V' \port_map_ula|soma|b5|ALT_INV_S~combout\ $end
$var wire 1 W' \port_map_ula|soma|b5|ALT_INV_S~0_combout\ $end
$var wire 1 X' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[5]~5_combout\ $end
$var wire 1 Y' \port_map_banco_de_registradores|ALT_INV_registradores~282_combout\ $end
$var wire 1 Z' \port_map_ula|soma|b4|ALT_INV_S~combout\ $end
$var wire 1 [' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[4]~4_combout\ $end
$var wire 1 \' \port_map_banco_de_registradores|ALT_INV_registradores~281_combout\ $end
$var wire 1 ]' \port_map_ula|ALT_INV_Mux18~0_combout\ $end
$var wire 1 ^' \port_map_ula|soma|b2|ALT_INV_Cout~0_combout\ $end
$var wire 1 _' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[3]~3_combout\ $end
$var wire 1 `' \port_map_banco_de_registradores|ALT_INV_registradores~280_combout\ $end
$var wire 1 a' \port_map_ula|soma|b2|ALT_INV_S~combout\ $end
$var wire 1 b' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[2]~2_combout\ $end
$var wire 1 c' \port_map_banco_de_registradores|ALT_INV_registradores~279_combout\ $end
$var wire 1 d' \port_map_ula|soma|b1|ALT_INV_S~0_combout\ $end
$var wire 1 e' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[1]~1_combout\ $end
$var wire 1 f' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[0]~0_combout\ $end
$var wire 1 g' \port_map_banco_de_registradores|ALT_INV_registradores~278_combout\ $end
$var wire 1 h' \port_map_banco_de_registradores|ALT_INV_registradores~277_combout\ $end
$var wire 1 i' \port_map_rom|ALT_INV_rom_memory~7_combout\ $end
$var wire 1 j' \port_map_rom|ALT_INV_rom_memory~6_combout\ $end
$var wire 1 k' \port_map_rom|ALT_INV_rom_memory~5_combout\ $end
$var wire 1 l' \port_map_rom|ALT_INV_rom_memory~4_combout\ $end
$var wire 1 m' \port_map_rom|ALT_INV_rom_memory~3_combout\ $end
$var wire 1 n' \port_map_rom|ALT_INV_rom_memory~2_combout\ $end
$var wire 1 o' \port_map_rom|ALT_INV_rom_memory~0_combout\ $end
$var wire 1 p' \port_map_ula|ALT_INV_Add1~61_sumout\ $end
$var wire 1 q' \port_map_banco_de_registradores|ALT_INV_registradores~84_q\ $end
$var wire 1 r' \port_map_banco_de_registradores|ALT_INV_registradores~68_q\ $end
$var wire 1 s' \port_map_banco_de_registradores|ALT_INV_registradores~52_q\ $end
$var wire 1 t' \port_map_banco_de_registradores|ALT_INV_registradores~36_q\ $end
$var wire 1 u' \port_map_ula|ALT_INV_Add1~57_sumout\ $end
$var wire 1 v' \port_map_banco_de_registradores|ALT_INV_registradores~83_q\ $end
$var wire 1 w' \port_map_banco_de_registradores|ALT_INV_registradores~67_q\ $end
$var wire 1 x' \port_map_banco_de_registradores|ALT_INV_registradores~51_q\ $end
$var wire 1 y' \port_map_banco_de_registradores|ALT_INV_registradores~35_q\ $end
$var wire 1 z' \port_map_ula|ALT_INV_Add1~53_sumout\ $end
$var wire 1 {' \port_map_banco_de_registradores|ALT_INV_registradores~82_q\ $end
$var wire 1 |' \port_map_banco_de_registradores|ALT_INV_registradores~66_q\ $end
$var wire 1 }' \port_map_banco_de_registradores|ALT_INV_registradores~50_q\ $end
$var wire 1 ~' \port_map_banco_de_registradores|ALT_INV_registradores~34_q\ $end
$var wire 1 !( \port_map_ula|ALT_INV_Add1~49_sumout\ $end
$var wire 1 "( \port_map_banco_de_registradores|ALT_INV_registradores~81_q\ $end
$var wire 1 #( \port_map_banco_de_registradores|ALT_INV_registradores~65_q\ $end
$var wire 1 $( \port_map_banco_de_registradores|ALT_INV_registradores~49_q\ $end
$var wire 1 %( \port_map_banco_de_registradores|ALT_INV_registradores~33_q\ $end
$var wire 1 &( \port_map_ula|ALT_INV_overflow~combout\ $end
$var wire 1 '( \port_map_ula|ALT_INV_Mux0~0_combout\ $end
$var wire 1 (( \port_map_ula|soma|ALT_INV_overflow~0_combout\ $end
$var wire 1 )( \port_map_ula|ALT_INV_Mux8~1_combout\ $end
$var wire 1 *( \port_map_ula|ALT_INV_Mux9~1_combout\ $end
$var wire 1 +( \port_map_ula|ALT_INV_Mux16~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
xD!
0E!
1F!
xG!
1H!
1I!
1J!
1K!
1L!
1M!
0N!
xa"
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
1)$
0*$
0+$
0,$
1-$
1.$
0/$
00$
11$
02$
03$
14$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
1@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
1O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
1[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
1d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
1q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
1~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
1+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
14%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
1@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
1J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
1R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
1]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
1h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
1s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
1!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
x>&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
1&'
1''
1('
1)'
1*'
1+'
1,'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
1H'
1I'
1J'
1K'
1L'
1M'
1N'
1O'
1P'
1Q'
1R'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
0i'
1j'
1k'
1l'
1m'
0n'
1o'
1p'
1q'
1r'
1s'
1t'
1u'
1v'
1w'
1x'
1y'
1z'
1{'
1|'
1}'
1~'
1!(
1"(
1#(
1$(
1%(
x&(
1'(
1((
1)(
1*(
1+(
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1F
0G
0H
0I
0Z
0[
0\
0]
0^
0_
0`
0a
0B
0C
0D
0E
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
1-'
1.'
1/'
10'
11'
12'
13'
14'
15'
16'
17'
18'
19'
1:'
1;'
1<'
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
$end
#5000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1/$
19&
0o'
0m'
1^!
1j#
01$
1;$
1:&
1q
1v!
1X"
1+!
1]
1~!
1`"
13!
1E
#10000
0!
0N!
0f#
0g#
#15000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0/$
09&
0j#
1k#
10$
1;&
0l'
1o'
1m'
1]!
0^!
1l#
1j#
0k#
0:&
19$
0;$
0q
1p
0l#
1}!
1_"
1u!
1W"
0v!
0X"
12!
0+!
1*!
1D
0]
1\
0~!
0`"
03!
0E
#20000
0!
0N!
0f#
0g#
#25000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1/$
19&
0o'
0m'
1^!
0j#
1k#
17$
09$
1:&
1q
1l#
1v!
1X"
1+!
1]
1~!
1`"
13!
1E
#30000
0!
0N!
0f#
0g#
#35000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
0-$
0/$
00$
0;&
1l'
1m'
1i'
1\!
0]!
0^!
1n#
1l#
0m#
0j#
0.$
1=&
11$
07$
0q
0p
1o
0n#
0'(
0}!
0_"
0u!
0W"
0v!
0X"
0o!
0Q"
0>&
02!
0+!
0*!
0$!
0D
0]
0\
0F
1&(
0a"
0D!
#40000
0!
0N!
0f#
0g#
#45000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1+$
0k'
1^!
1j#
0=&
1q
1'(
1q!
1S"
1&!
1H
#50000
0!
0N!
0f#
0g#
#55000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0+$
0j#
1k#
1,$
0j'
1k'
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
1n#
1p!
1R"
0q!
0S"
0n#
0&!
1%!
0H
1G
#60000
0!
0N!
0f#
0g#
#65000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1*$
1+$
1;&
0k'
1^!
0j#
1k#
01$
1q
0l#
1m#
1}!
1_"
1q!
1S"
1n#
12!
1&!
1D
1H
#70000
0!
0N!
0f#
0g#
#75000
1!
1N!
1f#
1g#
0N&
0M&
0L&
1K&
09'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
0n#
1o#
0*$
0+$
0,$
09&
0;&
1o'
1j'
1k'
1[!
0\!
0]!
0^!
1p#
1n#
0o#
0l#
0j#
11$
1=&
0:&
0q
0p
0o
1n
0p#
0'(
0}!
0_"
0p!
0R"
0q!
0S"
02!
0&!
0%!
0D
0H
0G
0~!
0`"
03!
0E
#80000
0!
0N!
0f#
0g#
#85000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#90000
0!
0N!
0f#
0g#
#95000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#100000
0!
0N!
0f#
0g#
#105000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
1l#
#110000
0!
0N!
0f#
0g#
#115000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
0n#
1o#
1l#
0m#
0j#
0q
0p
1o
1n#
0o#
1p#
0p#
#120000
0!
0N!
0f#
0g#
#125000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#130000
0!
0N!
0f#
0g#
#135000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
0n#
1o#
1p#
1n#
0o#
0p#
#140000
0!
0N!
0f#
0g#
#145000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
0n#
1o#
1p#
#150000
0!
0N!
0f#
0g#
#155000
1!
1N!
1f#
1g#
0N&
0M&
0L&
0K&
1J&
08'
19'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
1n#
0o#
1-$
0p#
1q#
0)$
1n'
0i'
1Z!
0[!
0\!
0]!
0^!
1r#
1p#
0q#
0n#
0l#
0j#
1.$
0=&
0-$
0q
0p
0o
0n
1m
0r#
1i'
1'(
1o!
1Q"
0.$
1=&
1$!
1F
0'(
0o!
0Q"
0$!
0F
#160000
0!
0N!
0f#
0g#
#165000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#170000
0!
0N!
0f#
0g#
#175000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#180000
0!
0N!
0f#
0g#
#185000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
1l#
#190000
0!
0N!
0f#
0g#
#195000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
1n#
1l#
0m#
0j#
0q
0p
1o
0n#
#200000
0!
0N!
0f#
0g#
#205000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#210000
0!
0N!
0f#
0g#
#215000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
1n#
0n#
#220000
0!
0N!
0f#
0g#
#225000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
1n#
#230000
0!
0N!
0f#
0g#
#235000
1!
1N!
1f#
1g#
0N&
0M&
0L&
1K&
09'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
0n#
1o#
1[!
0\!
0]!
0^!
0p#
1q#
1n#
0o#
0l#
0j#
0q
0p
0o
1n
1p#
0q#
1r#
0r#
#240000
0!
0N!
0f#
0g#
#245000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#250000
0!
0N!
0f#
0g#
#255000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#260000
0!
0N!
0f#
0g#
#265000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
1l#
#270000
0!
0N!
0f#
0g#
#275000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
0n#
1o#
1l#
0m#
0j#
0q
0p
1o
1n#
0o#
0p#
1q#
1r#
1p#
0q#
0r#
#280000
0!
0N!
0f#
0g#
#285000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#290000
0!
0N!
0f#
0g#
#295000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
0n#
1o#
0p#
1q#
1n#
0o#
1p#
0q#
1r#
0r#
#300000
0!
0N!
0f#
0g#
#305000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
0n#
1o#
0p#
1q#
1r#
#310000
0!
0N!
0f#
0g#
#315000
1!
1N!
1f#
1g#
0N&
0M&
0L&
0K&
0J&
1I&
07'
18'
19'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
1n#
0o#
1p#
0q#
0r#
1s#
1Y!
0Z!
0[!
0\!
0]!
0^!
1t#
1r#
0s#
0p#
0n#
0l#
0j#
0q
0p
0o
0n
0m
1l
0t#
#320000
0!
0N!
0f#
0g#
#325000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
19&
0o'
1^!
1j#
1q
#330000
0!
0N!
0f#
0g#
#335000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
09&
0j#
1k#
1o'
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#340000
0!
0N!
0f#
0g#
#345000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
19&
0o'
1^!
0j#
1k#
1q
1l#
#350000
0!
0N!
0f#
0g#
#355000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
1n#
1l#
0m#
0j#
0q
0p
1o
0n#
#360000
0!
0N!
0f#
0g#
#365000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#370000
0!
0N!
0f#
0g#
#375000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
1n#
0n#
#380000
0!
0N!
0f#
0g#
#385000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
1n#
#390000
0!
0N!
0f#
0g#
#395000
1!
1N!
1f#
1g#
0N&
0M&
0L&
1K&
09'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
0n#
1o#
09&
1o'
1[!
0\!
0]!
0^!
1p#
1n#
0o#
0l#
0j#
0q
0p
0o
1n
0p#
#400000
0!
0N!
0f#
0g#
#405000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#410000
0!
0N!
0f#
0g#
#415000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#420000
0!
0N!
0f#
0g#
#425000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
1l#
#430000
0!
0N!
0f#
0g#
#435000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
0n#
1o#
1l#
0m#
0j#
0q
0p
1o
1n#
0o#
1p#
0p#
#440000
0!
0N!
0f#
0g#
#445000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#450000
0!
0N!
0f#
0g#
#455000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
0n#
1o#
1p#
1n#
0o#
0p#
#460000
0!
0N!
0f#
0g#
#465000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
0n#
1o#
1p#
#470000
0!
0N!
0f#
0g#
#475000
1!
1N!
1f#
1g#
0N&
0M&
0L&
0K&
1J&
08'
19'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
1n#
0o#
0p#
1q#
1Z!
0[!
0\!
0]!
0^!
0r#
1s#
1p#
0q#
0n#
0l#
0j#
0q
0p
0o
0n
1m
1r#
0s#
1t#
0t#
#480000
0!
0N!
0f#
0g#
#485000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#490000
0!
0N!
0f#
0g#
#495000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#500000
0!
0N!
0f#
0g#
#505000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
1l#
#510000
0!
0N!
0f#
0g#
#515000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
1n#
1l#
0m#
0j#
0q
0p
1o
0n#
#520000
0!
0N!
0f#
0g#
#525000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#530000
0!
0N!
0f#
0g#
#535000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
1n#
0n#
#540000
0!
0N!
0f#
0g#
#545000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
1n#
#550000
0!
0N!
0f#
0g#
#555000
1!
1N!
1f#
1g#
0N&
0M&
0L&
1K&
09'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
0n#
1o#
1[!
0\!
0]!
0^!
0p#
1q#
1n#
0o#
0l#
0j#
0q
0p
0o
1n
1p#
0q#
0r#
1s#
1t#
1r#
0s#
0t#
#560000
0!
0N!
0f#
0g#
#565000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#570000
0!
0N!
0f#
0g#
#575000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#580000
0!
0N!
0f#
0g#
#585000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
1l#
#590000
0!
0N!
0f#
0g#
#595000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
0n#
1o#
1l#
0m#
0j#
0q
0p
1o
1n#
0o#
0p#
1q#
0r#
1s#
1p#
0q#
1r#
0s#
1t#
0t#
#600000
0!
0N!
0f#
0g#
#605000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#610000
0!
0N!
0f#
0g#
#615000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
0n#
1o#
0p#
1q#
1n#
0o#
1p#
0q#
0r#
1s#
1t#
1r#
0s#
0t#
#620000
0!
0N!
0f#
0g#
#625000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
0n#
1o#
0p#
1q#
0r#
1s#
1t#
#630000
0!
0N!
0f#
0g#
#635000
1!
1N!
1f#
1g#
0N&
0M&
0L&
0K&
0J&
0I&
1H&
06'
17'
18'
19'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
1n#
0o#
1p#
0q#
1r#
0s#
0t#
1u#
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1v#
1t#
0u#
0r#
0p#
0n#
0l#
0j#
0q
0p
0o
0n
0m
0l
1k
0v#
#640000
0!
0N!
0f#
0g#
#645000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
19&
0o'
1^!
1j#
1q
#650000
0!
0N!
0f#
0g#
#655000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
09&
0j#
1k#
1o'
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#660000
0!
0N!
0f#
0g#
#665000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
19&
0o'
1^!
0j#
1k#
1q
1l#
#670000
0!
0N!
0f#
0g#
#675000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
1n#
1l#
0m#
0j#
0q
0p
1o
0n#
#680000
0!
0N!
0f#
0g#
#685000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#690000
0!
0N!
0f#
0g#
#695000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
1n#
0n#
#700000
0!
0N!
0f#
0g#
#705000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
1n#
#710000
0!
0N!
0f#
0g#
#715000
1!
1N!
1f#
1g#
0N&
0M&
0L&
1K&
09'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
0n#
1o#
09&
1o'
1[!
0\!
0]!
0^!
1p#
1n#
0o#
0l#
0j#
0q
0p
0o
1n
0p#
#720000
0!
0N!
0f#
0g#
#725000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#730000
0!
0N!
0f#
0g#
#735000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#740000
0!
0N!
0f#
0g#
#745000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
1l#
#750000
0!
0N!
0f#
0g#
#755000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
0n#
1o#
1l#
0m#
0j#
0q
0p
1o
1n#
0o#
1p#
0p#
#760000
0!
0N!
0f#
0g#
#765000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#770000
0!
0N!
0f#
0g#
#775000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
0n#
1o#
1p#
1n#
0o#
0p#
#780000
0!
0N!
0f#
0g#
#785000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
0n#
1o#
1p#
#790000
0!
0N!
0f#
0g#
#795000
1!
1N!
1f#
1g#
0N&
0M&
0L&
0K&
1J&
08'
19'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
1n#
0o#
0p#
1q#
1Z!
0[!
0\!
0]!
0^!
1r#
1p#
0q#
0n#
0l#
0j#
0q
0p
0o
0n
1m
0r#
#800000
0!
0N!
0f#
0g#
#805000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#810000
0!
0N!
0f#
0g#
#815000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#820000
0!
0N!
0f#
0g#
#825000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
1l#
#830000
0!
0N!
0f#
0g#
#835000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
1n#
1l#
0m#
0j#
0q
0p
1o
0n#
#840000
0!
0N!
0f#
0g#
#845000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#850000
0!
0N!
0f#
0g#
#855000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
1n#
0n#
#860000
0!
0N!
0f#
0g#
#865000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
1n#
#870000
0!
0N!
0f#
0g#
#875000
1!
1N!
1f#
1g#
0N&
0M&
0L&
1K&
09'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
0n#
1o#
1[!
0\!
0]!
0^!
0p#
1q#
1n#
0o#
0l#
0j#
0q
0p
0o
1n
1p#
0q#
1r#
0r#
#880000
0!
0N!
0f#
0g#
#885000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#890000
0!
0N!
0f#
0g#
#895000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#900000
0!
0N!
0f#
0g#
#905000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
1l#
#910000
0!
0N!
0f#
0g#
#915000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
0n#
1o#
1l#
0m#
0j#
0q
0p
1o
1n#
0o#
0p#
1q#
1r#
1p#
0q#
0r#
#920000
0!
0N!
0f#
0g#
#925000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
1j#
1q
#930000
0!
0N!
0f#
0g#
#935000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
0j#
1k#
1]!
0^!
0l#
1m#
1j#
0k#
0q
1p
1l#
0m#
0n#
1o#
0p#
1q#
1n#
0o#
1p#
0q#
1r#
0r#
#940000
0!
0N!
0f#
0g#
#945000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
1^!
0j#
1k#
1q
0l#
1m#
0n#
1o#
0p#
1q#
1r#
#950000
0!
0N!
0f#
0g#
#955000
1!
1N!
1f#
1g#
0N&
0M&
0L&
0K&
0J&
1I&
07'
18'
19'
1:'
1;'
1<'
1h#
0i#
1j#
0k#
1l#
0m#
1n#
0o#
1p#
0q#
0r#
1s#
1Y!
0Z!
0[!
0\!
0]!
0^!
0t#
1u#
1r#
0s#
0p#
0n#
0l#
0j#
0q
0p
0o
0n
0m
1l
1t#
0u#
1v#
0v#
#960000
0!
0N!
0f#
0g#
#965000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
19&
0o'
1^!
1j#
1q
#970000
0!
0N!
0f#
0g#
#975000
1!
1N!
1f#
1g#
0N&
1M&
0;'
1<'
1h#
0i#
09&
0j#
1k#
1o'
1]!
0^!
1l#
1j#
0k#
0q
1p
0l#
#980000
0!
0N!
0f#
0g#
#985000
1!
1N!
1f#
1g#
1N&
0<'
0h#
1i#
19&
0o'
1^!
0j#
1k#
1q
1l#
#990000
0!
0N!
0f#
0g#
#995000
1!
1N!
1f#
1g#
0N&
0M&
1L&
0:'
1;'
1<'
1h#
0i#
1j#
0k#
0l#
1m#
1\!
0]!
0^!
1n#
1l#
0m#
0j#
0q
0p
1o
0n#
#1000000
