// Seed: 823573256
module module_0;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1
);
  id_3 :
  assert property (@(posedge ~&id_3) 1)
  else $display(1, 1, id_3, id_1);
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    output tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply0 id_3
);
  wor  id_5;
  wire id_6;
  module_0 modCall_1 ();
  wire id_7;
  genvar id_8;
  assign id_5 = 1'b0;
  assign id_0 = 1;
endmodule
