# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pinctrl/qcom,palawan-tlmm.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm Technologies, Inc. Palawan TLMM block

maintainers:
  - Alexandr Zubtsov <internal.hellhound@mainlining.org>

description:
  Top Level Mode Multiplexer pin controller in Qualcomm Palawan SoC.

allOf:
  - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#

properties:
  compatible:
    const: qcom,palawan-tlmm

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  gpio-reserved-ranges:
    minItems: 1
    maxItems: 105

  gpio-line-names:
    maxItems: 178

patternProperties:
  "-state$":
    oneOf:
      - $ref: "#/$defs/qcom-palawan-tlmm-state"
      - patternProperties:
          "-pins$":
            $ref: "#/$defs/qcom-palawan-tlmm-state"
        additionalProperties: false

$defs:
  qcom-palawan-tlmm-state:
    type: object
    description:
      Pinctrl node's client devices use subnodes for desired pin configuration.
      Client device subnodes use below standard properties.
    $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state
    unevaluatedProperties: false

    properties:
      pins:
        description:
          List of gpio pins affected by the properties specified in this
          subnode.
        items:
          oneOf:
            - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|17[0-8])$"
            - enum: [ ufs_reset ]
        minItems: 1
        maxItems: 36

      function:
        description:
          Specify the alternative function to be configured for the specified
          pins.
        enum: [ gpio, HOST2WLAN_SOL, RESOUT_GPIO_N, aoss_cti, atest_char,
                atest_usb, audio_ext_mclk0, audio_ext_mclk1, audio_ref_clk,
                cam_aon_mclk4, cam_mclk, cci_async_in, cci_i2c_scl, cci_i2c_sda,
                cci_timer, cri_trng, coex_uart1_rx, coex_uart1_tx, coex_uart2_rx,
                coex_uart2_tx, dbg_out_clk, ddr_bist_complete, ddr_bist_fail,
                ddr_bist_start, ddr_bist_stop, ddr_pxi0, ddr_pxi1, ddr_pxi2,
                ddr_pxi3, dp_hot, egpio, gcc_gp1, gcc_gp2, gcc_gp3, gnss_adc0,
                gnss_adc1, i2s0_data0, i2s0_data1, i2s0_sck, i2s0_ws, i2s1_data0,
                i2s1_data1, i2s1_sck, i2s1_ws, ibi_i3c, jitter_bist, mdp_vsync0_out,
                mdp_vsync1_out, mdp_vsync2_out, mdp_vsync3_out, mdp_vsync_e,
                mdp_vsync_p, mdp_vsync_s, nav_gpio0, nav_gpio1, nav_gpio2, nav_gpio3,
                pcie0_clk_req_n, phase_flag, pll_bist_sync, pll_clk_aux,
                prng_rosc0, prng_rosc1, prng_rosc2, prng_rosc3, qdss_cti, qdss_gpio,
                qlink_big_enable, qlink_big_request, qlink_little_enable, qlink_little_request,
                qlink_wmss, qspi0_clk, qspi0_cs, qspi0_data, qup0_se0, qup0_se1,
                qup0_se2, qup0_se3, qup0_se4, qup0_se5, qup0_se6, qup0_se7,
                qup1_se0, qup1_se1, qup1_se2, qup1_se3, qup1_se4, qup1_se5,
                qup1_se6, qup1_se7, sd_write_protect, sdc2_data, sdc2_clk,
                sdc2_cmd, sdc2_fb_clk, tb_trig_sdc2, tgu_ch0_trigout, tgu_ch1_trigout,
                tgu_ch2_trigout, tgu_ch3_trigout, tmess_prng0, tmess_prng1,
                tmess_prng2, tmess_prng3, tsense_pwm1, tsense_pwm2, tsense_pwm3,
                uim0_clk, uim0_data, uim0_present, uim0_reset, uim1_clk,
                uim1_data, uim1_present, uim1_reset, usb0_hs, usb0_phy_ps,
                vfr_0, vfr_1, vsense_trigger_mirnat, ]

    required:
      - pins

required:
  - compatible
  - reg

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    tlmm: pinctrl@f100000 {
        compatible = "qcom,palawan-tlmm";
        reg = <0x0f100000 0x300000>;

        interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH 0>;

        gpio-controller;
        #gpio-cells = <2>;

        interrupt-controller;
        #interrupt-cells = <2>;

        gpio-ranges = <&tlmm 0 0 179>;

        gpio-wo-state {
            pins = "gpio1";
            function = "gpio";
        };

        uart-w-state {
            rx-pins {
                pins = "gpio83";
                function = "qup0_se5";
                bias-pull-up;
            };

            tx-pins {
                pins = "gpio82";
                function = "qup0_se5";
                bias-disable;
            };
        };
    };
...
