
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1NBCJI9

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
20       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\dac.vhd (2022-07-03 14:25:28, 2022-07-10 20:40:29)
23       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\sigma_adder.vhd (2022-07-03 14:48:33, 2022-07-10 20:27:24)

*******************************************************************
Modules that may have changed as a result of file changes: 3
MID:  lib.cell.view
4        work.dac.architecture_dac may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\hdl\dac.vhd (2022-07-03 14:25:28, 2022-07-10 20:40:29) <-- (architecture and entity definition)
8        work.delta_adder.architecture_delta_adder may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\hdl\dac.vhd (2022-07-03 14:25:28, 2022-07-10 20:40:29) <-- (may instantiate this module)
26       work.sigma_adder.architecture_sigma_adder may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\hdl\dac.vhd (2022-07-03 14:25:28, 2022-07-10 20:40:29) <-- (may instantiate this module)
                        C:\Users\Constantin\Documents\VHDLSoundchip\hdl\sigma_adder.vhd (2022-07-03 14:48:33, 2022-07-10 20:27:24) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 23
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\smartfusion2.vhd (2022-03-10 08:59:56)
1        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\arith.vhd (2022-03-10 08:59:58)
2        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\location.map (2022-03-10 08:59:58)
3        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\numeric.vhd (2022-03-10 08:59:58)
4        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std.vhd (2022-03-10 08:59:58)
5        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd (2022-03-10 08:59:58)
6        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std_textio.vhd (2022-03-10 08:59:58)
7        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\unsigned.vhd (2022-03-10 08:59:58)
8        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd\hyperents.vhd (2022-03-10 08:59:58)
9        C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd\math_real.vhd (2022-03-10 08:59:58)
10       C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2022-03-10 08:59:58)
11       C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd\umr_capim.vhd (2022-03-10 08:59:58)
12       C:\Users\Constantin\Documents\VHDLSoundchip\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2021-08-18 14:23:39)
13       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\CORERESET_PF_C0\CORERESET_PF_C0.vhd (2022-07-03 15:15:21)
14       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.vhd (2022-07-03 15:15:21)
15       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\FCCC_C0\FCCC_C0.vhd (2022-07-03 15:15:27)
16       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd (2022-07-03 15:15:27)
17       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\OSC_C0\OSC_C0.vhd (2022-07-03 15:15:32)
18       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd (2022-07-03 15:15:32)
19       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2022-07-10 17:00:14)
21       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\data_receiver.vhd (2022-07-03 15:25:28)
22       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\delta_adder.vhd (2022-07-10 17:08:00)
24       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\spi_slave.vhd (2022-07-03 13:31:26)

*******************************************************************
Unchanged modules: 30
MID:  lib.cell.view
0        corereset_pf_lib.corereset_pf_c0_corereset_pf_c0_0_corereset_pf.architecture_corereset_pf
1        corereset_pf_lib.corereset_pf_c0_corereset_pf_c0_0_corereset_pf.vhdl
2        work.corereset_pf_c0.rtl
3        work.corereset_pf_c0.vhdl
6        work.data_receiver.architecture_data_receiver
7        work.data_receiver.vhdl
10       work.fccc_c0.rtl
11       work.fccc_c0.vhdl
12       work.fccc_c0_fccc_c0_0_fccc.def_arch
13       work.fccc_c0_fccc_c0_0_fccc.vhdl
14       work.osc_c0.rtl
15       work.osc_c0.vhdl
16       work.osc_c0_osc_c0_0_osc.def_arch
17       work.osc_c0_osc_c0_0_osc.vhdl
18       work.rcosc_1mhz.def_arch
19       work.rcosc_1mhz.vhdl
20       work.rcosc_1mhz_fab.def_arch
21       work.rcosc_1mhz_fab.vhdl
22       work.rcosc_25_50mhz.def_arch
23       work.rcosc_25_50mhz.vhdl
24       work.rcosc_25_50mhz_fab.def_arch
25       work.rcosc_25_50mhz_fab.vhdl
28       work.soundchip.rtl
29       work.soundchip.vhdl
30       work.spi_slave.rtl
31       work.spi_slave.vhdl
32       work.xtlosc.def_arch
33       work.xtlosc.vhdl
34       work.xtlosc_fab.def_arch
35       work.xtlosc_fab.vhdl
