/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* A */
#define A__0__DR CYREG_GPIO_PRT3_DR
#define A__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define A__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define A__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define A__0__HSIOM_MASK 0x000F0000u
#define A__0__HSIOM_SHIFT 16u
#define A__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define A__0__INTR CYREG_GPIO_PRT3_INTR
#define A__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define A__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define A__0__MASK 0x10u
#define A__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define A__0__OUT_SEL_SHIFT 8u
#define A__0__OUT_SEL_VAL -1u
#define A__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define A__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define A__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define A__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define A__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define A__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define A__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define A__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define A__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define A__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define A__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define A__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define A__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define A__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define A__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define A__0__PC CYREG_GPIO_PRT3_PC
#define A__0__PC2 CYREG_GPIO_PRT3_PC2
#define A__0__PORT 3u
#define A__0__PS CYREG_GPIO_PRT3_PS
#define A__0__SHIFT 4u
#define A__DR CYREG_GPIO_PRT3_DR
#define A__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define A__DR_INV CYREG_GPIO_PRT3_DR_INV
#define A__DR_SET CYREG_GPIO_PRT3_DR_SET
#define A__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define A__INTR CYREG_GPIO_PRT3_INTR
#define A__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define A__INTSTAT CYREG_GPIO_PRT3_INTR
#define A__MASK 0x10u
#define A__PA__CFG0 CYREG_UDB_PA3_CFG0
#define A__PA__CFG1 CYREG_UDB_PA3_CFG1
#define A__PA__CFG10 CYREG_UDB_PA3_CFG10
#define A__PA__CFG11 CYREG_UDB_PA3_CFG11
#define A__PA__CFG12 CYREG_UDB_PA3_CFG12
#define A__PA__CFG13 CYREG_UDB_PA3_CFG13
#define A__PA__CFG14 CYREG_UDB_PA3_CFG14
#define A__PA__CFG2 CYREG_UDB_PA3_CFG2
#define A__PA__CFG3 CYREG_UDB_PA3_CFG3
#define A__PA__CFG4 CYREG_UDB_PA3_CFG4
#define A__PA__CFG5 CYREG_UDB_PA3_CFG5
#define A__PA__CFG6 CYREG_UDB_PA3_CFG6
#define A__PA__CFG7 CYREG_UDB_PA3_CFG7
#define A__PA__CFG8 CYREG_UDB_PA3_CFG8
#define A__PA__CFG9 CYREG_UDB_PA3_CFG9
#define A__PC CYREG_GPIO_PRT3_PC
#define A__PC2 CYREG_GPIO_PRT3_PC2
#define A__PORT 3u
#define A__PS CYREG_GPIO_PRT3_PS
#define A__SHIFT 4u

/* B */
#define B__0__DR CYREG_GPIO_PRT2_DR
#define B__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define B__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define B__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define B__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define B__0__HSIOM_MASK 0x000F0000u
#define B__0__HSIOM_SHIFT 16u
#define B__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define B__0__INTR CYREG_GPIO_PRT2_INTR
#define B__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define B__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define B__0__MASK 0x10u
#define B__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define B__0__OUT_SEL_SHIFT 8u
#define B__0__OUT_SEL_VAL -1u
#define B__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define B__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define B__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define B__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define B__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define B__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define B__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define B__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define B__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define B__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define B__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define B__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define B__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define B__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define B__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define B__0__PC CYREG_GPIO_PRT2_PC
#define B__0__PC2 CYREG_GPIO_PRT2_PC2
#define B__0__PORT 2u
#define B__0__PS CYREG_GPIO_PRT2_PS
#define B__0__SHIFT 4u
#define B__DR CYREG_GPIO_PRT2_DR
#define B__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define B__DR_INV CYREG_GPIO_PRT2_DR_INV
#define B__DR_SET CYREG_GPIO_PRT2_DR_SET
#define B__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define B__INTR CYREG_GPIO_PRT2_INTR
#define B__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define B__INTSTAT CYREG_GPIO_PRT2_INTR
#define B__MASK 0x10u
#define B__PA__CFG0 CYREG_UDB_PA2_CFG0
#define B__PA__CFG1 CYREG_UDB_PA2_CFG1
#define B__PA__CFG10 CYREG_UDB_PA2_CFG10
#define B__PA__CFG11 CYREG_UDB_PA2_CFG11
#define B__PA__CFG12 CYREG_UDB_PA2_CFG12
#define B__PA__CFG13 CYREG_UDB_PA2_CFG13
#define B__PA__CFG14 CYREG_UDB_PA2_CFG14
#define B__PA__CFG2 CYREG_UDB_PA2_CFG2
#define B__PA__CFG3 CYREG_UDB_PA2_CFG3
#define B__PA__CFG4 CYREG_UDB_PA2_CFG4
#define B__PA__CFG5 CYREG_UDB_PA2_CFG5
#define B__PA__CFG6 CYREG_UDB_PA2_CFG6
#define B__PA__CFG7 CYREG_UDB_PA2_CFG7
#define B__PA__CFG8 CYREG_UDB_PA2_CFG8
#define B__PA__CFG9 CYREG_UDB_PA2_CFG9
#define B__PC CYREG_GPIO_PRT2_PC
#define B__PC2 CYREG_GPIO_PRT2_PC2
#define B__PORT 2u
#define B__PS CYREG_GPIO_PRT2_PS
#define B__SHIFT 4u

/* C */
#define C__0__DR CYREG_GPIO_PRT2_DR
#define C__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define C__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define C__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define C__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define C__0__HSIOM_MASK 0x0F000000u
#define C__0__HSIOM_SHIFT 24u
#define C__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define C__0__INTR CYREG_GPIO_PRT2_INTR
#define C__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define C__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define C__0__MASK 0x40u
#define C__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define C__0__OUT_SEL_SHIFT 12u
#define C__0__OUT_SEL_VAL -1u
#define C__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define C__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define C__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define C__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define C__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define C__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define C__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define C__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define C__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define C__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define C__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define C__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define C__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define C__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define C__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define C__0__PC CYREG_GPIO_PRT2_PC
#define C__0__PC2 CYREG_GPIO_PRT2_PC2
#define C__0__PORT 2u
#define C__0__PS CYREG_GPIO_PRT2_PS
#define C__0__SHIFT 6u
#define C__DR CYREG_GPIO_PRT2_DR
#define C__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define C__DR_INV CYREG_GPIO_PRT2_DR_INV
#define C__DR_SET CYREG_GPIO_PRT2_DR_SET
#define C__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define C__INTR CYREG_GPIO_PRT2_INTR
#define C__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define C__INTSTAT CYREG_GPIO_PRT2_INTR
#define C__MASK 0x40u
#define C__PA__CFG0 CYREG_UDB_PA2_CFG0
#define C__PA__CFG1 CYREG_UDB_PA2_CFG1
#define C__PA__CFG10 CYREG_UDB_PA2_CFG10
#define C__PA__CFG11 CYREG_UDB_PA2_CFG11
#define C__PA__CFG12 CYREG_UDB_PA2_CFG12
#define C__PA__CFG13 CYREG_UDB_PA2_CFG13
#define C__PA__CFG14 CYREG_UDB_PA2_CFG14
#define C__PA__CFG2 CYREG_UDB_PA2_CFG2
#define C__PA__CFG3 CYREG_UDB_PA2_CFG3
#define C__PA__CFG4 CYREG_UDB_PA2_CFG4
#define C__PA__CFG5 CYREG_UDB_PA2_CFG5
#define C__PA__CFG6 CYREG_UDB_PA2_CFG6
#define C__PA__CFG7 CYREG_UDB_PA2_CFG7
#define C__PA__CFG8 CYREG_UDB_PA2_CFG8
#define C__PA__CFG9 CYREG_UDB_PA2_CFG9
#define C__PC CYREG_GPIO_PRT2_PC
#define C__PC2 CYREG_GPIO_PRT2_PC2
#define C__PORT 2u
#define C__PS CYREG_GPIO_PRT2_PS
#define C__SHIFT 6u

/* u */
#define u__0__DR CYREG_GPIO_PRT0_DR
#define u__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define u__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define u__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define u__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define u__0__HSIOM_MASK 0x0000F000u
#define u__0__HSIOM_SHIFT 12u
#define u__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define u__0__INTR CYREG_GPIO_PRT0_INTR
#define u__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define u__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define u__0__MASK 0x08u
#define u__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define u__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define u__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define u__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define u__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define u__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define u__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define u__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define u__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define u__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define u__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define u__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define u__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define u__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define u__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define u__0__PC CYREG_GPIO_PRT0_PC
#define u__0__PC2 CYREG_GPIO_PRT0_PC2
#define u__0__PORT 0u
#define u__0__PS CYREG_GPIO_PRT0_PS
#define u__0__SHIFT 3u
#define u__DR CYREG_GPIO_PRT0_DR
#define u__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define u__DR_INV CYREG_GPIO_PRT0_DR_INV
#define u__DR_SET CYREG_GPIO_PRT0_DR_SET
#define u__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define u__INTR CYREG_GPIO_PRT0_INTR
#define u__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define u__INTSTAT CYREG_GPIO_PRT0_INTR
#define u__MASK 0x08u
#define u__PA__CFG0 CYREG_UDB_PA0_CFG0
#define u__PA__CFG1 CYREG_UDB_PA0_CFG1
#define u__PA__CFG10 CYREG_UDB_PA0_CFG10
#define u__PA__CFG11 CYREG_UDB_PA0_CFG11
#define u__PA__CFG12 CYREG_UDB_PA0_CFG12
#define u__PA__CFG13 CYREG_UDB_PA0_CFG13
#define u__PA__CFG14 CYREG_UDB_PA0_CFG14
#define u__PA__CFG2 CYREG_UDB_PA0_CFG2
#define u__PA__CFG3 CYREG_UDB_PA0_CFG3
#define u__PA__CFG4 CYREG_UDB_PA0_CFG4
#define u__PA__CFG5 CYREG_UDB_PA0_CFG5
#define u__PA__CFG6 CYREG_UDB_PA0_CFG6
#define u__PA__CFG7 CYREG_UDB_PA0_CFG7
#define u__PA__CFG8 CYREG_UDB_PA0_CFG8
#define u__PA__CFG9 CYREG_UDB_PA0_CFG9
#define u__PC CYREG_GPIO_PRT0_PC
#define u__PC2 CYREG_GPIO_PRT0_PC2
#define u__PORT 0u
#define u__PS CYREG_GPIO_PRT0_PS
#define u__SHIFT 3u
#define u__SNAP CYREG_GPIO_PRT0_INTR

/* v */
#define v__0__DR CYREG_GPIO_PRT0_DR
#define v__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define v__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define v__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define v__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define v__0__HSIOM_MASK 0x00000F00u
#define v__0__HSIOM_SHIFT 8u
#define v__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define v__0__INTR CYREG_GPIO_PRT0_INTR
#define v__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define v__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define v__0__MASK 0x04u
#define v__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define v__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define v__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define v__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define v__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define v__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define v__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define v__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define v__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define v__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define v__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define v__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define v__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define v__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define v__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define v__0__PC CYREG_GPIO_PRT0_PC
#define v__0__PC2 CYREG_GPIO_PRT0_PC2
#define v__0__PORT 0u
#define v__0__PS CYREG_GPIO_PRT0_PS
#define v__0__SHIFT 2u
#define v__DR CYREG_GPIO_PRT0_DR
#define v__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define v__DR_INV CYREG_GPIO_PRT0_DR_INV
#define v__DR_SET CYREG_GPIO_PRT0_DR_SET
#define v__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define v__INTR CYREG_GPIO_PRT0_INTR
#define v__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define v__INTSTAT CYREG_GPIO_PRT0_INTR
#define v__MASK 0x04u
#define v__PA__CFG0 CYREG_UDB_PA0_CFG0
#define v__PA__CFG1 CYREG_UDB_PA0_CFG1
#define v__PA__CFG10 CYREG_UDB_PA0_CFG10
#define v__PA__CFG11 CYREG_UDB_PA0_CFG11
#define v__PA__CFG12 CYREG_UDB_PA0_CFG12
#define v__PA__CFG13 CYREG_UDB_PA0_CFG13
#define v__PA__CFG14 CYREG_UDB_PA0_CFG14
#define v__PA__CFG2 CYREG_UDB_PA0_CFG2
#define v__PA__CFG3 CYREG_UDB_PA0_CFG3
#define v__PA__CFG4 CYREG_UDB_PA0_CFG4
#define v__PA__CFG5 CYREG_UDB_PA0_CFG5
#define v__PA__CFG6 CYREG_UDB_PA0_CFG6
#define v__PA__CFG7 CYREG_UDB_PA0_CFG7
#define v__PA__CFG8 CYREG_UDB_PA0_CFG8
#define v__PA__CFG9 CYREG_UDB_PA0_CFG9
#define v__PC CYREG_GPIO_PRT0_PC
#define v__PC2 CYREG_GPIO_PRT0_PC2
#define v__PORT 0u
#define v__PS CYREG_GPIO_PRT0_PS
#define v__SHIFT 2u
#define v__SNAP CYREG_GPIO_PRT0_INTR

/* w */
#define w__0__DR CYREG_GPIO_PRT0_DR
#define w__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define w__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define w__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define w__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define w__0__HSIOM_MASK 0x0000000Fu
#define w__0__HSIOM_SHIFT 0u
#define w__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define w__0__INTR CYREG_GPIO_PRT0_INTR
#define w__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define w__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define w__0__MASK 0x01u
#define w__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define w__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define w__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define w__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define w__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define w__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define w__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define w__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define w__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define w__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define w__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define w__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define w__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define w__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define w__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define w__0__PC CYREG_GPIO_PRT0_PC
#define w__0__PC2 CYREG_GPIO_PRT0_PC2
#define w__0__PORT 0u
#define w__0__PS CYREG_GPIO_PRT0_PS
#define w__0__SHIFT 0u
#define w__DR CYREG_GPIO_PRT0_DR
#define w__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define w__DR_INV CYREG_GPIO_PRT0_DR_INV
#define w__DR_SET CYREG_GPIO_PRT0_DR_SET
#define w__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define w__INTR CYREG_GPIO_PRT0_INTR
#define w__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define w__INTSTAT CYREG_GPIO_PRT0_INTR
#define w__MASK 0x01u
#define w__PA__CFG0 CYREG_UDB_PA0_CFG0
#define w__PA__CFG1 CYREG_UDB_PA0_CFG1
#define w__PA__CFG10 CYREG_UDB_PA0_CFG10
#define w__PA__CFG11 CYREG_UDB_PA0_CFG11
#define w__PA__CFG12 CYREG_UDB_PA0_CFG12
#define w__PA__CFG13 CYREG_UDB_PA0_CFG13
#define w__PA__CFG14 CYREG_UDB_PA0_CFG14
#define w__PA__CFG2 CYREG_UDB_PA0_CFG2
#define w__PA__CFG3 CYREG_UDB_PA0_CFG3
#define w__PA__CFG4 CYREG_UDB_PA0_CFG4
#define w__PA__CFG5 CYREG_UDB_PA0_CFG5
#define w__PA__CFG6 CYREG_UDB_PA0_CFG6
#define w__PA__CFG7 CYREG_UDB_PA0_CFG7
#define w__PA__CFG8 CYREG_UDB_PA0_CFG8
#define w__PA__CFG9 CYREG_UDB_PA0_CFG9
#define w__PC CYREG_GPIO_PRT0_PC
#define w__PC2 CYREG_GPIO_PRT0_PC2
#define w__PORT 0u
#define w__PS CYREG_GPIO_PRT0_PS
#define w__SHIFT 0u
#define w__SNAP CYREG_GPIO_PRT0_INTR

/* Blue */
#define Blue__0__DR CYREG_GPIO_PRT5_DR
#define Blue__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Blue__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Blue__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Blue__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Blue__0__HSIOM_MASK 0x00F00000u
#define Blue__0__HSIOM_SHIFT 20u
#define Blue__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Blue__0__INTR CYREG_GPIO_PRT5_INTR
#define Blue__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Blue__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Blue__0__MASK 0x20u
#define Blue__0__PC CYREG_GPIO_PRT5_PC
#define Blue__0__PC2 CYREG_GPIO_PRT5_PC2
#define Blue__0__PORT 5u
#define Blue__0__PS CYREG_GPIO_PRT5_PS
#define Blue__0__SHIFT 5u
#define Blue__DR CYREG_GPIO_PRT5_DR
#define Blue__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Blue__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Blue__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Blue__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Blue__INTR CYREG_GPIO_PRT5_INTR
#define Blue__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Blue__INTSTAT CYREG_GPIO_PRT5_INTR
#define Blue__MASK 0x20u
#define Blue__PC CYREG_GPIO_PRT5_PC
#define Blue__PC2 CYREG_GPIO_PRT5_PC2
#define Blue__PORT 5u
#define Blue__PS CYREG_GPIO_PRT5_PS
#define Blue__SHIFT 5u

/* CTRL */
#define CTRL__0__DR CYREG_GPIO_PRT0_DR
#define CTRL__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CTRL__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CTRL__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CTRL__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CTRL__0__HSIOM_MASK 0x0F000000u
#define CTRL__0__HSIOM_SHIFT 24u
#define CTRL__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CTRL__0__INTR CYREG_GPIO_PRT0_INTR
#define CTRL__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CTRL__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CTRL__0__MASK 0x40u
#define CTRL__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CTRL__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CTRL__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CTRL__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CTRL__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CTRL__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CTRL__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CTRL__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CTRL__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CTRL__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CTRL__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CTRL__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CTRL__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CTRL__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CTRL__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CTRL__0__PC CYREG_GPIO_PRT0_PC
#define CTRL__0__PC2 CYREG_GPIO_PRT0_PC2
#define CTRL__0__PORT 0u
#define CTRL__0__PS CYREG_GPIO_PRT0_PS
#define CTRL__0__SHIFT 6u
#define CTRL__DR CYREG_GPIO_PRT0_DR
#define CTRL__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CTRL__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CTRL__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CTRL__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CTRL__INTR CYREG_GPIO_PRT0_INTR
#define CTRL__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CTRL__INTSTAT CYREG_GPIO_PRT0_INTR
#define CTRL__MASK 0x40u
#define CTRL__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CTRL__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CTRL__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CTRL__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CTRL__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CTRL__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CTRL__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CTRL__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CTRL__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CTRL__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CTRL__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CTRL__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CTRL__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CTRL__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CTRL__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CTRL__PC CYREG_GPIO_PRT0_PC
#define CTRL__PC2 CYREG_GPIO_PRT0_PC2
#define CTRL__PORT 0u
#define CTRL__PS CYREG_GPIO_PRT0_PS
#define CTRL__SHIFT 6u

/* INHA */
#define INHA__0__DR CYREG_GPIO_PRT3_DR
#define INHA__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define INHA__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define INHA__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define INHA__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define INHA__0__HSIOM_MASK 0x00F00000u
#define INHA__0__HSIOM_SHIFT 20u
#define INHA__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define INHA__0__INTR CYREG_GPIO_PRT3_INTR
#define INHA__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define INHA__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define INHA__0__MASK 0x20u
#define INHA__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define INHA__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define INHA__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define INHA__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define INHA__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define INHA__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define INHA__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define INHA__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define INHA__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define INHA__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define INHA__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define INHA__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define INHA__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define INHA__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define INHA__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define INHA__0__PC CYREG_GPIO_PRT3_PC
#define INHA__0__PC2 CYREG_GPIO_PRT3_PC2
#define INHA__0__PORT 3u
#define INHA__0__PS CYREG_GPIO_PRT3_PS
#define INHA__0__SHIFT 5u
#define INHA__DR CYREG_GPIO_PRT3_DR
#define INHA__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define INHA__DR_INV CYREG_GPIO_PRT3_DR_INV
#define INHA__DR_SET CYREG_GPIO_PRT3_DR_SET
#define INHA__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define INHA__INTR CYREG_GPIO_PRT3_INTR
#define INHA__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define INHA__INTSTAT CYREG_GPIO_PRT3_INTR
#define INHA__MASK 0x20u
#define INHA__PA__CFG0 CYREG_UDB_PA3_CFG0
#define INHA__PA__CFG1 CYREG_UDB_PA3_CFG1
#define INHA__PA__CFG10 CYREG_UDB_PA3_CFG10
#define INHA__PA__CFG11 CYREG_UDB_PA3_CFG11
#define INHA__PA__CFG12 CYREG_UDB_PA3_CFG12
#define INHA__PA__CFG13 CYREG_UDB_PA3_CFG13
#define INHA__PA__CFG14 CYREG_UDB_PA3_CFG14
#define INHA__PA__CFG2 CYREG_UDB_PA3_CFG2
#define INHA__PA__CFG3 CYREG_UDB_PA3_CFG3
#define INHA__PA__CFG4 CYREG_UDB_PA3_CFG4
#define INHA__PA__CFG5 CYREG_UDB_PA3_CFG5
#define INHA__PA__CFG6 CYREG_UDB_PA3_CFG6
#define INHA__PA__CFG7 CYREG_UDB_PA3_CFG7
#define INHA__PA__CFG8 CYREG_UDB_PA3_CFG8
#define INHA__PA__CFG9 CYREG_UDB_PA3_CFG9
#define INHA__PC CYREG_GPIO_PRT3_PC
#define INHA__PC2 CYREG_GPIO_PRT3_PC2
#define INHA__PORT 3u
#define INHA__PS CYREG_GPIO_PRT3_PS
#define INHA__SHIFT 5u

/* INHB */
#define INHB__0__DR CYREG_GPIO_PRT2_DR
#define INHB__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define INHB__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define INHB__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define INHB__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define INHB__0__HSIOM_MASK 0x00F00000u
#define INHB__0__HSIOM_SHIFT 20u
#define INHB__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define INHB__0__INTR CYREG_GPIO_PRT2_INTR
#define INHB__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define INHB__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define INHB__0__MASK 0x20u
#define INHB__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INHB__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INHB__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INHB__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INHB__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INHB__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INHB__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INHB__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INHB__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INHB__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INHB__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INHB__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INHB__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INHB__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INHB__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INHB__0__PC CYREG_GPIO_PRT2_PC
#define INHB__0__PC2 CYREG_GPIO_PRT2_PC2
#define INHB__0__PORT 2u
#define INHB__0__PS CYREG_GPIO_PRT2_PS
#define INHB__0__SHIFT 5u
#define INHB__DR CYREG_GPIO_PRT2_DR
#define INHB__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define INHB__DR_INV CYREG_GPIO_PRT2_DR_INV
#define INHB__DR_SET CYREG_GPIO_PRT2_DR_SET
#define INHB__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define INHB__INTR CYREG_GPIO_PRT2_INTR
#define INHB__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define INHB__INTSTAT CYREG_GPIO_PRT2_INTR
#define INHB__MASK 0x20u
#define INHB__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INHB__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INHB__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INHB__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INHB__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INHB__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INHB__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INHB__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INHB__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INHB__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INHB__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INHB__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INHB__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INHB__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INHB__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INHB__PC CYREG_GPIO_PRT2_PC
#define INHB__PC2 CYREG_GPIO_PRT2_PC2
#define INHB__PORT 2u
#define INHB__PS CYREG_GPIO_PRT2_PS
#define INHB__SHIFT 5u

/* INHC */
#define INHC__0__DR CYREG_GPIO_PRT2_DR
#define INHC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define INHC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define INHC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define INHC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define INHC__0__HSIOM_MASK 0xF0000000u
#define INHC__0__HSIOM_SHIFT 28u
#define INHC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define INHC__0__INTR CYREG_GPIO_PRT2_INTR
#define INHC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define INHC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define INHC__0__MASK 0x80u
#define INHC__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INHC__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INHC__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INHC__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INHC__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INHC__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INHC__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INHC__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INHC__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INHC__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INHC__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INHC__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INHC__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INHC__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INHC__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INHC__0__PC CYREG_GPIO_PRT2_PC
#define INHC__0__PC2 CYREG_GPIO_PRT2_PC2
#define INHC__0__PORT 2u
#define INHC__0__PS CYREG_GPIO_PRT2_PS
#define INHC__0__SHIFT 7u
#define INHC__DR CYREG_GPIO_PRT2_DR
#define INHC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define INHC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define INHC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define INHC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define INHC__INTR CYREG_GPIO_PRT2_INTR
#define INHC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define INHC__INTSTAT CYREG_GPIO_PRT2_INTR
#define INHC__MASK 0x80u
#define INHC__PA__CFG0 CYREG_UDB_PA2_CFG0
#define INHC__PA__CFG1 CYREG_UDB_PA2_CFG1
#define INHC__PA__CFG10 CYREG_UDB_PA2_CFG10
#define INHC__PA__CFG11 CYREG_UDB_PA2_CFG11
#define INHC__PA__CFG12 CYREG_UDB_PA2_CFG12
#define INHC__PA__CFG13 CYREG_UDB_PA2_CFG13
#define INHC__PA__CFG14 CYREG_UDB_PA2_CFG14
#define INHC__PA__CFG2 CYREG_UDB_PA2_CFG2
#define INHC__PA__CFG3 CYREG_UDB_PA2_CFG3
#define INHC__PA__CFG4 CYREG_UDB_PA2_CFG4
#define INHC__PA__CFG5 CYREG_UDB_PA2_CFG5
#define INHC__PA__CFG6 CYREG_UDB_PA2_CFG6
#define INHC__PA__CFG7 CYREG_UDB_PA2_CFG7
#define INHC__PA__CFG8 CYREG_UDB_PA2_CFG8
#define INHC__PA__CFG9 CYREG_UDB_PA2_CFG9
#define INHC__PC CYREG_GPIO_PRT2_PC
#define INHC__PC2 CYREG_GPIO_PRT2_PC2
#define INHC__PORT 2u
#define INHC__PS CYREG_GPIO_PRT2_PS
#define INHC__SHIFT 7u

/* UART */
#define UART_rx__0__DR CYREG_GPIO_PRT5_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT5_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_GPIO_PRT5_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT5_PC2
#define UART_rx__0__PORT 5u
#define UART_rx__0__PS CYREG_GPIO_PRT5_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT5_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT5_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_GPIO_PRT5_PC
#define UART_rx__PC2 CYREG_GPIO_PRT5_PC2
#define UART_rx__PORT 5u
#define UART_rx__PS CYREG_GPIO_PRT5_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__CTRL CYREG_SCB2_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB2_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB2_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB2_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define UART_SCBCLK__DIV_ID 0x00000044u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT5_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT5_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_GPIO_PRT5_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT5_PC2
#define UART_tx__0__PORT 5u
#define UART_tx__0__PS CYREG_GPIO_PRT5_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT5_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT5_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_GPIO_PRT5_PC
#define UART_tx__PC2 CYREG_GPIO_PRT5_PC2
#define UART_tx__PORT 5u
#define UART_tx__PS CYREG_GPIO_PRT5_PS
#define UART_tx__SHIFT 1u

/* PWM_A */
#define PWM_A_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_A_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_A_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_A_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_A_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_A_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_A_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_A_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_A_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_A_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_A_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define PWM_A_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_A_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_A_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_A_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_B */
#define PWM_B_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_B_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_B_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_B_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_B_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_B_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_B_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_B_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_B_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_B_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_B_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_B_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_B_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_B_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_C */
#define PWM_C_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_C_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_C_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_C_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_C_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_C_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_C_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_C_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_C_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_C_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_C_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define PWM_C_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_C_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_C_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_C_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_uf */
#define isr_uf__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_uf__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_uf__INTC_MASK 0x02u
#define isr_uf__INTC_NUMBER 1u
#define isr_uf__INTC_PRIOR_MASK 0xC000u
#define isr_uf__INTC_PRIOR_NUM 1u
#define isr_uf__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_uf__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_uf__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_ur */
#define isr_ur__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_ur__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_ur__INTC_MASK 0x04u
#define isr_ur__INTC_NUMBER 2u
#define isr_ur__INTC_PRIOR_MASK 0xC00000u
#define isr_ur__INTC_PRIOR_NUM 3u
#define isr_ur__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_ur__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_ur__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_vf */
#define isr_vf__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_vf__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_vf__INTC_MASK 0x08u
#define isr_vf__INTC_NUMBER 3u
#define isr_vf__INTC_PRIOR_MASK 0xC0000000u
#define isr_vf__INTC_PRIOR_NUM 1u
#define isr_vf__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_vf__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_vf__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_vr */
#define isr_vr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_vr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_vr__INTC_MASK 0x10u
#define isr_vr__INTC_NUMBER 4u
#define isr_vr__INTC_PRIOR_MASK 0xC0u
#define isr_vr__INTC_PRIOR_NUM 3u
#define isr_vr__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_vr__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_vr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_wf */
#define isr_wf__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_wf__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_wf__INTC_MASK 0x20u
#define isr_wf__INTC_NUMBER 5u
#define isr_wf__INTC_PRIOR_MASK 0xC000u
#define isr_wf__INTC_PRIOR_NUM 1u
#define isr_wf__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_wf__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_wf__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_wr */
#define isr_wr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_wr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_wr__INTC_MASK 0x40u
#define isr_wr__INTC_NUMBER 6u
#define isr_wr__INTC_PRIOR_MASK 0xC00000u
#define isr_wr__INTC_PRIOR_NUM 3u
#define isr_wr__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_wr__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_wr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL13
#define Clock_1__DIV_ID 0x00000041u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_2__DIV_ID 0x00000040u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Clock_3 */
#define Clock_3__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define Clock_3__DIV_ID 0x00000042u
#define Clock_3__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_3__PA_DIV_ID 0x000000FFu

/* isr_millis */
#define isr_millis__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_millis__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_millis__INTC_MASK 0x01u
#define isr_millis__INTC_NUMBER 0u
#define isr_millis__INTC_PRIOR_MASK 0xC0u
#define isr_millis__INTC_PRIOR_NUM 0u
#define isr_millis__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_millis__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_millis__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_micros */
#define Clock_micros__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock_micros__DIV_ID 0x00000043u
#define Clock_micros__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_micros__PA_DIV_ID 0x000000FFu

/* Counter_micros */
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1
#define Counter_micros_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_UDB_W8_A00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_UDB_W8_A10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_UDB_W8_D00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_UDB_W8_D10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_UDB_W8_F00
#define Counter_micros_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_UDB_W8_F10
#define Counter_micros_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Counter_micros_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_UDB_W8_A01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_UDB_W8_A11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_UDB_W8_D01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_UDB_W8_D11
#define Counter_micros_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F1
#define Counter_micros_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_UDB_W8_F01
#define Counter_micros_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_UDB_W8_F11
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_UDB_W16_A02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_UDB_W16_A12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_UDB_W16_D02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_UDB_W16_D12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_UDB_W16_F02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_UDB_W16_F12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_UDB_CAT16_A2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_UDB_W8_A02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_UDB_W8_A12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_UDB_CAT16_D2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_UDB_W8_D02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_UDB_W8_D12
#define Counter_micros_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_UDB_CAT16_F2
#define Counter_micros_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_UDB_W8_F02
#define Counter_micros_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_UDB_W8_F12
#define Counter_micros_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_UDB_CAT16_A3
#define Counter_micros_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_UDB_W8_A03
#define Counter_micros_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_UDB_W8_A13
#define Counter_micros_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_UDB_CAT16_D3
#define Counter_micros_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_UDB_W8_D03
#define Counter_micros_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_UDB_W8_D13
#define Counter_micros_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Counter_micros_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_UDB_CAT16_F3
#define Counter_micros_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_UDB_W8_F03
#define Counter_micros_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_UDB_W8_F13
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK0
#define Counter_micros_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_micros_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_micros_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_micros_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_micros_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_micros_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_micros_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST3

/* Miscellaneous */
#define CY_PROJECT_NAME "BLDC Motor"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x11E611A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
