<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/MachineSink.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">MachineSink.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="SetVector_8h_source.html">llvm/ADT/SetVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SparseBitVector_8h_source.html">llvm/ADT/SparseBitVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AliasAnalysis_8h_source.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBlockFrequencyInfo_8h_source.html">llvm/CodeGen/MachineBlockFrequencyInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBranchProbabilityInfo_8h_source.html">llvm/CodeGen/MachineBranchProbabilityInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachinePostDominators_8h_source.html">llvm/CodeGen/MachinePostDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BasicBlock_8h_source.html">llvm/IR/BasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LLVMContext_8h_source.html">llvm/IR/LLVMContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugInfoMetadata_8h_source.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BranchProbability_8h_source.html">llvm/Support/BranchProbability.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;map&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for MachineSink.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="MachineSink_8cpp__incl.png" border="0" usemap="#alib_2CodeGen_2MachineSink_8cpp" alt=""/></div>
</div>
</div>
<p><a href="MachineSink_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;machine-sink&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3d1eec7baf4531f508771c495a4b07b3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a3d1eec7baf4531f508771c495a4b07b3">STATISTIC</a> (NumSunk, &quot;Number of <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> sunk&quot;)</td></tr>
<tr class="separator:a3d1eec7baf4531f508771c495a4b07b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b2bd388e695f08c38030c6892a183b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#ac0b2bd388e695f08c38030c6892a183b">STATISTIC</a> (NumSplit, &quot;Number of critical edges split&quot;)</td></tr>
<tr class="separator:ac0b2bd388e695f08c38030c6892a183b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5a26098d540497ef0e5df892f774ba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a0e5a26098d540497ef0e5df892f774ba">STATISTIC</a> (NumCoalesces, &quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> coalesced&quot;)</td></tr>
<tr class="separator:a0e5a26098d540497ef0e5df892f774ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a52f2b42a1961a70cd0a2a12e5ad278"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a2a52f2b42a1961a70cd0a2a12e5ad278">STATISTIC</a> (NumPostRACopySink, &quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> sunk after RA&quot;)</td></tr>
<tr class="separator:a2a52f2b42a1961a70cd0a2a12e5ad278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ecbf0fad9948bab3c145b46cbf244f4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a8ecbf0fad9948bab3c145b46cbf244f4">INITIALIZE_PASS_BEGIN</a> (MachineSinking, <a class="el" href="BlockFrequencyInfoImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, &quot;Machine code sinking&quot;, false, false) <a class="el" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(MachineSinking</td></tr>
<tr class="separator:a8ecbf0fad9948bab3c145b46cbf244f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316803c463af8ba2c38182332fb3c8a4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a316803c463af8ba2c38182332fb3c8a4">SinkingPreventsImplicitNullCheck</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a316803c463af8ba2c38182332fb3c8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if MI is likely to be usable as a memory operation by the implicit null check optimization.  <a href="MachineSink_8cpp.html#a316803c463af8ba2c38182332fb3c8a4">More...</a><br /></td></tr>
<tr class="separator:a316803c463af8ba2c38182332fb3c8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8949f3740d604509b2c106d80b29e2f4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a8949f3740d604509b2c106d80b29e2f4">performSink</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;SuccToSinkTo, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPos, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; *DbgVals=nullptr)</td></tr>
<tr class="memdesc:a8949f3740d604509b2c106d80b29e2f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sink an instruction and its associated debug instructions.  <a href="MachineSink_8cpp.html#a8949f3740d604509b2c106d80b29e2f4">More...</a><br /></td></tr>
<tr class="separator:a8949f3740d604509b2c106d80b29e2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a94d15096ac1fd1fd21d1af9187761"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#aa1a94d15096ac1fd1fd21d1af9187761">INITIALIZE_PASS</a> (PostRAMachineSinking, &quot;postra-<a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a>-sink&quot;, &quot;PostRA Machine Sink&quot;, false, false) static <a class="el" href="classbool.html">bool</a> aliasWithRegsInLiveIn(<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB</td></tr>
<tr class="separator:aa1a94d15096ac1fd1fd21d1af9187761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074843b524f0a9bfd420219cd3cb10cd"><td class="memItemLeft" align="right" valign="top">LiveInRegUnits&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a074843b524f0a9bfd420219cd3cb10cd">addLiveIns</a> (MBB)</td></tr>
<tr class="separator:a074843b524f0a9bfd420219cd3cb10cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40cc6a0e0895fa564ee013923209aa85"><td class="memItemLeft" align="right" valign="top">return !LiveInRegUnits&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a40cc6a0e0895fa564ee013923209aa85">available</a> (<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a40cc6a0e0895fa564ee013923209aa85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8fc7aec1c211309bcfdadf5471efc5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#acf8fc7aec1c211309bcfdadf5471efc5">getSingleLiveInSuccBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;CurBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;SinkableBBs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:acf8fc7aec1c211309bcfdadf5471efc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760cd0801dd2ecf5d8951c3c1db40ca8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a760cd0801dd2ecf5d8951c3c1db40ca8">getSingleLiveInSuccBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;CurBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;SinkableBBs, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; DefedRegsInCopy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a760cd0801dd2ecf5d8951c3c1db40ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084d504a7f8b42657e1c910ba098ad94"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a084d504a7f8b42657e1c910ba098ad94">clearKillFlags</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;CurBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;UsedOpsInCopy, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;UsedRegUnits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a084d504a7f8b42657e1c910ba098ad94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1da13a967ff01e9076c55b0b6d158c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a6c1da13a967ff01e9076c55b0b6d158c">updateLiveIn</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SuccBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;UsedOpsInCopy, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;DefedRegsInCopy)</td></tr>
<tr class="separator:a6c1da13a967ff01e9076c55b0b6d158c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5523ffd2d5ced60566f3493c2b48e0e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a5523ffd2d5ced60566f3493c2b48e0e3">hasRegisterDependency</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;UsedOpsInCopy, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;DefedRegsInCopy, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;ModifiedRegUnits, <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;UsedRegUnits)</td></tr>
<tr class="separator:a5523ffd2d5ced60566f3493c2b48e0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a222c2bec99b5fc7d68f675248e085cd2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a222c2bec99b5fc7d68f675248e085cd2">SplitEdges</a> (&quot;machine-<a class="el" href="GVNSink_8cpp.html#a947112d0f5a5fc2abebffb587153f200">sink</a>-split&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Split critical edges during <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> sinking&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::Hidden)</td></tr>
<tr class="separator:a222c2bec99b5fc7d68f675248e085cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a57b53e1029a66423f1c8beeee72b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#ae8a57b53e1029a66423f1c8beeee72b8">UseBlockFreqInfo</a> (&quot;machine-<a class="el" href="GVNSink_8cpp.html#a947112d0f5a5fc2abebffb587153f200">sink</a>-bfi&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use block frequency <a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a> to find successors to sink&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::Hidden)</td></tr>
<tr class="separator:ae8a57b53e1029a66423f1c8beeee72b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e692ddc4d0481e2ca501d7600f8b328"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a9e692ddc4d0481e2ca501d7600f8b328">SplitEdgeProbabilityThreshold</a> (&quot;machine-<a class="el" href="GVNSink_8cpp.html#a947112d0f5a5fc2abebffb587153f200">sink</a>-<a class="el" href="CoroSplit_8cpp.html#a6a5f2cd728870f22736c763bbca4c366">split</a>-probability-threshold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Percentage threshold <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> <a class="el" href="CallSiteSplitting_8cpp.html#af862aa2abae546509b31878b6f55327a">splitting</a> single-instruction critical edge. &quot; &quot;If the branch threshold is higher than this threshold, we allow &quot; &quot;speculative <a class="el" href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a> of up to 1 instruction to avoid branching to &quot; &quot;splitted critical edge&quot;), cl::init(40), cl::Hidden)</td></tr>
<tr class="separator:a9e692ddc4d0481e2ca501d7600f8b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b48f4c83665c4a2ece4938ffc9ffbcd"><td class="memItemLeft" align="right" valign="top">Machine code&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a></td></tr>
<tr class="separator:a3b48f4c83665c4a2ece4938ffc9ffbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1b68e45590816c3156869e7915c269"><td class="memItemLeft" align="right" valign="top">Machine code&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#add1b68e45590816c3156869e7915c269">false</a></td></tr>
<tr class="separator:add1b68e45590816c3156869e7915c269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359e1ff26f6d466d927a61aae45b05c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td></tr>
<tr class="separator:a359e1ff26f6d466d927a61aae45b05c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f36ed1bc17fc1aa97fe291c439a0698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></td></tr>
<tr class="separator:a0f36ed1bc17fc1aa97fe291c439a0698"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;machine-sink&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00055">55</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a074843b524f0a9bfd420219cd3cb10cd" name="a074843b524f0a9bfd420219cd3cb10cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074843b524f0a9bfd420219cd3cb10cd">&#9670;&nbsp;</a></span>addLiveIns()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LiveInRegUnits addLiveIns </td>
          <td>(</td>
          <td class="paramtype">MBB&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40cc6a0e0895fa564ee013923209aa85" name="a40cc6a0e0895fa564ee013923209aa85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40cc6a0e0895fa564ee013923209aa85">&#9670;&nbsp;</a></span>available()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return !LiveInRegUnits available </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a084d504a7f8b42657e1c910ba098ad94" name="a084d504a7f8b42657e1c910ba098ad94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084d504a7f8b42657e1c910ba098ad94">&#9670;&nbsp;</a></span>clearKillFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void clearKillFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>CurBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>UsedOpsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;&#160;</td>
          <td class="paramname"><em>UsedRegUnits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01027">1027</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00117">llvm::LiveRegUnits::available()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00489">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

</div>
</div>
<a id="a760cd0801dd2ecf5d8951c3c1db40ca8" name="a760cd0801dd2ecf5d8951c3c1db40ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760cd0801dd2ecf5d8951c3c1db40ca8">&#9670;&nbsp;</a></span>getSingleLiveInSuccBB() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * getSingleLiveInSuccBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>CurBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>SinkableBBs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>DefedRegsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01012">1012</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l00985">getSingleLiveInSuccBB()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

</div>
</div>
<a id="acf8fc7aec1c211309bcfdadf5471efc5" name="acf8fc7aec1c211309bcfdadf5471efc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8fc7aec1c211309bcfdadf5471efc5">&#9670;&nbsp;</a></span>getSingleLiveInSuccBB() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * getSingleLiveInSuccBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>CurBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>SinkableBBs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00985">985</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallPtrSet_8h_source.html#l00381">llvm::SmallPtrSetImpl&lt; PtrType &gt;::count()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06142">SI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00303">llvm::MachineBasicBlock::successors()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineSink_8cpp_source.html#l01012">getSingleLiveInSuccBB()</a>.</p>

</div>
</div>
<a id="a5523ffd2d5ced60566f3493c2b48e0e3" name="a5523ffd2d5ced60566f3493c2b48e0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5523ffd2d5ced60566f3493c2b48e0e3">&#9670;&nbsp;</a></span>hasRegisterDependency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasRegisterDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>UsedOpsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>DefedRegsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;&#160;</td>
          <td class="paramname"><em>ModifiedRegUnits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;&#160;</td>
          <td class="paramname"><em>UsedRegUnits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01062">1062</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00117">llvm::LiveRegUnits::available()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00364">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00311">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00359">llvm::MachineOperand::isUse()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

</div>
</div>
<a id="aa1a94d15096ac1fd1fd21d1af9187761" name="aa1a94d15096ac1fd1fd21d1af9187761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a94d15096ac1fd1fd21d1af9187761">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">PostRAMachineSinking&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;postra-<a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a>-sink&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;PostRA Machine Sink&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> &amp;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ecbf0fad9948bab3c145b46cbf244f4" name="a8ecbf0fad9948bab3c145b46cbf244f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ecbf0fad9948bab3c145b46cbf244f4">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">MachineSinking&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="BlockFrequencyInfoImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Machine code sinking&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8949f3740d604509b2c106d80b29e2f4" name="a8949f3740d604509b2c106d80b29e2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8949f3740d604509b2c106d80b29e2f4">&#9670;&nbsp;</a></span>performSink()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void performSink </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>SuccToSinkTo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; *&#160;</td>
          <td class="paramname"><em>DbgVals</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sink an instruction and its associated debug instructions. </p>
<p >If the debug instructions to be sunk are already known, they can be provided in DbgVals. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00740">740</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00188">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l00075">llvm::DILocation::getMergedLocation()</a>, <a class="el" href="SmallVector_8h_source.html#l00467">llvm::SmallVectorImpl&lt; T &gt;::insert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00698">llvm::MachineBasicBlock::splice()</a>.</p>

</div>
</div>
<a id="a316803c463af8ba2c38182332fb3c8a4" name="a316803c463af8ba2c38182332fb3c8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316803c463af8ba2c38182332fb3c8a4">&#9670;&nbsp;</a></span>SinkingPreventsImplicitNullCheck()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> SinkingPreventsImplicitNullCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if MI is likely to be usable as a memory operation by the implicit null check optimization. </p>
<p >This is a "best effort" heuristic, and should not be relied upon for correctness. This returning true does not guarantee that the implicit null check optimization is legal over MI, and this returning false does not guarantee MI cannot possibly be used to do a null check. </p>

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00698">698</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02930">llvm::HexagonInstrInfo::getMemOperandWithOffset()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00311">llvm::MachineOperand::isReg()</a>, <a class="el" href="LLVMContext_8h_source.html#l00089">llvm::LLVMContext::MD_make_implicit</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::pred_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00276">llvm::MachineBasicBlock::pred_size()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

</div>
</div>
<a id="a0e5a26098d540497ef0e5df892f774ba" name="a0e5a26098d540497ef0e5df892f774ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e5a26098d540497ef0e5df892f774ba">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCoalesces&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> coalesced&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a52f2b42a1961a70cd0a2a12e5ad278" name="a2a52f2b42a1961a70cd0a2a12e5ad278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a52f2b42a1961a70cd0a2a12e5ad278">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumPostRACopySink&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> sunk after RA&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0b2bd388e695f08c38030c6892a183b" name="ac0b2bd388e695f08c38030c6892a183b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b2bd388e695f08c38030c6892a183b">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumSplit&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of critical edges split&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d1eec7baf4531f508771c495a4b07b3" name="a3d1eec7baf4531f508771c495a4b07b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1eec7baf4531f508771c495a4b07b3">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumSunk&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> sunk&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c1da13a967ff01e9076c55b0b6d158c" name="a6c1da13a967ff01e9076c55b0b6d158c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1da13a967ff01e9076c55b0b6d158c">&#9670;&nbsp;</a></span>updateLiveIn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void updateLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>SuccBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>UsedOpsInCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>DefedRegsInCopy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l01047">1047</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00315">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00125">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00460">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00214">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00442">llvm::MachineBasicBlock::removeLiveIn()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58" name="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00190">190</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<a id="add1b68e45590816c3156869e7915c269" name="add1b68e45590816c3156869e7915c269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1b68e45590816c3156869e7915c269">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Machine code false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00191">191</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<a id="a359e1ff26f6d466d927a61aae45b05c3" name="a359e1ff26f6d466d927a61aae45b05c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359e1ff26f6d466d927a61aae45b05c3">&#9670;&nbsp;</a></span>Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> Reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00977">977</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8h_source.html#l00047">llvm::LiveRegUnits::accumulateUsedDefed()</a>, <a class="el" href="X86InstrBuilder_8h_source.html#l00124">llvm::addDirectMem()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00914">llvm::MachineRegisterInfo::addLiveIn()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00239">llvm::FunctionLoweringInfo::AddLiveOutRegInfo()</a>, <a class="el" href="PPCMachineFunctionInfo_8h_source.html#l00220">llvm::PPCFunctionInfo::addMustSaveCR()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00079">llvm::LivePhysRegs::addReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00087">llvm::LiveRegUnits::addReg()</a>, <a class="el" href="MCInstBuilder_8h_source.html#l00031">llvm::MCInstBuilder::addReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00094">llvm::LiveRegUnits::addRegMasked()</a>, <a class="el" href="X86InstrBuilder_8h_source.html#l00157">llvm::addRegOffset()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00879">llvm::RegPressureTracker::advance()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00352">llvm::CCState::AllocateReg()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l00932">llvm::analyzeStandardArguments()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00330">llvm::LiveRegSet::appendTo()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00117">llvm::LiveRegUnits::available()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00144">llvm::MIPatternMatch::bind_helper&lt; const ConstantFP * &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00135">llvm::MIPatternMatch::bind_helper&lt; LLT &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00125">llvm::MIPatternMatch::bind_helper&lt; MachineInstr * &gt;::bind()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00727">llvm::RegPressureTracker::bumpDeadDefs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01266">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01025">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="SystemZCallingConv_8h_source.html#l00087">llvm::CC_SystemZ_I128Indirect()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00106">llvm::LivePhysRegs::contains()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00292">llvm::LiveRegSet::contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00068">llvm::MCRegisterClass::contains()</a>, <a class="el" href="RISCVAsmParser_8cpp_source.html#l00736">convertFPR32ToFPR64()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00137">llvm::LiveIntervals::createAndComputeVirtRegInterval()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00130">llvm::LiveIntervals::createEmptyInterval()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00280">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00287">llvm::AMDGPUTargetLowering::CreateLiveInRegisterRaw()</a>, <a class="el" href="MCInst_8h_source.html#l00115">llvm::MCOperand::createReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00420">llvm::MachineRegisterInfo::def_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00405">llvm::MachineRegisterInfo::def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00389">llvm::MachineRegisterInfo::def_operands()</a>, <a class="el" href="MachineInstr_8h_source.html#l01199">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00563">llvm::RegisterOperands::detectDeadDefs()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01909">llvm::SIScheduleDAGMI::fillVgprSgprCost()</a>, <a class="el" href="MachineInstr_8h_source.html#l01257">llvm::MachineInstr::findRegisterDefOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01231">llvm::MachineInstr::findRegisterUseOperand()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00109">llvm::getBRegFromDReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00721">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00695">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="PPCRegisterInfo_8h_source.html#l00026">llvm::getCRFromCRBit()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00149">llvm::getDRegFromBReg()</a>, <a class="el" href="MipsMachineFunction_8h_source.html#l00057">llvm::MipsFunctionInfo::getEhDataRegFI()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00124">llvm::SIRegisterInfo::getHWRegIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00114">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="MipsMachineFunction_8h_source.html#l00069">llvm::MipsFunctionInfo::getISRRegFI()</a>, <a class="el" href="LanaiBaseInfo_8h_source.html#l00040">llvm::getLanaiRegisterNumbering()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00220">llvm::FunctionLoweringInfo::GetLiveOutRegInfo()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00203">llvm::getLiveRegMap()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00545">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00974">llvm::AMDGPU::getMCReg()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l04237">getNextRegister()</a>, <a class="el" href="RDFRegisters_8h_source.html#l00123">llvm::rdf::PhysicalRegisterInfo::getRefForUnit()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02036">llvm::RegisterSDNode::getReg()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00069">llvm::SystemZMC::getRegAsGR32()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00064">llvm::SystemZMC::getRegAsGR64()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00074">llvm::SystemZMC::getRegAsGRH32()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00965">llvm::TargetRegisterInfo::getRegAsmName()</a>, <a class="el" href="SystemZMCTargetDesc_8h_source.html#l00079">llvm::SystemZMC::getRegAsVR128()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00657">llvm::MachineRegisterInfo::getRegBankOrNull()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00648">llvm::MachineRegisterInfo::getRegClassOrNull()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00665">llvm::MachineRegisterInfo::getRegClassOrRegBank()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l02009">llvm::AVRTargetLowering::getRegisterByName()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00453">llvm::PPCInstrInfo::getRegNumForOperand()</a>, <a class="el" href="SystemZFrameLowering_8h_source.html#l00052">llvm::SystemZFrameLowering::getRegSpillOffset()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00985">getSingleLiveInSuccBB()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00638">llvm::SMSchedule::getStagesForPhi()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00625">llvm::SMSchedule::getStagesForReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00428">llvm::MachineRegisterInfo::getVRegName()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00125">llvm::WebAssemblyFunctionInfo::getWARegStackId()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00029">llvm::getWRegFromXReg()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00069">llvm::getXRegFromWReg()</a>, <a class="el" href="BitTracker_8h_source.html#l00351">llvm::BitTracker::has()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00565">llvm::MCInstrDesc::hasImplicitUseOfPhysReg()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00125">llvm::LiveIntervals::hasInterval()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01062">hasRegisterDependency()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00439">llvm::TargetRegisterInfo::hasRegUnit()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00432">llvm::MachineRegisterInfo::insertVRegByName()</a>, <a class="el" href="FunctionLoweringInfo_8h_source.html#l00258">llvm::FunctionLoweringInfo::InvalidatePHILiveOutRegInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00283">llvm::CCState::isAllocated()</a>, <a class="el" href="ARMBaseRegisterInfo_8h_source.html#l00043">llvm::isARMArea1Register()</a>, <a class="el" href="ARMBaseRegisterInfo_8h_source.html#l00059">llvm::isARMArea2Register()</a>, <a class="el" href="ARMBaseRegisterInfo_8h_source.html#l00071">llvm::isARMArea3Register()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00160">llvm::isARMLowRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8h_source.html#l00089">llvm::isCalleeSavedRegister()</a>, <a class="el" href="LiveVariables_8h_source.html#l00282">llvm::LiveVariables::isLiveIn()</a>, <a class="el" href="LiveVariables_8h_source.html#l00300">llvm::LiveVariables::isPHIJoin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00912">llvm::AMDGPU::isSGPR()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00142">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00269">llvm::TargetRegisterInfo::isStackSlot()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00213">llvm::SIRegisterInfo::isVectorRegister()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00398">llvm::PPCInstrInfo::isVFRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00401">llvm::PPCInstrInfo::isVRRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l01190">llvm::MachineInstr::killsRegister()</a>, <a class="el" href="BitTracker_8h_source.html#l00356">llvm::BitTracker::lookup()</a>, <a class="el" href="MIRYamlMapping_8h_source.html#l00169">llvm::yaml::MappingTraits&lt; VirtualRegisterDefinition &gt;::mapping()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00046">llvm::MIPatternMatch::ConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00033">llvm::MIPatternMatch::OneUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00326">llvm::MIPatternMatch::CheckType::match()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00572">llvm::MCRegUnitIterator::MCRegUnitIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00603">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00503">llvm::MCSubRegIndexIterator::MCSubRegIndexIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00485">llvm::MCSubRegIterator::MCSubRegIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00534">llvm::MCSuperRegIterator::MCSuperRegIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l01207">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="AllocationOrder_8h_source.html#l00054">llvm::AllocationOrder::next()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01158">llvm::VirtReg2IndexFunctor::operator()()</a>, <a class="el" href="AVRAsmPrinter_8cpp_source.html#l00085">llvm::AVRAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="MCWin64EH_8h_source.html#l00026">llvm::Win64EH::Instruction::PushNonVol()</a>, <a class="el" href="MachineInstr_8h_source.html#l01169">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l01177">llvm::MachineInstr::readsVirtualRegister()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00747">llvm::RegPressureTracker::recede()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00317">llvm::MachineRegisterInfo::reg_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00302">llvm::MachineRegisterInfo::reg_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">llvm::MachineRegisterInfo::reg_nodbg_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">llvm::MachineRegisterInfo::reg_nodbg_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">llvm::MachineRegisterInfo::reg_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">llvm::MachineRegisterInfo::reg_operands()</a>, <a class="el" href="MachineInstr_8h_source.html#l01214">llvm::MachineInstr::registerDefIsDead()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00424">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00144">llvm::LiveIntervals::removeInterval()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00089">llvm::LivePhysRegs::removeReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00103">llvm::LiveRegUnits::removeReg()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00275">llvm::AVRFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="MCWin64EH_8h_source.html#l00036">llvm::Win64EH::Instruction::SaveNonVol()</a>, <a class="el" href="MCWin64EH_8h_source.html#l00042">llvm::Win64EH::Instruction::SaveXMM()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00202">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="BitTracker_8h_source.html#l00363">llvm::BitTracker::RegisterCell::self()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00093">llvm::WebAssemblyFunctionInfo::setBasePointerVreg()</a>, <a class="el" href="X86InstrBuilder_8h_source.html#l00132">llvm::setDirectAddressInInstr()</a>, <a class="el" href="MCWin64EH_8h_source.html#l00048">llvm::Win64EH::Instruction::SetFPReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00712">llvm::SIMachineFunctionInfo::setFrameOffsetReg()</a>, <a class="el" href="SparcMachineFunctionInfo_8h_source.html#l00042">llvm::SparcMachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00150">llvm::X86MachineFunctionInfo::setGlobalBaseReg()</a>, <a class="el" href="SystemZMachineFunctionInfo_8h_source.html#l00042">llvm::SystemZMachineFunctionInfo::setHighSavedGPR()</a>, <a class="el" href="SystemZMachineFunctionInfo_8h_source.html#l00037">llvm::SystemZMachineFunctionInfo::setLowSavedGPR()</a>, <a class="el" href="LiveVariables_8h_source.html#l00303">llvm::LiveVariables::setPHIJoin()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00583">llvm::SIMachineFunctionInfo::setPrivateSegmentWaveByteOffset()</a>, <a class="el" href="MCInst_8h_source.html#l00070">llvm::MCOperand::setReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">llvm::MachineRegisterInfo::setRegClassOrRegBank()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00699">llvm::SIMachineFunctionInfo::setScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00730">llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00180">llvm::AArch64FunctionInfo::setSRetReturnReg()</a>, <a class="el" href="HexagonMachineFunctionInfo_8h_source.html#l00044">llvm::HexagonMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="LanaiMachineFunctionInfo_8h_source.html#l00047">llvm::LanaiMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="MipsMachineFunction_8h_source.html#l00032">llvm::MipsFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="MSP430MachineFunctionInfo_8h_source.html#l00050">llvm::MSP430MachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="SparcMachineFunctionInfo_8h_source.html#l00048">llvm::SparcMachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00147">llvm::X86MachineFunctionInfo::setSRetReturnReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00717">llvm::SIMachineFunctionInfo::setStackPtrOffsetReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00519">llvm::SIMachineFunctionInfo::setTIDReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00087">llvm::WebAssemblyFunctionInfo::setVarargBufferVreg()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00234">llvm::AVRFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00267">llvm::AVRRegisterInfo::splitReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00274">llvm::TargetRegisterInfo::stackSlot2Index()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01047">updateLiveIn()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00490">llvm::MachineRegisterInfo::use_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">llvm::MachineRegisterInfo::use_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00553">llvm::MachineRegisterInfo::use_nodbg_bundles()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00536">llvm::MachineRegisterInfo::use_nodbg_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">llvm::MachineRegisterInfo::use_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00459">llvm::MachineRegisterInfo::use_operands()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00301">llvm::TargetRegisterInfo::virtReg2Index()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00150">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a3b48f4c83665c4a2ece4938ffc9ffbcd" name="a3b48f4c83665c4a2ece4938ffc9ffbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b48f4c83665c4a2ece4938ffc9ffbcd">&#9670;&nbsp;</a></span>sinking</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Machine code sinking</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00191">191</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

</div>
</div>
<a id="a9e692ddc4d0481e2ca501d7600f8b328" name="a9e692ddc4d0481e2ca501d7600f8b328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e692ddc4d0481e2ca501d7600f8b328">&#9670;&nbsp;</a></span>SplitEdgeProbabilityThreshold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; SplitEdgeProbabilityThreshold(&quot;machine-<a class="el" href="GVNSink_8cpp.html#a947112d0f5a5fc2abebffb587153f200">sink</a>-<a class="el" href="CoroSplit_8cpp.html#a6a5f2cd728870f22736c763bbca4c366">split</a>-probability-threshold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Percentage threshold <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> <a class="el" href="CallSiteSplitting_8cpp.html#af862aa2abae546509b31878b6f55327a">splitting</a> single-instruction critical edge. &quot; &quot;If the branch threshold is higher than this threshold, we allow &quot; &quot;speculative <a class="el" href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a> of up to 1 instruction to avoid branching to &quot; &quot;splitted critical edge&quot;), cl::init(40), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="GVNSink_8cpp.html#a947112d0f5a5fc2abebffb587153f200">sink</a>-<a class="el" href="CoroSplit_8cpp.html#a6a5f2cd728870f22736c763bbca4c366">split</a>-probability-threshold&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Percentage threshold <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> <a class="el" href="CallSiteSplitting_8cpp.html#af862aa2abae546509b31878b6f55327a">splitting</a> single-instruction critical edge. &quot; &quot;If the branch threshold is higher than this threshold, we allow &quot; &quot;speculative <a class="el" href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a> of up to 1 instruction to avoid branching to &quot; &quot;splitted critical edge&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(40)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a222c2bec99b5fc7d68f675248e085cd2" name="a222c2bec99b5fc7d68f675248e085cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222c2bec99b5fc7d68f675248e085cd2">&#9670;&nbsp;</a></span>SplitEdges</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; SplitEdges(&quot;machine-<a class="el" href="GVNSink_8cpp.html#a947112d0f5a5fc2abebffb587153f200">sink</a>-split&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Split critical edges during <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> sinking&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="GVNSink_8cpp.html#a947112d0f5a5fc2abebffb587153f200">sink</a>-split&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Split critical edges during <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> sinking&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f36ed1bc17fc1aa97fe291c439a0698" name="a0f36ed1bc17fc1aa97fe291c439a0698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f36ed1bc17fc1aa97fe291c439a0698">&#9670;&nbsp;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* TRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  <a class="code hl_class" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> LiveInRegUnits(*<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegUnits_html"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html">llvm::LiveRegUnits</a></div><div class="ttdoc">A set of register units used to track register liveness.</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00030">LiveRegUnits.h:30</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="MachineSink_8cpp_source.html#l00978">978</a> of file <a class="el" href="MachineSink_8cpp_source.html">MachineSink.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00039">llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00047">llvm::LiveRegUnits::accumulateUsedDefed()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l01101">llvm::DwarfCompileUnit::addAddress()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l01122">llvm::DwarfCompileUnit::addComplexAddress()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00220">llvm::SIMachineFunctionInfo::addDispatchID()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00198">llvm::SIMachineFunctionInfo::addDispatchPtr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01016">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01034">addExclusiveRegPair()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00227">llvm::SIMachineFunctionInfo::addFlatScratchInit()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00234">llvm::SIMachineFunctionInfo::addImplicitBufferPtr()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00212">llvm::SIMachineFunctionInfo::addKernargSegmentPtr()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00257">llvm::addLiveIns()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00098">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00219">llvm::DwarfExpression::addMachineRegExpression()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00189">llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00205">llvm::SIMachineFunctionInfo::addQueuePtr()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00079">llvm::LivePhysRegs::addReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00087">llvm::LiveRegUnits::addReg()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01844">addRegAndItsAliases()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00094">llvm::LiveRegUnits::addRegMasked()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00474">addRegsToSet()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00468">addRegUnits()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02075">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02358">AddSubReg()</a>, <a class="el" href="LiveVariables_8h_source.html#l00236">llvm::LiveVariables::addVirtualRegisterDead()</a>, <a class="el" href="LiveVariables_8h_source.html#l00200">llvm::LiveVariables::addVirtualRegisterKilled()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10198">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00930">llvm::RegPressureTracker::advance()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00202">allocateHSAUserSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00262">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00325">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::AllocationOrder()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02554">llvm::X86InstrInfo::analyzeBranchPredicate()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00314">llvm::MachineOperandIteratorBase::analyzePhysReg()</a>, <a class="el" href="ImplicitNullChecks_8cpp_source.html#l00314">AnyAliasLiveIn()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00192">llvm::HexagonSubtarget::CallMutation::apply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01142">areCFlagsAccessedBetweenInstrs()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00088">llvm::LanaiInstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00933">llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l04022">llvm::PPCInstrInfo::areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00132">llvm::ARMRegisterBankInfo::ARMRegisterBankInfo()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01427">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02118">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00117">llvm::LiveRegUnits::available()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l01355">llvm::CodeViewDebug::beginFunctionImpl()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05156">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04469">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01266">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01025">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00074">llvm::LiveRangeCalc::calculate()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00231">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00462">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00116">canBeFeederToNewValueJump()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02869">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02833">canClobberReachingPhysRegUse()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00237">canCompareBeNewValueJump()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01397">canInstrSubstituteCmpInstr()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00128">CC_X86_64_VectorCall()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09591">checkAndUpdateCPSRKill()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29260">checkAndUpdateEFLAGSKill()</a>, <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00446">CheckForLiveRegDef()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01027">clearKillFlags()</a>, <a class="el" href="RegisterCoalescer_8h_source.html#l00058">llvm::CoalescerPair::CoalescerPair()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00552">llvm::RegisterOperands::collect()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03274">computeIndirectRegAndOffset()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00246">llvm::computeLiveIns()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00421">llvm::HexagonBlockRanges::computeLiveMap()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01505">computeLiveOuts()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00290">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01379">llvm::MachineBasicBlock::computeRegisterLiveness()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01154">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00966">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00303">llvm::MachineInstrBuilder::constrainAllUses()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00071">llvm::constrainOperandRegClass()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00036">llvm::InstructionSelector::constrainOperandRegToRegClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00113">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00430">convertArgumentInfo()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00467">llvm::MIRPrinter::convertCallSiteObjects()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00357">llvm::MIRPrinter::convertStackObjects()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02404">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02429">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00830">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00902">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00305">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00857">llvm::SystemZInstrInfo::copyPhysReg()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00041">llvm::AVRInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02841">llvm::X86InstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02377">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03128">llvm::createBURRListDAGScheduler()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00150">llvm::MipsFunctionInfo::createEhDataRegsFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00065">llvm::XCoreFunctionInfo::createEHSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00052">llvm::XCoreFunctionInfo::createFPSpillSlot()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03156">llvm::createHybridListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03172">llvm::createILPListDAGScheduler()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00163">llvm::MipsFunctionInfo::createISRRegFI()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01539">llvm::createLoadClusterDAGMutation()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00034">llvm::XCoreFunctionInfo::createLRSpillSlot()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03142">llvm::createSourceListDAGScheduler()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01546">llvm::createStoreClusterDAGMutation()</a>, <a class="el" href="MachineInstr_8h_source.html#l01199">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02044">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01602">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00861">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00064">llvm::SystemZFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00062">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00979">llvm::SIFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01054">llvm::SIFrameLowering::determineCalleeSavesSGPR()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00613">llvm::MachineRegisterInfo::disableCalleeSavedRegister()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00340">doesModifyCalleeSavedReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00126">llvm::PressureDiff::dump()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00095">llvm::RegisterPressure::dump()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00080">llvm::RegisterBank::dump()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00075">llvm::SDep::dump()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01417">dump_registers()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00513">llvm::TargetRegisterInfo::dumpReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00081">llvm::dumpRegSetPressure()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01335">emitAlignedDPRCS2Restores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01162">emitAlignedDPRCS2Spills()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l02002">llvm::DwarfDebug::emitDebugLocValue()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10417">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00388">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00822">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03437">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03346">emitIndirectSrc()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03537">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09623">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30828">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03121">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04209">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00676">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00114">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06323">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06290">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00048">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03931">expandNOVLXLoad()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03954">expandNOVLXStore()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01563">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03989">llvm::X86InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03916">expandXorFP()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00124">llvm::finalizeBundle()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10484">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l04439">FindAllMemoryUses()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05322">llvm::findCMPToFoldIntoCBZ()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00145">findDeadCallerSavedReg()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01862">findHoistingInsertPosAndDeps()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l01254">findNextInsertLocation()</a>, <a class="el" href="MachineInstr_8h_source.html#l01257">llvm::MachineInstr::findRegisterDefOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00988">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l01231">llvm::MachineInstr::findRegisterUseOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00939">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01127">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01396">llvm::ARMTargetLowering::findRepresentativeClass()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02220">llvm::X86TargetLowering::findRepresentativeClass()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00351">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00085">findSRegBaseAndIndex()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00378">findSurvivorBackwards()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01206">findUseBetween()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00239">firstCommonClass()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00304">llvm::fixStackStores()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00156">fixupGlobalSaddr()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00531">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03076">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01088">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04723">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00235">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00079">foreachUnit()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00594">llvm::MipsInstrInfo::genInstrWithNewOpc()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01474">llvm::MachineBasicBlock::getBeginClobberMask()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03979">getBundledDefMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04002">getBundledUseMI()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00161">getCopyRegClasses()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04830">getCorrespondingDRegAndLane()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00309">GetCostForDef()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00435">GetDSubRegs()</a>, <a class="el" href="StackMaps_8cpp_source.html#l00092">getDwarfRegNum()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01480">llvm::MachineBasicBlock::getEndClobberMask()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04860">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00268">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00275">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00509">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01504">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00157">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00083">llvm::AVRRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00244">getMax32BitSubRegister()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00264">getMaxCalleeSavedReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01077">llvm::RegPressureTracker::getMaxUpwardPressureDelta()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05772">getMemcpyLoadsAndStores()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00259">llvm::SIInstrInfo::getMemOperandWithOffset()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00797">llvm::LanaiInstrInfo::getMemOperandWithOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01959">llvm::AArch64InstrInfo::getMemOperandWithOffset()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00098">llvm::RegisterBankInfo::getMinimalPhysRegClass()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00192">llvm::MipsFunctionInfo::getMoveF64ViaSpillFI()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03419">getMOVRELDPseudo()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02064">getNumAllocatableRegsForConstraints()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02908">llvm::MipsTargetLowering::getOpndList()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04883">llvm::AArch64InstrInfo::getOutliningCandidateInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05095">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04250">llvm::X86InstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00112">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00077">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00110">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00044">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00827">llvm::MachineInstr::getRegClassConstraint()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00895">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00866">llvm::MachineInstr::getRegClassConstraintEffectForVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00553">getRegClassesForCopy()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10352">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14433">llvm::ARMTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00175">llvm::BPFTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02907">llvm::HexagonTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00235">llvm::LanaiTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l00376">llvm::MSP430TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04273">llvm::NVPTXTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14045">llvm::PPCTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02424">llvm::RISCVTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03253">llvm::SparcTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01054">llvm::SystemZTargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45109">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MIParser_8cpp_source.html#l01079">getRegisterName()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07793">GetRegistersForValue()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00138">getRegTy()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00057">llvm::WebAssemblyAsmPrinter::getRegType()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00985">getSingleLiveInSuccBB()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00489">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00377">llvm::TargetInstrInfo::getStackSlotRange()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00305">getSubRegForClass()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00425">getSubRegForIndex()</a>, <a class="el" href="AArch64FalkorHWPFFix_8cpp_source.html#l00658">getTag()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00090">llvm::VirtRegMap::getTargetRegInfo()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01441">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01454">llvm::LiveIntervals::handleMoveIntoBundle()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00331">HandleVRSaveUpdate()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00102">llvm::MipsFrameLowering::hasBP()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00093">llvm::MipsFrameLowering::hasFP()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00018">hasRAWHazard()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00354">hasTerminatorThatModifiesExec()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00146">hasVectorOperands()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00145">hasWriteToReadDep()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00954">llvm::LiveIntervals::HMEditor::HMEditor()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00209">llvm::LiveRegSet::init()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00066">llvm::LivePhysRegs::init()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00074">llvm::LiveRegUnits::init()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00109">INITIALIZE_PASS()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00138">llvm::outliner::Candidate::initLRU()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12012">llvm::AArch64TargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01953">llvm::SITargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14765">llvm::PPCTargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00560">insertCSRRestores()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00533">insertCSRSaves()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02742">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00390">instAccessReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00418">instModifiesReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00412">instReadsReg()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00040">llvm::rdf::CopyPropagation::interpretAsCopy()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00568">isACalleeSavedRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">llvm::MachineRegisterInfo::isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00255">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01906">llvm::AArch64InstrInfo::isCandidateToMergeOrPair()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00494">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00947">isCopyFeedingInvariantStore()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="X86SpeculativeLoadHardening_8cpp_source.html#l01588">isEFLAGSLive()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02555">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00085">isEndCF()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00274">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00913">isInvariantStore()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00999">llvm::TargetLoweringBase::isLegalRC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03811">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04970">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00251">isNopCopy()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00997">llvm::isOfRegClass()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l04407">IsOperandAMemoryOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">llvm::MachineRegisterInfo::isPhysRegModified()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00601">llvm::MachineRegisterInfo::isPhysRegUsed()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01990">llvm::ARMBaseInstrInfo::isProfitableToIfCvt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00919">llvm::AMDGPU::isRegIntersect()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00657">llvm::MachineRegisterInfo::isReservedRegUnit()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02102">IsSafeAndProfitableToMove()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00986">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10635">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00912">llvm::AMDGPU::isSGPR()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00190">isSGPRToVGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03104">isSubRegOf()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00248">isUnsafeToMoveAcross()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00491">isValidCopy()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02665">llvm::HexagonInstrInfo::isValidOffset()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00183">isVGPRToSGPRCopy()</a>, <a class="el" href="MachineInstr_8h_source.html#l01190">llvm::MachineInstr::killsRegister()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01309">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03722">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00058">llvm::LivePhysRegs::LivePhysRegs()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00039">llvm::LiveRegUnits::LiveRegUnits()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03227">loadM0FromVGPR()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03171">llvm::X86InstrInfo::loadRegFromAddr()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00324">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02882">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01267">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00939">llvm::HexagonInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00120">llvm::MipsInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00135">llvm::RISCVInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01160">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00322">llvm::ARCInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00159">llvm::AVRInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03157">llvm::X86InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02857">loadRegPairFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04292">loadSRsrcFromVGPR()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00268">lookupCandidateBaseReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02639">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01443">llvm::SystemZTargetLowering::LowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00501">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00501">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00374">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00404">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00717">llvm::SparcTargetLowering::LowerCall_32()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01093">llvm::SparcTargetLowering::LowerCall_64()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00731">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00357">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01988">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00307">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02230">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00457">matchSwap()</a>, <a class="el" href="MipsOptionRecord_8h_source.html#l00040">llvm::MipsRegInfoRecord::MipsRegInfoRecord()</a>, <a class="el" href="MachineInstr_8h_source.html#l01207">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00057">llvm::rdf::operator&lt;&lt;()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02866">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00284">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03465">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01644">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00188">optimizeVcndVcmpPair()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l03768">llvm::TargetLowering::ParseConstraints()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02397">llvm::SITargetLowering::passSpecialInputs()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07718">patchMatchingInput()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00318">phiHasVGPROperands()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00425">predsHasDivergentTerminator()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00604">llvm::MIPrinter::print()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00757">llvm::RegisterBankInfo::OperandsMapper::print()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00085">llvm::RegisterBank::print()</a>, <a class="el" href="RegisterUsageInfo_8cpp_source.html#l00072">llvm::PhysicalRegisterUsageInfo::print()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00489">llvm::MachineFunction::print()</a>, <a class="el" href="LiveIntervalUnion_8cpp_source.html#l00082">llvm::LiveIntervalUnion::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00725">llvm::MachineOperand::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01469">llvm::MachineInstr::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00284">llvm::MachineBasicBlock::print()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00114">llvm::HexagonAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00262">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="AVRAsmPrinter_8cpp_source.html#l00085">llvm::AVRAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00618">printCFI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00421">printCFIRegister()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00244">printCustomRegMask()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00499">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00876">PrintNodeInfo()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00199">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00154">llvm::printRegClassOrBank()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00263">printRegClassOrBank()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00189">printRegMIR()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00121">llvm::printRegUnit()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00323">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00523">llvm::MachineOperand::printSubRegIdx()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00144">llvm::printVRegOrUnit()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00945">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01824">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00573">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01165">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l01169">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00771">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00856">llvm::RegPressureTracker::recede()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00279">llvm::recomputeLivenessFlags()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00923">llvm::LiveInterval::refineSubRanges()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05312">llvm::registerDefinedBetween()</a>, <a class="el" href="MachineInstr_8h_source.html#l01214">llvm::MachineInstr::registerDefIsDead()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00571">regOverlapsSet()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00562">regsAreCompatible()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00419">regToString()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00407">llvm::TargetInstrInfo::reMaterialize()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01688">llvm::ARMBaseInstrInfo::reMaterialize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00603">llvm::X86InstrInfo::reMaterialize()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00528">rematerializeCheapDef()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00424">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01609">llvm::LiveIntervals::removePhysRegDefAt()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00089">llvm::LivePhysRegs::removeReg()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00103">llvm::LiveRegUnits::removeReg()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00721">llvm::RegBankSelect::RepairingPlacement::RepairingPlacement()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">ReplaceFrameIndex()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02277">llvm::PPCInstrInfo::replaceInstrOperandWithImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27338">llvm::X86TargetLowering::ReplaceNodeResults()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00446">reportMismatch()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01090">llvm::R600InstrInfo::reserveIndirectRegisters()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01834">reservePrivateMemoryRegs()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00225">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01943">llvm::AArch64FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01456">llvm::ARMFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00275">llvm::AVRFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02335">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00452">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00101">llvm::rdf::CopyPropagation::run()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00060">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00062">llvm::VirtRegMap::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00677">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00623">scavengeVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00578">selectCopy()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00230">selectMergeValues()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00768">selectSelectOpc()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00261">selectUnmergeValues()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00080">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00854">setAliasRegs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04887">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01948">llvm::MachineInstr::setPhysRegsDeadExcept()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00397">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00350">shareSameRegisterFile()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00698">SinkingPreventsImplicitNullCheck()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00131">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01816">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01425">llvm::ARMFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00234">llvm::AVRFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00793">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02172">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00416">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00567">spillVGPRtoAGPR()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00873">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="EarlyIfConversion_8cpp.html#a934f14f58650acc924fb18d1157f4d78">STATISTIC()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02728">storeRegPairToStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03138">llvm::X86InstrInfo::storeRegToAddr()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00250">llvm::MipsSEInstrInfo::storeRegToStack()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02751">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01028">llvm::ARMBaseInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00135">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00874">llvm::HexagonInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00112">llvm::MipsInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00108">llvm::RISCVInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01026">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00293">llvm::ARCInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00120">llvm::AVRInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03121">llvm::X86InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00883">stripValuesNotDefiningMask()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00084">llvm::MachineOperand::substPhysReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00074">llvm::MachineOperand::substVirtReg()</a>, <a class="el" href="Thumb2ITBlockPass_8cpp_source.html#l00081">TrackDefUses()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00197">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00830">tryConstantFoldOp()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02362">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02859">llvm::tryPressure()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00088">tryToGetTargetInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05418">llvm::X86InstrInfo::unfoldMemoryOperand()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00338">unsupportedBinOp()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00972">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01047">updateLiveIn()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00180">updateOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01049">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04534">updateOperandRegConstraints()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00699">updatePhysDepsDownwards()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00892">updatePhysDepsUpwards()</a>, <a class="el" href="IfConversion_8cpp_source.html#l01368">UpdatePredRedefs()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00030">llvm::RegisterBank::verify()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00069">llvm::RegisterBankInfo::verify()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00070">llvm::VirtRegMap::VirtRegMap()</a>, and <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00028">llvm::X86RegisterBankInfo::X86RegisterBankInfo()</a>.</p>

</div>
</div>
<a id="ae8a57b53e1029a66423f1c8beeee72b8" name="ae8a57b53e1029a66423f1c8beeee72b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a57b53e1029a66423f1c8beeee72b8">&#9670;&nbsp;</a></span>UseBlockFreqInfo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; UseBlockFreqInfo(&quot;machine-<a class="el" href="GVNSink_8cpp.html#a947112d0f5a5fc2abebffb587153f200">sink</a>-bfi&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use block frequency <a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a> to find successors to sink&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;machine-<a class="el" href="GVNSink_8cpp.html#a947112d0f5a5fc2abebffb587153f200">sink</a>-bfi&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use block frequency <a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a> to find successors to sink&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:25:13 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
