
Proj3Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d08  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  08008e98  08008e98  00018e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093d4  080093d4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080093d4  080093d4  000193d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093dc  080093dc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093dc  080093dc  000193dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093e0  080093e0  000193e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080093e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ae0  20000078  0800945c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004b58  0800945c  00024b58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020894  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003dba  00000000  00000000  0004093c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017b8  00000000  00000000  000446f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000015d8  00000000  00000000  00045eb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ac46  00000000  00000000  00047488  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014458  00000000  00000000  000720ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000febf6  00000000  00000000  00086526  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018511c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064c4  00000000  00000000  00185198  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008e80 	.word	0x08008e80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08008e80 	.word	0x08008e80

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <init_breaks>:
#include <stdlib.h>
#include <stdint.h>
#include "breaks.h"

void init_breaks(BreakS* break_info)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
    break_info->num = 0;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
    break_info->total = 0;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	2200      	movs	r2, #0
 8000592:	605a      	str	r2, [r3, #4]
    break_info->shortest = 99999; // Abitrarily long nubmer
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4a05      	ldr	r2, [pc, #20]	; (80005ac <init_breaks+0x2c>)
 8000598:	609a      	str	r2, [r3, #8]
    break_info->longest = 0;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2200      	movs	r2, #0
 800059e:	60da      	str	r2, [r3, #12]
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	0001869f 	.word	0x0001869f

080005b0 <update_breaks_metrics>:
 * Updates the metrics of the break info for a teller
 * [BreakS*]  break_info   - Pointer to the break information to be changed
 * [uint32_t] break_length - Length of the break to be taken
 * */
void update_breaks_metrics(BreakS* break_info, uint32_t break_length)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
    break_info->num++;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	1c5a      	adds	r2, r3, #1
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	601a      	str	r2, [r3, #0]
    break_info->total += break_length;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	685a      	ldr	r2, [r3, #4]
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	441a      	add	r2, r3
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	605a      	str	r2, [r3, #4]
    if (break_length < break_info->shortest)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	689b      	ldr	r3, [r3, #8]
 80005d4:	683a      	ldr	r2, [r7, #0]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d203      	bcs.n	80005e2 <update_breaks_metrics+0x32>
    {
        break_info->shortest = break_length;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	683a      	ldr	r2, [r7, #0]
 80005de:	609a      	str	r2, [r3, #8]
    else if ( break_length > break_info->longest)
    {
        break_info->longest = break_length;
    }

}
 80005e0:	e007      	b.n	80005f2 <update_breaks_metrics+0x42>
    else if ( break_length > break_info->longest)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	68db      	ldr	r3, [r3, #12]
 80005e6:	683a      	ldr	r2, [r7, #0]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d902      	bls.n	80005f2 <update_breaks_metrics+0x42>
        break_info->longest = break_length;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	683a      	ldr	r2, [r7, #0]
 80005f0:	60da      	str	r2, [r3, #12]
}
 80005f2:	bf00      	nop
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <generate_break_length>:
 * Randomly generate a break length using RNG function of STM32 peripheral
 * Inputs: None
 * Returns: Randomly generated number between 1 minute and 4 minutes
 * */
unsigned int generate_break_length(unsigned int random_time)
{
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
    return ((random_time % DIFF_BREAK_LENGTH) + MIN_BREAK_LENGTH);
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	0893      	lsrs	r3, r2, #2
 800060c:	4907      	ldr	r1, [pc, #28]	; (800062c <generate_break_length+0x2c>)
 800060e:	fba1 1303 	umull	r1, r3, r1, r3
 8000612:	089b      	lsrs	r3, r3, #2
 8000614:	21b4      	movs	r1, #180	; 0xb4
 8000616:	fb01 f303 	mul.w	r3, r1, r3
 800061a:	1ad3      	subs	r3, r2, r3
 800061c:	333c      	adds	r3, #60	; 0x3c
}
 800061e:	4618      	mov	r0, r3
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	16c16c17 	.word	0x16c16c17

08000630 <generate_time_until_break>:
 * Randomly generate when a teller can take their next breakusing RNG function of STM32 peripheral
 * Inputs: None
 * Returns: Randomly generated number between 30 minutes and 60 minutes
 * */
unsigned int generate_time_until_break(unsigned int random_time)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]

    return ((random_time % DIFF_TIME_UNTIL_BREAK) + MIN_TIME_UNTIL_BREAK);
 8000638:	687a      	ldr	r2, [r7, #4]
 800063a:	4b08      	ldr	r3, [pc, #32]	; (800065c <generate_time_until_break+0x2c>)
 800063c:	fba3 1302 	umull	r1, r3, r3, r2
 8000640:	0a9b      	lsrs	r3, r3, #10
 8000642:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8000646:	fb01 f303 	mul.w	r3, r1, r3
 800064a:	1ad3      	subs	r3, r2, r3
 800064c:	f503 63e1 	add.w	r3, r3, #1800	; 0x708
}
 8000650:	4618      	mov	r0, r3
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	91a2b3c5 	.word	0x91a2b3c5

08000660 <Generate_Customer>:
 * Allocates memory for customer and generates random interactino time for them
 * Inputs: None
 * Returns: Pointer to new customer
 * */
CustomerS* Generate_Customer(unsigned int random_time)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
    CustomerS* new_customer = (CustomerS*) pvPortMalloc(sizeof(CustomerS));
 8000668:	200c      	movs	r0, #12
 800066a:	f007 fdf9 	bl	8008260 <pvPortMalloc>
 800066e:	4603      	mov	r3, r0
 8000670:	60fb      	str	r3, [r7, #12]
    new_customer->time_joined = 0;
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
    new_customer->interaction_time = generate_interaction_time(random_time);
 8000678:	6878      	ldr	r0, [r7, #4]
 800067a:	f000 f809 	bl	8000690 <generate_interaction_time>
 800067e:	4602      	mov	r2, r0
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	609a      	str	r2, [r3, #8]
    return new_customer;
 8000684:	68fb      	ldr	r3, [r7, #12]
}
 8000686:	4618      	mov	r0, r3
 8000688:	3710      	adds	r7, #16
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
	...

08000690 <generate_interaction_time>:
 * Randomly generates an interaction time for customers (between 30 seconds and 4 minutes)
 * Inputs: None
 * Returns: Random time
 * */
static unsigned int generate_interaction_time(unsigned int random_time)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
    return (random_time % DIFF_INTERACTION_TIME) + MIN_INTERACTION_TIME;
 8000698:	687a      	ldr	r2, [r7, #4]
 800069a:	4b08      	ldr	r3, [pc, #32]	; (80006bc <generate_interaction_time+0x2c>)
 800069c:	fba3 1302 	umull	r1, r3, r3, r2
 80006a0:	0a1b      	lsrs	r3, r3, #8
 80006a2:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80006a6:	fb01 f303 	mul.w	r3, r1, r3
 80006aa:	1ad3      	subs	r3, r2, r3
 80006ac:	331e      	adds	r3, #30
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	91a2b3c5 	.word	0x91a2b3c5

080006c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c4:	f001 fc1a 	bl	8001efc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c8:	f000 f86e 	bl	80007a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006cc:	f000 f9a2 	bl	8000a14 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006d0:	f000 f970 	bl	80009b4 <MX_USART2_UART_Init>
  MX_RNG_Init();
 80006d4:	f000 f904 	bl	80008e0 <MX_RNG_Init>
  MX_TIM2_Init();
 80006d8:	f000 f916 	bl	8000908 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80006dc:	481f      	ldr	r0, [pc, #124]	; (800075c <main+0x9c>)
 80006de:	f003 fb07 	bl	8003cf0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 80006e2:	f004 fcc7 	bl	8005074 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of myBinarySem01 */
  myBinarySem01Handle = osSemaphoreNew(1, 1, &myBinarySem01_attributes);
 80006e6:	4a1e      	ldr	r2, [pc, #120]	; (8000760 <main+0xa0>)
 80006e8:	2101      	movs	r1, #1
 80006ea:	2001      	movs	r0, #1
 80006ec:	f004 fe00 	bl	80052f0 <osSemaphoreNew>
 80006f0:	4602      	mov	r2, r0
 80006f2:	4b1c      	ldr	r3, [pc, #112]	; (8000764 <main+0xa4>)
 80006f4:	601a      	str	r2, [r3, #0]

  /* creation of printBinarySem */
  printBinarySemHandle = osSemaphoreNew(1, 1, &printBinarySem_attributes);
 80006f6:	4a1c      	ldr	r2, [pc, #112]	; (8000768 <main+0xa8>)
 80006f8:	2101      	movs	r1, #1
 80006fa:	2001      	movs	r0, #1
 80006fc:	f004 fdf8 	bl	80052f0 <osSemaphoreNew>
 8000700:	4602      	mov	r2, r0
 8000702:	4b1a      	ldr	r3, [pc, #104]	; (800076c <main+0xac>)
 8000704:	601a      	str	r2, [r3, #0]

  /* creation of rngBinarySem */
  rngBinarySemHandle = osSemaphoreNew(1, 1, &rngBinarySem_attributes);
 8000706:	4a1a      	ldr	r2, [pc, #104]	; (8000770 <main+0xb0>)
 8000708:	2101      	movs	r1, #1
 800070a:	2001      	movs	r0, #1
 800070c:	f004 fdf0 	bl	80052f0 <osSemaphoreNew>
 8000710:	4602      	mov	r2, r0
 8000712:	4b18      	ldr	r3, [pc, #96]	; (8000774 <main+0xb4>)
 8000714:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000716:	4a18      	ldr	r2, [pc, #96]	; (8000778 <main+0xb8>)
 8000718:	2100      	movs	r1, #0
 800071a:	4818      	ldr	r0, [pc, #96]	; (800077c <main+0xbc>)
 800071c:	f004 fd14 	bl	8005148 <osThreadNew>
 8000720:	4602      	mov	r2, r0
 8000722:	4b17      	ldr	r3, [pc, #92]	; (8000780 <main+0xc0>)
 8000724:	601a      	str	r2, [r3, #0]

  /* creation of TellerThread1 */
  TellerThread1Handle = osThreadNew(StartTask02, NULL, &TellerThread1_attributes);
 8000726:	4a17      	ldr	r2, [pc, #92]	; (8000784 <main+0xc4>)
 8000728:	2100      	movs	r1, #0
 800072a:	4817      	ldr	r0, [pc, #92]	; (8000788 <main+0xc8>)
 800072c:	f004 fd0c 	bl	8005148 <osThreadNew>
 8000730:	4602      	mov	r2, r0
 8000732:	4b16      	ldr	r3, [pc, #88]	; (800078c <main+0xcc>)
 8000734:	601a      	str	r2, [r3, #0]

  /* creation of TellerThread2 */
  TellerThread2Handle = osThreadNew(StartTask03, NULL, &TellerThread2_attributes);
 8000736:	4a16      	ldr	r2, [pc, #88]	; (8000790 <main+0xd0>)
 8000738:	2100      	movs	r1, #0
 800073a:	4816      	ldr	r0, [pc, #88]	; (8000794 <main+0xd4>)
 800073c:	f004 fd04 	bl	8005148 <osThreadNew>
 8000740:	4602      	mov	r2, r0
 8000742:	4b15      	ldr	r3, [pc, #84]	; (8000798 <main+0xd8>)
 8000744:	601a      	str	r2, [r3, #0]

  /* creation of TellerThread3 */
  TellerThread3Handle = osThreadNew(StartTask04, NULL, &TellerThread3_attributes);
 8000746:	4a15      	ldr	r2, [pc, #84]	; (800079c <main+0xdc>)
 8000748:	2100      	movs	r1, #0
 800074a:	4815      	ldr	r0, [pc, #84]	; (80007a0 <main+0xe0>)
 800074c:	f004 fcfc 	bl	8005148 <osThreadNew>
 8000750:	4602      	mov	r2, r0
 8000752:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <main+0xe4>)
 8000754:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000756:	f004 fcc1 	bl	80050dc <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800075a:	e7fe      	b.n	800075a <main+0x9a>
 800075c:	20004a08 	.word	0x20004a08
 8000760:	08009328 	.word	0x08009328
 8000764:	200049b4 	.word	0x200049b4
 8000768:	08009338 	.word	0x08009338
 800076c:	20004950 	.word	0x20004950
 8000770:	08009348 	.word	0x08009348
 8000774:	200048f8 	.word	0x200048f8
 8000778:	08009298 	.word	0x08009298
 800077c:	08001085 	.word	0x08001085
 8000780:	200048f4 	.word	0x200048f4
 8000784:	080092bc 	.word	0x080092bc
 8000788:	080018ad 	.word	0x080018ad
 800078c:	20004acc 	.word	0x20004acc
 8000790:	080092e0 	.word	0x080092e0
 8000794:	080018c3 	.word	0x080018c3
 8000798:	20004ac8 	.word	0x20004ac8
 800079c:	08009304 	.word	0x08009304
 80007a0:	080018d9 	.word	0x080018d9
 80007a4:	200048fc 	.word	0x200048fc

080007a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b0b8      	sub	sp, #224	; 0xe0
 80007ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80007b2:	2244      	movs	r2, #68	; 0x44
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f007 ff5d 	bl	8008676 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007bc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007cc:	463b      	mov	r3, r7
 80007ce:	2288      	movs	r2, #136	; 0x88
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f007 ff4f 	bl	8008676 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80007d8:	f001 fe70 	bl	80024bc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80007dc:	4b3e      	ldr	r3, [pc, #248]	; (80008d8 <SystemClock_Config+0x130>)
 80007de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80007e2:	4a3d      	ldr	r2, [pc, #244]	; (80008d8 <SystemClock_Config+0x130>)
 80007e4:	f023 0318 	bic.w	r3, r3, #24
 80007e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80007ec:	2314      	movs	r3, #20
 80007ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007f2:	2301      	movs	r3, #1
 80007f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007f8:	2301      	movs	r3, #1
 80007fa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007fe:	2300      	movs	r3, #0
 8000800:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000804:	2360      	movs	r3, #96	; 0x60
 8000806:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080a:	2302      	movs	r3, #2
 800080c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000810:	2301      	movs	r3, #1
 8000812:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000816:	2301      	movs	r3, #1
 8000818:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 800081c:	2328      	movs	r3, #40	; 0x28
 800081e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000822:	2307      	movs	r3, #7
 8000824:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000828:	2302      	movs	r3, #2
 800082a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800082e:	2302      	movs	r3, #2
 8000830:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000834:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000838:	4618      	mov	r0, r3
 800083a:	f001 feb3 	bl	80025a4 <HAL_RCC_OscConfig>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000844:	f001 f866 	bl	8001914 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000848:	230f      	movs	r3, #15
 800084a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084e:	2303      	movs	r3, #3
 8000850:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000860:	2300      	movs	r3, #0
 8000862:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000866:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800086a:	2104      	movs	r1, #4
 800086c:	4618      	mov	r0, r3
 800086e:	f002 fa7f 	bl	8002d70 <HAL_RCC_ClockConfig>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000878:	f001 f84c 	bl	8001914 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RNG;
 800087c:	4b17      	ldr	r3, [pc, #92]	; (80008dc <SystemClock_Config+0x134>)
 800087e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000880:	2300      	movs	r3, #0
 8000882:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8000884:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000888:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800088a:	2301      	movs	r3, #1
 800088c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800088e:	2301      	movs	r3, #1
 8000890:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000892:	2310      	movs	r3, #16
 8000894:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000896:	2307      	movs	r3, #7
 8000898:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800089a:	2302      	movs	r3, #2
 800089c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800089e:	2302      	movs	r3, #2
 80008a0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80008a2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80008a6:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008a8:	463b      	mov	r3, r7
 80008aa:	4618      	mov	r0, r3
 80008ac:	f002 fc96 	bl	80031dc <HAL_RCCEx_PeriphCLKConfig>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <SystemClock_Config+0x112>
  {
    Error_Handler();
 80008b6:	f001 f82d 	bl	8001914 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008ba:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008be:	f001 fe1b 	bl	80024f8 <HAL_PWREx_ControlVoltageScaling>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <SystemClock_Config+0x124>
  {
    Error_Handler();
 80008c8:	f001 f824 	bl	8001914 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80008cc:	f002 ff6c 	bl	80037a8 <HAL_RCCEx_EnableMSIPLLMode>
}
 80008d0:	bf00      	nop
 80008d2:	37e0      	adds	r7, #224	; 0xe0
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40021000 	.word	0x40021000
 80008dc:	00040002 	.word	0x00040002

080008e0 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80008e4:	4b06      	ldr	r3, [pc, #24]	; (8000900 <MX_RNG_Init+0x20>)
 80008e6:	4a07      	ldr	r2, [pc, #28]	; (8000904 <MX_RNG_Init+0x24>)
 80008e8:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80008ea:	4805      	ldr	r0, [pc, #20]	; (8000900 <MX_RNG_Init+0x20>)
 80008ec:	f003 f936 	bl	8003b5c <HAL_RNG_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80008f6:	f001 f80d 	bl	8001914 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	200049a4 	.word	0x200049a4
 8000904:	50060800 	.word	0x50060800

08000908 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b088      	sub	sp, #32
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800090e:	f107 0310 	add.w	r3, r7, #16
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800091c:	1d3b      	adds	r3, r7, #4
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000926:	4b22      	ldr	r3, [pc, #136]	; (80009b0 <MX_TIM2_Init+0xa8>)
 8000928:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800092c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 13332;
 800092e:	4b20      	ldr	r3, [pc, #128]	; (80009b0 <MX_TIM2_Init+0xa8>)
 8000930:	f243 4214 	movw	r2, #13332	; 0x3414
 8000934:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000936:	4b1e      	ldr	r3, [pc, #120]	; (80009b0 <MX_TIM2_Init+0xa8>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 800093c:	4b1c      	ldr	r3, [pc, #112]	; (80009b0 <MX_TIM2_Init+0xa8>)
 800093e:	220a      	movs	r2, #10
 8000940:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000942:	4b1b      	ldr	r3, [pc, #108]	; (80009b0 <MX_TIM2_Init+0xa8>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000948:	4b19      	ldr	r3, [pc, #100]	; (80009b0 <MX_TIM2_Init+0xa8>)
 800094a:	2280      	movs	r2, #128	; 0x80
 800094c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800094e:	4818      	ldr	r0, [pc, #96]	; (80009b0 <MX_TIM2_Init+0xa8>)
 8000950:	f003 f9a3 	bl	8003c9a <HAL_TIM_Base_Init>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800095a:	f000 ffdb 	bl	8001914 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800095e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000962:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000964:	f107 0310 	add.w	r3, r7, #16
 8000968:	4619      	mov	r1, r3
 800096a:	4811      	ldr	r0, [pc, #68]	; (80009b0 <MX_TIM2_Init+0xa8>)
 800096c:	f003 fb09 	bl	8003f82 <HAL_TIM_ConfigClockSource>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000976:	f000 ffcd 	bl	8001914 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800097a:	2300      	movs	r3, #0
 800097c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	4619      	mov	r1, r3
 8000986:	480a      	ldr	r0, [pc, #40]	; (80009b0 <MX_TIM2_Init+0xa8>)
 8000988:	f003 fd10 	bl	80043ac <HAL_TIMEx_MasterConfigSynchronization>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000992:	f000 ffbf 	bl	8001914 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn,0,0);
 8000996:	2200      	movs	r2, #0
 8000998:	2100      	movs	r1, #0
 800099a:	201c      	movs	r0, #28
 800099c:	f001 fba4 	bl	80020e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009a0:	201c      	movs	r0, #28
 80009a2:	f001 fbbd 	bl	8002120 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM2_Init 2 */

}
 80009a6:	bf00      	nop
 80009a8:	3720      	adds	r7, #32
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20004a08 	.word	0x20004a08

080009b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009b8:	4b14      	ldr	r3, [pc, #80]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009ba:	4a15      	ldr	r2, [pc, #84]	; (8000a10 <MX_USART2_UART_Init+0x5c>)
 80009bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009be:	4b13      	ldr	r3, [pc, #76]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009c6:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009da:	220c      	movs	r2, #12
 80009dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009de:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e4:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ea:	4b08      	ldr	r3, [pc, #32]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009f0:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009f6:	4805      	ldr	r0, [pc, #20]	; (8000a0c <MX_USART2_UART_Init+0x58>)
 80009f8:	f003 fd7e 	bl	80044f8 <HAL_UART_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a02:	f000 ff87 	bl	8001914 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20004a48 	.word	0x20004a48
 8000a10:	40004400 	.word	0x40004400

08000a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b08c      	sub	sp, #48	; 0x30
 8000a18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1a:	f107 031c 	add.w	r3, r7, #28
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	60da      	str	r2, [r3, #12]
 8000a28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a2a:	4bb7      	ldr	r3, [pc, #732]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2e:	4ab6      	ldr	r2, [pc, #728]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a30:	f043 0310 	orr.w	r3, r3, #16
 8000a34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a36:	4bb4      	ldr	r3, [pc, #720]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a3a:	f003 0310 	and.w	r3, r3, #16
 8000a3e:	61bb      	str	r3, [r7, #24]
 8000a40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a42:	4bb1      	ldr	r3, [pc, #708]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a46:	4ab0      	ldr	r2, [pc, #704]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a48:	f043 0304 	orr.w	r3, r3, #4
 8000a4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a4e:	4bae      	ldr	r3, [pc, #696]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a52:	f003 0304 	and.w	r3, r3, #4
 8000a56:	617b      	str	r3, [r7, #20]
 8000a58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a5a:	4bab      	ldr	r3, [pc, #684]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5e:	4aaa      	ldr	r2, [pc, #680]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a66:	4ba8      	ldr	r3, [pc, #672]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a6e:	613b      	str	r3, [r7, #16]
 8000a70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	4ba5      	ldr	r3, [pc, #660]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a76:	4aa4      	ldr	r2, [pc, #656]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a7e:	4ba2      	ldr	r3, [pc, #648]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a82:	f003 0301 	and.w	r3, r3, #1
 8000a86:	60fb      	str	r3, [r7, #12]
 8000a88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8a:	4b9f      	ldr	r3, [pc, #636]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8e:	4a9e      	ldr	r2, [pc, #632]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a96:	4b9c      	ldr	r3, [pc, #624]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	60bb      	str	r3, [r7, #8]
 8000aa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa2:	4b99      	ldr	r3, [pc, #612]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa6:	4a98      	ldr	r2, [pc, #608]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000aa8:	f043 0308 	orr.w	r3, r3, #8
 8000aac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aae:	4b96      	ldr	r3, [pc, #600]	; (8000d08 <MX_GPIO_Init+0x2f4>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab2:	f003 0308 	and.w	r3, r3, #8
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000aba:	2200      	movs	r2, #0
 8000abc:	f240 1109 	movw	r1, #265	; 0x109
 8000ac0:	4892      	ldr	r0, [pc, #584]	; (8000d0c <MX_GPIO_Init+0x2f8>)
 8000ac2:	f001 fce3 	bl	800248c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	210c      	movs	r1, #12
 8000aca:	4891      	ldr	r0, [pc, #580]	; (8000d10 <MX_GPIO_Init+0x2fc>)
 8000acc:	f001 fcde 	bl	800248c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ad6:	488f      	ldr	r0, [pc, #572]	; (8000d14 <MX_GPIO_Init+0x300>)
 8000ad8:	f001 fcd8 	bl	800248c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ae2:	488c      	ldr	r0, [pc, #560]	; (8000d14 <MX_GPIO_Init+0x300>)
 8000ae4:	f001 fcd2 	bl	800248c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2180      	movs	r1, #128	; 0x80
 8000aec:	488a      	ldr	r0, [pc, #552]	; (8000d18 <MX_GPIO_Init+0x304>)
 8000aee:	f001 fccd 	bl	800248c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin 
                           AUDIO_DIN_Pin */
  GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin 
 8000af2:	23f4      	movs	r3, #244	; 0xf4
 8000af4:	61fb      	str	r3, [r7, #28]
                          |AUDIO_DIN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af6:	2302      	movs	r3, #2
 8000af8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afe:	2303      	movs	r3, #3
 8000b00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000b02:	230d      	movs	r3, #13
 8000b04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b06:	f107 031c 	add.w	r3, r7, #28
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	487f      	ldr	r0, [pc, #508]	; (8000d0c <MX_GPIO_Init+0x2f8>)
 8000b0e:	f001 fb15 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8000b12:	2308      	movs	r3, #8
 8000b14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b16:	2301      	movs	r3, #1
 8000b18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8000b22:	f107 031c 	add.w	r3, r7, #28
 8000b26:	4619      	mov	r1, r3
 8000b28:	4878      	ldr	r0, [pc, #480]	; (8000d0c <MX_GPIO_Init+0x2f8>)
 8000b2a:	f001 fb07 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8000b2e:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000b32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b34:	4b79      	ldr	r3, [pc, #484]	; (8000d1c <MX_GPIO_Init+0x308>)
 8000b36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b3c:	f107 031c 	add.w	r3, r7, #28
 8000b40:	4619      	mov	r1, r3
 8000b42:	4874      	ldr	r0, [pc, #464]	; (8000d14 <MX_GPIO_Init+0x300>)
 8000b44:	f001 fafa 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8000b48:	2307      	movs	r3, #7
 8000b4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b54:	f107 031c 	add.w	r3, r7, #28
 8000b58:	4619      	mov	r1, r3
 8000b5a:	486e      	ldr	r0, [pc, #440]	; (8000d14 <MX_GPIO_Init+0x300>)
 8000b5c:	f001 faee 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : VLCD_Pin SEG22_Pin SEG1_Pin SEG14_Pin 
                           SEG9_Pin SEG13_Pin */
  GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8000b60:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000b64:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b66:	2302      	movs	r3, #2
 8000b68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b72:	230b      	movs	r3, #11
 8000b74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b76:	f107 031c 	add.w	r3, r7, #28
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4865      	ldr	r0, [pc, #404]	; (8000d14 <MX_GPIO_Init+0x300>)
 8000b7e:	f001 fadd 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin 
                           JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin 
 8000b82:	232f      	movs	r3, #47	; 0x2f
 8000b84:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b86:	2300      	movs	r3, #0
 8000b88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8e:	f107 031c 	add.w	r3, r7, #28
 8000b92:	4619      	mov	r1, r3
 8000b94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b98:	f001 fad0 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000b9c:	2310      	movs	r3, #16
 8000b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ba0:	4b5e      	ldr	r3, [pc, #376]	; (8000d1c <MX_GPIO_Init+0x308>)
 8000ba2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000ba8:	f107 031c 	add.w	r3, r7, #28
 8000bac:	4619      	mov	r1, r3
 8000bae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bb2:	f001 fac3 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG23_Pin SEG0_Pin COM0_Pin COM1_Pin 
                           COM2_Pin SEG10_Pin */
  GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8000bb6:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000bba:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000bc8:	230b      	movs	r3, #11
 8000bca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bd6:	f001 fab1 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG21_Pin SEG2_Pin SEG20_Pin SEG3_Pin 
                           SEG19_Pin SEG4_Pin SEG11_Pin SEG12_Pin 
                           COM3_Pin */
  GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin 
 8000bda:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000bde:	61fb      	str	r3, [r7, #28]
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin 
                          |COM3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be0:	2302      	movs	r3, #2
 8000be2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000bec:	230b      	movs	r3, #11
 8000bee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf0:	f107 031c 	add.w	r3, r7, #28
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4846      	ldr	r0, [pc, #280]	; (8000d10 <MX_GPIO_Init+0x2fc>)
 8000bf8:	f001 faa0 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000bfc:	2304      	movs	r3, #4
 8000bfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c00:	2301      	movs	r3, #1
 8000c02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c04:	2301      	movs	r3, #1
 8000c06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000c0c:	f107 031c 	add.w	r3, r7, #28
 8000c10:	4619      	mov	r1, r3
 8000c12:	483f      	ldr	r0, [pc, #252]	; (8000d10 <MX_GPIO_Init+0x2fc>)
 8000c14:	f001 fa92 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8000c18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c22:	2301      	movs	r3, #1
 8000c24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c26:	2303      	movs	r3, #3
 8000c28:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8000c2a:	f107 031c 	add.w	r3, r7, #28
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4836      	ldr	r0, [pc, #216]	; (8000d0c <MX_GPIO_Init+0x2f8>)
 8000c32:	f001 fa83 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_CLK_Pin */
  GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8000c36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c44:	2300      	movs	r3, #0
 8000c46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000c48:	230d      	movs	r3, #13
 8000c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 8000c4c:	f107 031c 	add.w	r3, r7, #28
 8000c50:	4619      	mov	r1, r3
 8000c52:	482e      	ldr	r0, [pc, #184]	; (8000d0c <MX_GPIO_Init+0x2f8>)
 8000c54:	f001 fa72 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_CLK_Pin QSPI_CS_Pin QSPI_D0_Pin QSPI_D1_Pin 
                           QSPI_D2_Pin QSPI_D3_Pin */
  GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8000c58:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8000c5c:	61fb      	str	r3, [r7, #28]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c66:	2303      	movs	r3, #3
 8000c68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000c6a:	230a      	movs	r3, #10
 8000c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c6e:	f107 031c 	add.w	r3, r7, #28
 8000c72:	4619      	mov	r1, r3
 8000c74:	4825      	ldr	r0, [pc, #148]	; (8000d0c <MX_GPIO_Init+0x2f8>)
 8000c76:	f001 fa61 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
  GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8000c7a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c80:	2312      	movs	r3, #18
 8000c82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c8c:	2304      	movs	r3, #4
 8000c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c90:	f107 031c 	add.w	r3, r7, #28
 8000c94:	4619      	mov	r1, r3
 8000c96:	481e      	ldr	r0, [pc, #120]	; (8000d10 <MX_GPIO_Init+0x2fc>)
 8000c98:	f001 fa50 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG18_Pin SEG5_Pin SEG17_Pin SEG6_Pin 
                           SEG16_Pin SEG7_Pin SEG15_Pin SEG8_Pin */
  GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8000c9c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000ca0:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000caa:	2300      	movs	r3, #0
 8000cac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000cae:	230b      	movs	r3, #11
 8000cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cb2:	f107 031c 	add.w	r3, r7, #28
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4817      	ldr	r0, [pc, #92]	; (8000d18 <MX_GPIO_Init+0x304>)
 8000cba:	f001 fa3f 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8000cbe:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8000cc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd0:	f107 031c 	add.w	r3, r7, #28
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	480f      	ldr	r0, [pc, #60]	; (8000d14 <MX_GPIO_Init+0x300>)
 8000cd8:	f001 fa30 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000cdc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000ce0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cea:	2303      	movs	r3, #3
 8000cec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000cee:	230a      	movs	r3, #10
 8000cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf2:	f107 031c 	add.w	r3, r7, #28
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cfc:	f001 fa1e 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8000d00:	2305      	movs	r3, #5
 8000d02:	61fb      	str	r3, [r7, #28]
 8000d04:	e00c      	b.n	8000d20 <MX_GPIO_Init+0x30c>
 8000d06:	bf00      	nop
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	48001000 	.word	0x48001000
 8000d10:	48000400 	.word	0x48000400
 8000d14:	48000800 	.word	0x48000800
 8000d18:	48000c00 	.word	0x48000c00
 8000d1c:	10120000 	.word	0x10120000
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d20:	4b38      	ldr	r3, [pc, #224]	; (8000e04 <MX_GPIO_Init+0x3f0>)
 8000d22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d28:	f107 031c 	add.w	r3, r7, #28
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4836      	ldr	r0, [pc, #216]	; (8000e08 <MX_GPIO_Init+0x3f4>)
 8000d30:	f001 fa04 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_SCK_Pin MEMS_MISO_Pin MEMS_MOSI_Pin */
  GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8000d34:	231a      	movs	r3, #26
 8000d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d40:	2303      	movs	r3, #3
 8000d42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d44:	2305      	movs	r3, #5
 8000d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d48:	f107 031c 	add.w	r3, r7, #28
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	482e      	ldr	r0, [pc, #184]	; (8000e08 <MX_GPIO_Init+0x3f4>)
 8000d50:	f001 f9f4 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000d54:	2380      	movs	r3, #128	; 0x80
 8000d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d60:	2303      	movs	r3, #3
 8000d62:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4827      	ldr	r0, [pc, #156]	; (8000e08 <MX_GPIO_Init+0x3f4>)
 8000d6c:	f001 f9e6 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8000d70:	2308      	movs	r3, #8
 8000d72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d74:	2301      	movs	r3, #1
 8000d76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8000d80:	f107 031c 	add.w	r3, r7, #28
 8000d84:	4619      	mov	r1, r3
 8000d86:	4821      	ldr	r0, [pc, #132]	; (8000e0c <MX_GPIO_Init+0x3f8>)
 8000d88:	f001 f9d8 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000d8c:	23c0      	movs	r3, #192	; 0xc0
 8000d8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d90:	2312      	movs	r3, #18
 8000d92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d94:	2301      	movs	r3, #1
 8000d96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d9c:	2304      	movs	r3, #4
 8000d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da0:	f107 031c 	add.w	r3, r7, #28
 8000da4:	4619      	mov	r1, r3
 8000da6:	4819      	ldr	r0, [pc, #100]	; (8000e0c <MX_GPIO_Init+0x3f8>)
 8000da8:	f001 f9c8 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8000dac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000db2:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <MX_GPIO_Init+0x3f0>)
 8000db4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8000dba:	f107 031c 	add.w	r3, r7, #28
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4812      	ldr	r0, [pc, #72]	; (8000e0c <MX_GPIO_Init+0x3f8>)
 8000dc2:	f001 f9bb 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8000dd6:	f107 031c 	add.w	r3, r7, #28
 8000dda:	4619      	mov	r1, r3
 8000ddc:	480c      	ldr	r0, [pc, #48]	; (8000e10 <MX_GPIO_Init+0x3fc>)
 8000dde:	f001 f9ad 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8000de2:	2302      	movs	r3, #2
 8000de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000de6:	4b07      	ldr	r3, [pc, #28]	; (8000e04 <MX_GPIO_Init+0x3f0>)
 8000de8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8000dee:	f107 031c 	add.w	r3, r7, #28
 8000df2:	4619      	mov	r1, r3
 8000df4:	4806      	ldr	r0, [pc, #24]	; (8000e10 <MX_GPIO_Init+0x3fc>)
 8000df6:	f001 f9a1 	bl	800213c <HAL_GPIO_Init>

}
 8000dfa:	bf00      	nop
 8000dfc:	3730      	adds	r7, #48	; 0x30
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	10120000 	.word	0x10120000
 8000e08:	48000c00 	.word	0x48000c00
 8000e0c:	48000400 	.word	0x48000400
 8000e10:	48001000 	.word	0x48001000

08000e14 <teller_process>:

/* USER CODE BEGIN 4 */


static unsigned int teller_process(int teller_id)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b098      	sub	sp, #96	; 0x60
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint8_t buffer1[64];
  unsigned int random_time;
  TellerS* teller = &tellers[teller_id - 1];
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	222c      	movs	r2, #44	; 0x2c
 8000e22:	fb02 f303 	mul.w	r3, r2, r3
 8000e26:	4a91      	ldr	r2, [pc, #580]	; (800106c <teller_process+0x258>)
 8000e28:	4413      	add	r3, r2
 8000e2a:	65fb      	str	r3, [r7, #92]	; 0x5c
  unsigned int init_time_waiting;
  unsigned int time_waiting;
  // Generate random time for teller initialization
  while(1)
  {
    if (rngBinarySemHandle != NULL && (osSemaphoreAcquire(rngBinarySemHandle,10) == osOK))
 8000e2c:	4b90      	ldr	r3, [pc, #576]	; (8001070 <teller_process+0x25c>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d0fb      	beq.n	8000e2c <teller_process+0x18>
 8000e34:	4b8e      	ldr	r3, [pc, #568]	; (8001070 <teller_process+0x25c>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	210a      	movs	r1, #10
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f004 faf6 	bl	800542c <osSemaphoreAcquire>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d1f2      	bne.n	8000e2c <teller_process+0x18>
    {
      HAL_RNG_GenerateRandomNumber(&hrng, &random_time);
 8000e46:	f107 030c 	add.w	r3, r7, #12
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4889      	ldr	r0, [pc, #548]	; (8001074 <teller_process+0x260>)
 8000e4e:	f002 fed5 	bl	8003bfc <HAL_RNG_GenerateRandomNumber>
      osSemaphoreRelease(rngBinarySemHandle);
 8000e52:	4b87      	ldr	r3, [pc, #540]	; (8001070 <teller_process+0x25c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4618      	mov	r0, r3
 8000e58:	f004 fb4e 	bl	80054f8 <osSemaphoreRelease>
      break;
 8000e5c:	bf00      	nop

    }
  }

  init_teller(teller,teller_id - 1,random_time);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	b29b      	uxth	r3, r3
 8000e62:	3b01      	subs	r3, #1
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	68fa      	ldr	r2, [r7, #12]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8000e6c:	f000 ffe2 	bl	8001e34 <init_teller>

  for(;;)
  {
    // If it is the end of the and there are no more customers to serve
    if (master_timer > MAX_TIME && is_empty(&customer_queue))
 8000e70:	4b81      	ldr	r3, [pc, #516]	; (8001078 <teller_process+0x264>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f246 2270 	movw	r2, #25200	; 0x6270
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d906      	bls.n	8000e8a <teller_process+0x76>
 8000e7c:	487f      	ldr	r0, [pc, #508]	; (800107c <teller_process+0x268>)
 8000e7e:	f000 fe2b 	bl	8001ad8 <is_empty>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d000      	beq.n	8000e8a <teller_process+0x76>
    {
      while(1);
 8000e88:	e7fe      	b.n	8000e88 <teller_process+0x74>
    }

    // Only process if the teller is available
    if(teller->status == idle)
 8000e8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	f040 80c6 	bne.w	8001022 <teller_process+0x20e>
    {
        // If the teller can, they should go on break
        // The time until break is the time at which the master_timer will be at when they can take a break
        if( master_timer >= teller->time_until_break)
 8000e96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e9a:	4b77      	ldr	r3, [pc, #476]	; (8001078 <teller_process+0x264>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d85a      	bhi.n	8000f58 <teller_process+0x144>
        {
          while(1)
          {
            if (rngBinarySemHandle != NULL && osSemaphoreAcquire(rngBinarySemHandle,0) == osOK)
 8000ea2:	4b73      	ldr	r3, [pc, #460]	; (8001070 <teller_process+0x25c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d0fb      	beq.n	8000ea2 <teller_process+0x8e>
 8000eaa:	4b71      	ldr	r3, [pc, #452]	; (8001070 <teller_process+0x25c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f004 fabb 	bl	800542c <osSemaphoreAcquire>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d1f2      	bne.n	8000ea2 <teller_process+0x8e>
            {
              HAL_RNG_GenerateRandomNumber(&hrng, &random_time);
 8000ebc:	f107 030c 	add.w	r3, r7, #12
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	486c      	ldr	r0, [pc, #432]	; (8001074 <teller_process+0x260>)
 8000ec4:	f002 fe9a 	bl	8003bfc <HAL_RNG_GenerateRandomNumber>
              osSemaphoreRelease(rngBinarySemHandle);
 8000ec8:	4b69      	ldr	r3, [pc, #420]	; (8001070 <teller_process+0x25c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f004 fb13 	bl	80054f8 <osSemaphoreRelease>
              break;
 8000ed2:	bf00      	nop

            }
          }
          // Amount of seconds until break
          init_time_waiting = generate_break_length(random_time);
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fb92 	bl	8000600 <generate_break_length>
 8000edc:	65b8      	str	r0, [r7, #88]	; 0x58
          // Value of master timer for when they will take break
          time_waiting = init_time_waiting + master_timer;
 8000ede:	4b66      	ldr	r3, [pc, #408]	; (8001078 <teller_process+0x264>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000ee4:	4413      	add	r3, r2
 8000ee6:	657b      	str	r3, [r7, #84]	; 0x54

          teller->busy_time = time_waiting;
 8000ee8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000eea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000eec:	619a      	str	r2, [r3, #24]
          teller->total_time_waiting = init_time_waiting;
 8000eee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ef0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000ef2:	609a      	str	r2, [r3, #8]
          teller->break_info->num++;
 8000ef4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ef6:	69db      	ldr	r3, [r3, #28]
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	3201      	adds	r2, #1
 8000efc:	601a      	str	r2, [r3, #0]
          update_breaks_metrics(teller->break_info, init_time_waiting);
 8000efe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f00:	69db      	ldr	r3, [r3, #28]
 8000f02:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fb53 	bl	80005b0 <update_breaks_metrics>
          teller->status = on_break;
 8000f0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f0c:	2202      	movs	r2, #2
 8000f0e:	f883 2020 	strb.w	r2, [r3, #32]
          while(1)
          {
            if (rngBinarySemHandle != NULL && osSemaphoreAcquire(rngBinarySemHandle,0) == osOK)
 8000f12:	4b57      	ldr	r3, [pc, #348]	; (8001070 <teller_process+0x25c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d0fb      	beq.n	8000f12 <teller_process+0xfe>
 8000f1a:	4b55      	ldr	r3, [pc, #340]	; (8001070 <teller_process+0x25c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4618      	mov	r0, r3
 8000f22:	f004 fa83 	bl	800542c <osSemaphoreAcquire>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d1f2      	bne.n	8000f12 <teller_process+0xfe>
            {
              HAL_RNG_GenerateRandomNumber(&hrng, &random_time);
 8000f2c:	f107 030c 	add.w	r3, r7, #12
 8000f30:	4619      	mov	r1, r3
 8000f32:	4850      	ldr	r0, [pc, #320]	; (8001074 <teller_process+0x260>)
 8000f34:	f002 fe62 	bl	8003bfc <HAL_RNG_GenerateRandomNumber>
              osSemaphoreRelease(rngBinarySemHandle);
 8000f38:	4b4d      	ldr	r3, [pc, #308]	; (8001070 <teller_process+0x25c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f004 fadb 	bl	80054f8 <osSemaphoreRelease>
              break;
 8000f42:	bf00      	nop
            }
          }
          //Since took break, will need a new designated time for when to take a break
          teller->time_until_break = master_timer + generate_time_until_break(random_time);
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fb72 	bl	8000630 <generate_time_until_break>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	4b4a      	ldr	r3, [pc, #296]	; (8001078 <teller_process+0x264>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	441a      	add	r2, r3
 8000f54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f56:	629a      	str	r2, [r3, #40]	; 0x28

        }
        // Customer interaction processing
        // Lock the queue info
        if (myBinarySem01Handle != NULL && osSemaphoreAcquire(myBinarySem01Handle,0) == osOK)
 8000f58:	4b49      	ldr	r3, [pc, #292]	; (8001080 <teller_process+0x26c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d087      	beq.n	8000e70 <teller_process+0x5c>
 8000f60:	4b47      	ldr	r3, [pc, #284]	; (8001080 <teller_process+0x26c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f004 fa60 	bl	800542c <osSemaphoreAcquire>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	f47f af7e 	bne.w	8000e70 <teller_process+0x5c>
        {
          if(customer_queue.size > 0)
 8000f74:	4b41      	ldr	r3, [pc, #260]	; (800107c <teller_process+0x268>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d04c      	beq.n	8001016 <teller_process+0x202>
          {
            CustomerS* customer = dequeue(&customer_queue);
 8000f7c:	483f      	ldr	r0, [pc, #252]	; (800107c <teller_process+0x268>)
 8000f7e:	f000 fd2a 	bl	80019d6 <dequeue>
 8000f82:	6538      	str	r0, [r7, #80]	; 0x50
            // Update teller information based on customer
            teller->total_served++;
 8000f84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	1c5a      	adds	r2, r3, #1
 8000f8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f8c:	601a      	str	r2, [r3, #0]
            teller->total_time_served += customer->interaction_time;
 8000f8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f90:	685a      	ldr	r2, [r3, #4]
 8000f92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	441a      	add	r2, r3
 8000f98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f9a:	605a      	str	r2, [r3, #4]
            // Value of master timer until the teller is available again
            teller->busy_time = master_timer + customer->interaction_time;
 8000f9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f9e:	689a      	ldr	r2, [r3, #8]
 8000fa0:	4b35      	ldr	r3, [pc, #212]	; (8001078 <teller_process+0x264>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	441a      	add	r2, r3
 8000fa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fa8:	619a      	str	r2, [r3, #24]
            teller->status = busy;
 8000faa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fac:	2200      	movs	r2, #0
 8000fae:	f883 2020 	strb.w	r2, [r3, #32]

            // Calculates the amount of timer a teller had to wait for a customer
            teller->total_time_waiting = master_timer - teller->time_finished_task;
 8000fb2:	4b31      	ldr	r3, [pc, #196]	; (8001078 <teller_process+0x264>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fba:	1ad2      	subs	r2, r2, r3
 8000fbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fbe:	609a      	str	r2, [r3, #8]
            teller->time_finished_task = 0;
 8000fc0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	625a      	str	r2, [r3, #36]	; 0x24

            if (customer->interaction_time > teller->max_transaction_time)
 8000fc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fc8:	689a      	ldr	r2, [r3, #8]
 8000fca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fcc:	68db      	ldr	r3, [r3, #12]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d903      	bls.n	8000fda <teller_process+0x1c6>
            {
              teller->max_transaction_time = customer->interaction_time;
 8000fd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fd4:	689a      	ldr	r2, [r3, #8]
 8000fd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fd8:	60da      	str	r2, [r3, #12]
            }

            // Wait time for the customer to be serviced
            customer_queue.current_wait_time = master_timer - customer->time_joined;
 8000fda:	4b27      	ldr	r3, [pc, #156]	; (8001078 <teller_process+0x264>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	4a25      	ldr	r2, [pc, #148]	; (800107c <teller_process+0x268>)
 8000fe6:	6213      	str	r3, [r2, #32]

            // If the wait time for that customer
            if (customer_queue.current_wait_time > customer_queue.max_wait_time)
 8000fe8:	4b24      	ldr	r3, [pc, #144]	; (800107c <teller_process+0x268>)
 8000fea:	6a1a      	ldr	r2, [r3, #32]
 8000fec:	4b23      	ldr	r3, [pc, #140]	; (800107c <teller_process+0x268>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d903      	bls.n	8000ffc <teller_process+0x1e8>
            {
              customer_queue.max_wait_time = customer_queue.current_wait_time;
 8000ff4:	4b21      	ldr	r3, [pc, #132]	; (800107c <teller_process+0x268>)
 8000ff6:	6a1b      	ldr	r3, [r3, #32]
 8000ff8:	4a20      	ldr	r2, [pc, #128]	; (800107c <teller_process+0x268>)
 8000ffa:	6053      	str	r3, [r2, #4]
            }

            // Add the amount of seconds the customer waited in the queue for (current time - time when they joined)
            customer_queue.total_wait_time += master_timer - customer->time_joined;
 8000ffc:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <teller_process+0x264>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	1ad2      	subs	r2, r2, r3
 8001006:	4b1d      	ldr	r3, [pc, #116]	; (800107c <teller_process+0x268>)
 8001008:	691b      	ldr	r3, [r3, #16]
 800100a:	4413      	add	r3, r2
 800100c:	4a1b      	ldr	r2, [pc, #108]	; (800107c <teller_process+0x268>)
 800100e:	6113      	str	r3, [r2, #16]

            //sprintf(buffer1,"Teller 1 serving a customer \r\n");
            //HAL_UART_Transmit(&huart2, buffer1, strlen((char*)buffer1), HAL_MAX_DELAY);

            // Free up the space occupied by the customer
            vPortFree(customer);
 8001010:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001012:	f007 f9e7 	bl	80083e4 <vPortFree>
          }
          // Unlock queue
          osSemaphoreRelease (myBinarySem01Handle);
 8001016:	4b1a      	ldr	r3, [pc, #104]	; (8001080 <teller_process+0x26c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4618      	mov	r0, r3
 800101c:	f004 fa6c 	bl	80054f8 <osSemaphoreRelease>
 8001020:	e726      	b.n	8000e70 <teller_process+0x5c>
        }
    }
    else if (busy == teller->status)
 8001022:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001024:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d10f      	bne.n	800104c <teller_process+0x238>
    {
        if(master_timer >= teller->busy_time)
 800102c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800102e:	699a      	ldr	r2, [r3, #24]
 8001030:	4b11      	ldr	r3, [pc, #68]	; (8001078 <teller_process+0x264>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	429a      	cmp	r2, r3
 8001036:	f63f af1b 	bhi.w	8000e70 <teller_process+0x5c>
        {
            teller->status = idle;
 800103a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800103c:	2201      	movs	r2, #1
 800103e:	f883 2020 	strb.w	r2, [r3, #32]
            teller->time_finished_task = master_timer;
 8001042:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <teller_process+0x264>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001048:	625a      	str	r2, [r3, #36]	; 0x24
 800104a:	e711      	b.n	8000e70 <teller_process+0x5c>
        }
    }
    else // if teller.status == on_break
    {
        // Do nothing until break is over
        if (master_timer >= teller->busy_time)
 800104c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800104e:	699a      	ldr	r2, [r3, #24]
 8001050:	4b09      	ldr	r3, [pc, #36]	; (8001078 <teller_process+0x264>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	429a      	cmp	r2, r3
 8001056:	f63f af0b 	bhi.w	8000e70 <teller_process+0x5c>
        {
            teller->status = idle;
 800105a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800105c:	2201      	movs	r2, #1
 800105e:	f883 2020 	strb.w	r2, [r3, #32]
            teller->time_finished_task = master_timer;
 8001062:	4b05      	ldr	r3, [pc, #20]	; (8001078 <teller_process+0x264>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001068:	625a      	str	r2, [r3, #36]	; 0x24
    if (master_timer > MAX_TIME && is_empty(&customer_queue))
 800106a:	e701      	b.n	8000e70 <teller_process+0x5c>
 800106c:	200000c0 	.word	0x200000c0
 8001070:	200048f8 	.word	0x200048f8
 8001074:	200049a4 	.word	0x200049a4
 8001078:	200048f0 	.word	0x200048f0
 800107c:	20000094 	.word	0x20000094
 8001080:	200049b4 	.word	0x200049b4

08001084 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001084:	b5b0      	push	{r4, r5, r7, lr}
 8001086:	b0a2      	sub	sp, #136	; 0x88
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	// 	}
	// }

	while(1)
	{
		if (rngBinarySemHandle != NULL && osSemaphoreAcquire(rngBinarySemHandle,0) == osOK)
 800108c:	4b9b      	ldr	r3, [pc, #620]	; (80012fc <StartDefaultTask+0x278>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d0fb      	beq.n	800108c <StartDefaultTask+0x8>
 8001094:	4b99      	ldr	r3, [pc, #612]	; (80012fc <StartDefaultTask+0x278>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2100      	movs	r1, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f004 f9c6 	bl	800542c <osSemaphoreAcquire>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1f2      	bne.n	800108c <StartDefaultTask+0x8>
		{
			HAL_RNG_GenerateRandomNumber(&hrng, &random_time);
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	4619      	mov	r1, r3
 80010ac:	4894      	ldr	r0, [pc, #592]	; (8001300 <StartDefaultTask+0x27c>)
 80010ae:	f002 fda5 	bl	8003bfc <HAL_RNG_GenerateRandomNumber>
			osSemaphoreRelease(rngBinarySemHandle);
 80010b2:	4b92      	ldr	r3, [pc, #584]	; (80012fc <StartDefaultTask+0x278>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f004 fa1e 	bl	80054f8 <osSemaphoreRelease>
			break;
		}
	}
	while(1)
	{
	if (myBinarySem01Handle != NULL && osSemaphoreAcquire(myBinarySem01Handle,0) == osOK)
 80010bc:	4b91      	ldr	r3, [pc, #580]	; (8001304 <StartDefaultTask+0x280>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d0fb      	beq.n	80010bc <StartDefaultTask+0x38>
 80010c4:	4b8f      	ldr	r3, [pc, #572]	; (8001304 <StartDefaultTask+0x280>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f004 f9ae 	bl	800542c <osSemaphoreAcquire>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1f2      	bne.n	80010bc <StartDefaultTask+0x38>
	  {
		  init_queue(&customer_queue,random_time);
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	4619      	mov	r1, r3
 80010da:	488b      	ldr	r0, [pc, #556]	; (8001308 <StartDefaultTask+0x284>)
 80010dc:	f000 fc21 	bl	8001922 <init_queue>
		osSemaphoreRelease(myBinarySem01Handle);
 80010e0:	4b88      	ldr	r3, [pc, #544]	; (8001304 <StartDefaultTask+0x280>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f004 fa07 	bl	80054f8 <osSemaphoreRelease>

  for(;;)
  {


    if(master_timer > MAX_TIME)
 80010ea:	4b88      	ldr	r3, [pc, #544]	; (800130c <StartDefaultTask+0x288>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f246 2270 	movw	r2, #25200	; 0x6270
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d92c      	bls.n	8001150 <StartDefaultTask+0xcc>
    {
      while(1)
      {
        if (printBinarySemHandle != NULL && osSemaphoreAcquire(printBinarySemHandle,0) == osOK)
 80010f6:	4b86      	ldr	r3, [pc, #536]	; (8001310 <StartDefaultTask+0x28c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d0fb      	beq.n	80010f6 <StartDefaultTask+0x72>
 80010fe:	4b84      	ldr	r3, [pc, #528]	; (8001310 <StartDefaultTask+0x28c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f004 f991 	bl	800542c <osSemaphoreAcquire>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1f2      	bne.n	80010f6 <StartDefaultTask+0x72>
        {
          sprintf(buffer,"Time exceeded 4:00 pm\r\n");
 8001110:	f107 0318 	add.w	r3, r7, #24
 8001114:	4a7f      	ldr	r2, [pc, #508]	; (8001314 <StartDefaultTask+0x290>)
 8001116:	461c      	mov	r4, r3
 8001118:	4615      	mov	r5, r2
 800111a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800111c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800111e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001122:	e884 0003 	stmia.w	r4, {r0, r1}
          HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8001126:	f107 0318 	add.w	r3, r7, #24
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff f850 	bl	80001d0 <strlen>
 8001130:	4603      	mov	r3, r0
 8001132:	b29a      	uxth	r2, r3
 8001134:	f107 0118 	add.w	r1, r7, #24
 8001138:	f04f 33ff 	mov.w	r3, #4294967295
 800113c:	4876      	ldr	r0, [pc, #472]	; (8001318 <StartDefaultTask+0x294>)
 800113e:	f003 fa29 	bl	8004594 <HAL_UART_Transmit>
          osSemaphoreRelease(printBinarySemHandle);
 8001142:	4b73      	ldr	r3, [pc, #460]	; (8001310 <StartDefaultTask+0x28c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f004 f9d6 	bl	80054f8 <osSemaphoreRelease>
          break;
 800114c:	bf00      	nop
        }
      }
      break;
 800114e:	e13b      	b.n	80013c8 <StartDefaultTask+0x344>
    }

    if(master_timer >= customer_queue.time_for_new_customer)
 8001150:	4b6d      	ldr	r3, [pc, #436]	; (8001308 <StartDefaultTask+0x284>)
 8001152:	69da      	ldr	r2, [r3, #28]
 8001154:	4b6d      	ldr	r3, [pc, #436]	; (800130c <StartDefaultTask+0x288>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	429a      	cmp	r2, r3
 800115a:	d8c6      	bhi.n	80010ea <StartDefaultTask+0x66>
    {

      if (myBinarySem01Handle != NULL && osSemaphoreAcquire(myBinarySem01Handle,0) == osOK)
 800115c:	4b69      	ldr	r3, [pc, #420]	; (8001304 <StartDefaultTask+0x280>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d055      	beq.n	8001210 <StartDefaultTask+0x18c>
 8001164:	4b67      	ldr	r3, [pc, #412]	; (8001304 <StartDefaultTask+0x280>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2100      	movs	r1, #0
 800116a:	4618      	mov	r0, r3
 800116c:	f004 f95e 	bl	800542c <osSemaphoreAcquire>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d14c      	bne.n	8001210 <StartDefaultTask+0x18c>
      {
        // Lock queue
        while(1)
        {
          if (rngBinarySemHandle != NULL && osSemaphoreAcquire(rngBinarySemHandle,0) == osOK)
 8001176:	4b61      	ldr	r3, [pc, #388]	; (80012fc <StartDefaultTask+0x278>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d0fb      	beq.n	8001176 <StartDefaultTask+0xf2>
 800117e:	4b5f      	ldr	r3, [pc, #380]	; (80012fc <StartDefaultTask+0x278>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2100      	movs	r1, #0
 8001184:	4618      	mov	r0, r3
 8001186:	f004 f951 	bl	800542c <osSemaphoreAcquire>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1f2      	bne.n	8001176 <StartDefaultTask+0xf2>
          {
            HAL_RNG_GenerateRandomNumber(&hrng, &random_time);
 8001190:	f107 0308 	add.w	r3, r7, #8
 8001194:	4619      	mov	r1, r3
 8001196:	485a      	ldr	r0, [pc, #360]	; (8001300 <StartDefaultTask+0x27c>)
 8001198:	f002 fd30 	bl	8003bfc <HAL_RNG_GenerateRandomNumber>
            osSemaphoreRelease(rngBinarySemHandle);
 800119c:	4b57      	ldr	r3, [pc, #348]	; (80012fc <StartDefaultTask+0x278>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f004 f9a9 	bl	80054f8 <osSemaphoreRelease>
            break;
 80011a6:	bf00      	nop
          }
        }

        time_for_new_cust = generate_time_for_new_cust(random_time);
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f000 fc7c 	bl	8001aa8 <generate_time_for_new_cust>
 80011b0:	6678      	str	r0, [r7, #100]	; 0x64
        customer_queue.time_for_new_customer = time_for_new_cust + master_timer;
 80011b2:	4b56      	ldr	r3, [pc, #344]	; (800130c <StartDefaultTask+0x288>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011b8:	4413      	add	r3, r2
 80011ba:	4a53      	ldr	r2, [pc, #332]	; (8001308 <StartDefaultTask+0x284>)
 80011bc:	61d3      	str	r3, [r2, #28]

        while(1)
        {
          if (rngBinarySemHandle != NULL && osSemaphoreAcquire(rngBinarySemHandle,0) == osOK)
 80011be:	4b4f      	ldr	r3, [pc, #316]	; (80012fc <StartDefaultTask+0x278>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0fb      	beq.n	80011be <StartDefaultTask+0x13a>
 80011c6:	4b4d      	ldr	r3, [pc, #308]	; (80012fc <StartDefaultTask+0x278>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2100      	movs	r1, #0
 80011cc:	4618      	mov	r0, r3
 80011ce:	f004 f92d 	bl	800542c <osSemaphoreAcquire>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f2      	bne.n	80011be <StartDefaultTask+0x13a>
          {
            HAL_RNG_GenerateRandomNumber(&hrng, &random_time);
 80011d8:	f107 0308 	add.w	r3, r7, #8
 80011dc:	4619      	mov	r1, r3
 80011de:	4848      	ldr	r0, [pc, #288]	; (8001300 <StartDefaultTask+0x27c>)
 80011e0:	f002 fd0c 	bl	8003bfc <HAL_RNG_GenerateRandomNumber>
            osSemaphoreRelease(rngBinarySemHandle);
 80011e4:	4b45      	ldr	r3, [pc, #276]	; (80012fc <StartDefaultTask+0x278>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f004 f985 	bl	80054f8 <osSemaphoreRelease>
            break;
 80011ee:	bf00      	nop
          }
        }
        add_customer(&customer_queue,random_time);
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	4619      	mov	r1, r3
 80011f4:	4844      	ldr	r0, [pc, #272]	; (8001308 <StartDefaultTask+0x284>)
 80011f6:	f000 fc1f 	bl	8001a38 <add_customer>
        customer_queue.back_node->customer->time_joined = master_timer;
 80011fa:	4b43      	ldr	r3, [pc, #268]	; (8001308 <StartDefaultTask+0x284>)
 80011fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a42      	ldr	r2, [pc, #264]	; (800130c <StartDefaultTask+0x288>)
 8001202:	6812      	ldr	r2, [r2, #0]
 8001204:	601a      	str	r2, [r3, #0]
        // Unlock queue
        osSemaphoreRelease (myBinarySem01Handle);
 8001206:	4b3f      	ldr	r3, [pc, #252]	; (8001304 <StartDefaultTask+0x280>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4618      	mov	r0, r3
 800120c:	f004 f974 	bl	80054f8 <osSemaphoreRelease>
      }

      while(1)
      {
        if (printBinarySemHandle != NULL && osSemaphoreAcquire(printBinarySemHandle,0) == osOK)
 8001210:	4b3f      	ldr	r3, [pc, #252]	; (8001310 <StartDefaultTask+0x28c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d0fb      	beq.n	8001210 <StartDefaultTask+0x18c>
 8001218:	4b3d      	ldr	r3, [pc, #244]	; (8001310 <StartDefaultTask+0x28c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f004 f904 	bl	800542c <osSemaphoreAcquire>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1f2      	bne.n	8001210 <StartDefaultTask+0x18c>
        {
          hour = master_timer / SECONDS_IN_HOUR;
 800122a:	4b38      	ldr	r3, [pc, #224]	; (800130c <StartDefaultTask+0x288>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a3b      	ldr	r2, [pc, #236]	; (800131c <StartDefaultTask+0x298>)
 8001230:	fba2 2303 	umull	r2, r3, r2, r3
 8001234:	0adb      	lsrs	r3, r3, #11
 8001236:	663b      	str	r3, [r7, #96]	; 0x60
          diff_seconds = master_timer - (hour  * SECONDS_IN_HOUR);
 8001238:	4b34      	ldr	r3, [pc, #208]	; (800130c <StartDefaultTask+0x288>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800123e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001242:	fb01 f202 	mul.w	r2, r1, r2
 8001246:	1a9b      	subs	r3, r3, r2
 8001248:	65fb      	str	r3, [r7, #92]	; 0x5c
          minute = diff_seconds / SECONDS_IN_MINUTE;
 800124a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800124c:	4a34      	ldr	r2, [pc, #208]	; (8001320 <StartDefaultTask+0x29c>)
 800124e:	fb82 1203 	smull	r1, r2, r2, r3
 8001252:	441a      	add	r2, r3
 8001254:	1152      	asrs	r2, r2, #5
 8001256:	17db      	asrs	r3, r3, #31
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	65bb      	str	r3, [r7, #88]	; 0x58
          if(3 < hour)
 800125c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800125e:	2b03      	cmp	r3, #3
 8001260:	dd16      	ble.n	8001290 <StartDefaultTask+0x20c>
          {
            sprintf(buffer,"Current time: %d:%2.d\r\n", hour - 3,minute);
 8001262:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001264:	1eda      	subs	r2, r3, #3
 8001266:	f107 0018 	add.w	r0, r7, #24
 800126a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800126c:	492d      	ldr	r1, [pc, #180]	; (8001324 <StartDefaultTask+0x2a0>)
 800126e:	f007 fa0b 	bl	8008688 <siprintf>
            HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8001272:	f107 0318 	add.w	r3, r7, #24
 8001276:	4618      	mov	r0, r3
 8001278:	f7fe ffaa 	bl	80001d0 <strlen>
 800127c:	4603      	mov	r3, r0
 800127e:	b29a      	uxth	r2, r3
 8001280:	f107 0118 	add.w	r1, r7, #24
 8001284:	f04f 33ff 	mov.w	r3, #4294967295
 8001288:	4823      	ldr	r0, [pc, #140]	; (8001318 <StartDefaultTask+0x294>)
 800128a:	f003 f983 	bl	8004594 <HAL_UART_Transmit>
 800128e:	e016      	b.n	80012be <StartDefaultTask+0x23a>
          }
          else
          {
          	sprintf(buffer,"Current time: %d:%2.d\r\n", 9+hour,minute);
 8001290:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001292:	f103 0209 	add.w	r2, r3, #9
 8001296:	f107 0018 	add.w	r0, r7, #24
 800129a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800129c:	4921      	ldr	r1, [pc, #132]	; (8001324 <StartDefaultTask+0x2a0>)
 800129e:	f007 f9f3 	bl	8008688 <siprintf>
          	HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 80012a2:	f107 0318 	add.w	r3, r7, #24
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7fe ff92 	bl	80001d0 <strlen>
 80012ac:	4603      	mov	r3, r0
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	f107 0118 	add.w	r1, r7, #24
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
 80012b8:	4817      	ldr	r0, [pc, #92]	; (8001318 <StartDefaultTask+0x294>)
 80012ba:	f003 f96b 	bl	8004594 <HAL_UART_Transmit>
          }


          sprintf(buffer,"Current size of queue: %u\r\n", customer_queue.size);
 80012be:	4b12      	ldr	r3, [pc, #72]	; (8001308 <StartDefaultTask+0x284>)
 80012c0:	699a      	ldr	r2, [r3, #24]
 80012c2:	f107 0318 	add.w	r3, r7, #24
 80012c6:	4918      	ldr	r1, [pc, #96]	; (8001328 <StartDefaultTask+0x2a4>)
 80012c8:	4618      	mov	r0, r3
 80012ca:	f007 f9dd 	bl	8008688 <siprintf>
          HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 80012ce:	f107 0318 	add.w	r3, r7, #24
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7fe ff7c 	bl	80001d0 <strlen>
 80012d8:	4603      	mov	r3, r0
 80012da:	b29a      	uxth	r2, r3
 80012dc:	f107 0118 	add.w	r1, r7, #24
 80012e0:	f04f 33ff 	mov.w	r3, #4294967295
 80012e4:	480c      	ldr	r0, [pc, #48]	; (8001318 <StartDefaultTask+0x294>)
 80012e6:	f003 f955 	bl	8004594 <HAL_UART_Transmit>


          for(int i = 0; i < NUM_TELLERS;i++)
 80012ea:	2300      	movs	r3, #0
 80012ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80012f0:	e05f      	b.n	80013b2 <StartDefaultTask+0x32e>
          {
          	for(int j=0; j < NUM_STATUSES;j++)
 80012f2:	2300      	movs	r3, #0
 80012f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80012f8:	e050      	b.n	800139c <StartDefaultTask+0x318>
 80012fa:	bf00      	nop
 80012fc:	200048f8 	.word	0x200048f8
 8001300:	200049a4 	.word	0x200049a4
 8001304:	200049b4 	.word	0x200049b4
 8001308:	20000094 	.word	0x20000094
 800130c:	200048f0 	.word	0x200048f0
 8001310:	20004950 	.word	0x20004950
 8001314:	08008f04 	.word	0x08008f04
 8001318:	20004a48 	.word	0x20004a48
 800131c:	91a2b3c5 	.word	0x91a2b3c5
 8001320:	88888889 	.word	0x88888889
 8001324:	08008f1c 	.word	0x08008f1c
 8001328:	08008f34 	.word	0x08008f34
          	{
          		if (tellers[i].status == Teller_Statuses[j].status)
 800132c:	4aa4      	ldr	r2, [pc, #656]	; (80015c0 <StartDefaultTask+0x53c>)
 800132e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001332:	212c      	movs	r1, #44	; 0x2c
 8001334:	fb01 f303 	mul.w	r3, r1, r3
 8001338:	4413      	add	r3, r2
 800133a:	3320      	adds	r3, #32
 800133c:	7819      	ldrb	r1, [r3, #0]
 800133e:	48a1      	ldr	r0, [pc, #644]	; (80015c4 <StartDefaultTask+0x540>)
 8001340:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001344:	4613      	mov	r3, r2
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	4413      	add	r3, r2
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	4413      	add	r3, r2
 800134e:	4403      	add	r3, r0
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	4299      	cmp	r1, r3
 8001354:	d11d      	bne.n	8001392 <StartDefaultTask+0x30e>
          		{
          			sprintf(buffer,"Teller Status: %s\r\n", Teller_Statuses[j].status_string);
 8001356:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800135a:	4613      	mov	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	4413      	add	r3, r2
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4413      	add	r3, r2
 8001364:	4a97      	ldr	r2, [pc, #604]	; (80015c4 <StartDefaultTask+0x540>)
 8001366:	4413      	add	r3, r2
 8001368:	1c5a      	adds	r2, r3, #1
 800136a:	f107 0318 	add.w	r3, r7, #24
 800136e:	4996      	ldr	r1, [pc, #600]	; (80015c8 <StartDefaultTask+0x544>)
 8001370:	4618      	mov	r0, r3
 8001372:	f007 f989 	bl	8008688 <siprintf>
  					HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8001376:	f107 0318 	add.w	r3, r7, #24
 800137a:	4618      	mov	r0, r3
 800137c:	f7fe ff28 	bl	80001d0 <strlen>
 8001380:	4603      	mov	r3, r0
 8001382:	b29a      	uxth	r2, r3
 8001384:	f107 0118 	add.w	r1, r7, #24
 8001388:	f04f 33ff 	mov.w	r3, #4294967295
 800138c:	488f      	ldr	r0, [pc, #572]	; (80015cc <StartDefaultTask+0x548>)
 800138e:	f003 f901 	bl	8004594 <HAL_UART_Transmit>
          	for(int j=0; j < NUM_STATUSES;j++)
 8001392:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001396:	3301      	adds	r3, #1
 8001398:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800139c:	4b8c      	ldr	r3, [pc, #560]	; (80015d0 <StartDefaultTask+0x54c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80013a4:	429a      	cmp	r2, r3
 80013a6:	dbc1      	blt.n	800132c <StartDefaultTask+0x2a8>
          for(int i = 0; i < NUM_TELLERS;i++)
 80013a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80013ac:	3301      	adds	r3, #1
 80013ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80013b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	dd9b      	ble.n	80012f2 <StartDefaultTask+0x26e>
          		}
          	}
          }
          osSemaphoreRelease(printBinarySemHandle);
 80013ba:	4b86      	ldr	r3, [pc, #536]	; (80015d4 <StartDefaultTask+0x550>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f004 f89a 	bl	80054f8 <osSemaphoreRelease>
          break;
 80013c4:	bf00      	nop
    if(master_timer > MAX_TIME)
 80013c6:	e690      	b.n	80010ea <StartDefaultTask+0x66>
    }
  }

while(1)
{
	if (customer_queue.size == 0 && printBinarySemHandle != NULL && osSemaphoreAcquire(printBinarySemHandle,0) == osOK)
 80013c8:	4b83      	ldr	r3, [pc, #524]	; (80015d8 <StartDefaultTask+0x554>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d1fb      	bne.n	80013c8 <StartDefaultTask+0x344>
 80013d0:	4b80      	ldr	r3, [pc, #512]	; (80015d4 <StartDefaultTask+0x550>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0f7      	beq.n	80013c8 <StartDefaultTask+0x344>
 80013d8:	4b7e      	ldr	r3, [pc, #504]	; (80015d4 <StartDefaultTask+0x550>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f004 f824 	bl	800542c <osSemaphoreAcquire>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1ee      	bne.n	80013c8 <StartDefaultTask+0x344>
	{
		sprintf(buffer,"Total number customers served: %u\r\n",customer_queue.total_serviced);
 80013ea:	4b7b      	ldr	r3, [pc, #492]	; (80015d8 <StartDefaultTask+0x554>)
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	f107 0318 	add.w	r3, r7, #24
 80013f2:	497a      	ldr	r1, [pc, #488]	; (80015dc <StartDefaultTask+0x558>)
 80013f4:	4618      	mov	r0, r3
 80013f6:	f007 f947 	bl	8008688 <siprintf>
		HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 80013fa:	f107 0318 	add.w	r3, r7, #24
 80013fe:	4618      	mov	r0, r3
 8001400:	f7fe fee6 	bl	80001d0 <strlen>
 8001404:	4603      	mov	r3, r0
 8001406:	b29a      	uxth	r2, r3
 8001408:	f107 0118 	add.w	r1, r7, #24
 800140c:	f04f 33ff 	mov.w	r3, #4294967295
 8001410:	486e      	ldr	r0, [pc, #440]	; (80015cc <StartDefaultTask+0x548>)
 8001412:	f003 f8bf 	bl	8004594 <HAL_UART_Transmit>

    
		sprintf(buffer,"Teller 1's number of served customers: %u\r\n",tellers[TELLER_1 - 1].total_served);
 8001416:	4b6a      	ldr	r3, [pc, #424]	; (80015c0 <StartDefaultTask+0x53c>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	f107 0318 	add.w	r3, r7, #24
 800141e:	4970      	ldr	r1, [pc, #448]	; (80015e0 <StartDefaultTask+0x55c>)
 8001420:	4618      	mov	r0, r3
 8001422:	f007 f931 	bl	8008688 <siprintf>
		HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8001426:	f107 0318 	add.w	r3, r7, #24
 800142a:	4618      	mov	r0, r3
 800142c:	f7fe fed0 	bl	80001d0 <strlen>
 8001430:	4603      	mov	r3, r0
 8001432:	b29a      	uxth	r2, r3
 8001434:	f107 0118 	add.w	r1, r7, #24
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	4863      	ldr	r0, [pc, #396]	; (80015cc <StartDefaultTask+0x548>)
 800143e:	f003 f8a9 	bl	8004594 <HAL_UART_Transmit>

		// Teller 2
		sprintf(buffer,"Teller 2's number of served customers: %u\r\n",tellers[TELLER_2 - 1].total_served);
 8001442:	4b5f      	ldr	r3, [pc, #380]	; (80015c0 <StartDefaultTask+0x53c>)
 8001444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001446:	f107 0318 	add.w	r3, r7, #24
 800144a:	4966      	ldr	r1, [pc, #408]	; (80015e4 <StartDefaultTask+0x560>)
 800144c:	4618      	mov	r0, r3
 800144e:	f007 f91b 	bl	8008688 <siprintf>
		HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8001452:	f107 0318 	add.w	r3, r7, #24
 8001456:	4618      	mov	r0, r3
 8001458:	f7fe feba 	bl	80001d0 <strlen>
 800145c:	4603      	mov	r3, r0
 800145e:	b29a      	uxth	r2, r3
 8001460:	f107 0118 	add.w	r1, r7, #24
 8001464:	f04f 33ff 	mov.w	r3, #4294967295
 8001468:	4858      	ldr	r0, [pc, #352]	; (80015cc <StartDefaultTask+0x548>)
 800146a:	f003 f893 	bl	8004594 <HAL_UART_Transmit>
		// Teller 3
		sprintf(buffer,"Teller 3's number of served customers: %u\r\n",tellers[TELLER_3 - 1].total_served);
 800146e:	4b54      	ldr	r3, [pc, #336]	; (80015c0 <StartDefaultTask+0x53c>)
 8001470:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001472:	f107 0318 	add.w	r3, r7, #24
 8001476:	495c      	ldr	r1, [pc, #368]	; (80015e8 <StartDefaultTask+0x564>)
 8001478:	4618      	mov	r0, r3
 800147a:	f007 f905 	bl	8008688 <siprintf>
		HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 800147e:	f107 0318 	add.w	r3, r7, #24
 8001482:	4618      	mov	r0, r3
 8001484:	f7fe fea4 	bl	80001d0 <strlen>
 8001488:	4603      	mov	r3, r0
 800148a:	b29a      	uxth	r2, r3
 800148c:	f107 0118 	add.w	r1, r7, #24
 8001490:	f04f 33ff 	mov.w	r3, #4294967295
 8001494:	484d      	ldr	r0, [pc, #308]	; (80015cc <StartDefaultTask+0x548>)
 8001496:	f003 f87d 	bl	8004594 <HAL_UART_Transmit>

		sprintf(buffer,"Average wait time in queue: %u minutes \r\n",(customer_queue.total_wait_time / 60) / (customer_queue.total_serviced));
 800149a:	4b4f      	ldr	r3, [pc, #316]	; (80015d8 <StartDefaultTask+0x554>)
 800149c:	691b      	ldr	r3, [r3, #16]
 800149e:	4a53      	ldr	r2, [pc, #332]	; (80015ec <StartDefaultTask+0x568>)
 80014a0:	fba2 2303 	umull	r2, r3, r2, r3
 80014a4:	095a      	lsrs	r2, r3, #5
 80014a6:	4b4c      	ldr	r3, [pc, #304]	; (80015d8 <StartDefaultTask+0x554>)
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80014ae:	f107 0318 	add.w	r3, r7, #24
 80014b2:	494f      	ldr	r1, [pc, #316]	; (80015f0 <StartDefaultTask+0x56c>)
 80014b4:	4618      	mov	r0, r3
 80014b6:	f007 f8e7 	bl	8008688 <siprintf>
		HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 80014ba:	f107 0318 	add.w	r3, r7, #24
 80014be:	4618      	mov	r0, r3
 80014c0:	f7fe fe86 	bl	80001d0 <strlen>
 80014c4:	4603      	mov	r3, r0
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	f107 0118 	add.w	r1, r7, #24
 80014cc:	f04f 33ff 	mov.w	r3, #4294967295
 80014d0:	483e      	ldr	r0, [pc, #248]	; (80015cc <StartDefaultTask+0x548>)
 80014d2:	f003 f85f 	bl	8004594 <HAL_UART_Transmit>

		sprintf(buffer,"Average time with teller: %u minutes \r\n",(customer_queue.total_interaction_time / 60) / (customer_queue.total_serviced));
 80014d6:	4b40      	ldr	r3, [pc, #256]	; (80015d8 <StartDefaultTask+0x554>)
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	4a44      	ldr	r2, [pc, #272]	; (80015ec <StartDefaultTask+0x568>)
 80014dc:	fba2 2303 	umull	r2, r3, r2, r3
 80014e0:	095a      	lsrs	r2, r3, #5
 80014e2:	4b3d      	ldr	r3, [pc, #244]	; (80015d8 <StartDefaultTask+0x554>)
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80014ea:	f107 0318 	add.w	r3, r7, #24
 80014ee:	4941      	ldr	r1, [pc, #260]	; (80015f4 <StartDefaultTask+0x570>)
 80014f0:	4618      	mov	r0, r3
 80014f2:	f007 f8c9 	bl	8008688 <siprintf>
		HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 80014f6:	f107 0318 	add.w	r3, r7, #24
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7fe fe68 	bl	80001d0 <strlen>
 8001500:	4603      	mov	r3, r0
 8001502:	b29a      	uxth	r2, r3
 8001504:	f107 0118 	add.w	r1, r7, #24
 8001508:	f04f 33ff 	mov.w	r3, #4294967295
 800150c:	482f      	ldr	r0, [pc, #188]	; (80015cc <StartDefaultTask+0x548>)
 800150e:	f003 f841 	bl	8004594 <HAL_UART_Transmit>

		sprintf(buffer,"Max time in queue: %u minutes \r\n", customer_queue.max_wait_time / 60);
 8001512:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <StartDefaultTask+0x554>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	4a35      	ldr	r2, [pc, #212]	; (80015ec <StartDefaultTask+0x568>)
 8001518:	fba2 2303 	umull	r2, r3, r2, r3
 800151c:	095a      	lsrs	r2, r3, #5
 800151e:	f107 0318 	add.w	r3, r7, #24
 8001522:	4935      	ldr	r1, [pc, #212]	; (80015f8 <StartDefaultTask+0x574>)
 8001524:	4618      	mov	r0, r3
 8001526:	f007 f8af 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 800152a:	f107 0318 	add.w	r3, r7, #24
 800152e:	4618      	mov	r0, r3
 8001530:	f7fe fe4e 	bl	80001d0 <strlen>
 8001534:	4603      	mov	r3, r0
 8001536:	b29a      	uxth	r2, r3
 8001538:	f107 0118 	add.w	r1, r7, #24
 800153c:	f04f 33ff 	mov.w	r3, #4294967295
 8001540:	4822      	ldr	r0, [pc, #136]	; (80015cc <StartDefaultTask+0x548>)
 8001542:	f003 f827 	bl	8004594 <HAL_UART_Transmit>

    // Compute max time teller spent waiting for customer
    unsigned int teller_wait_time = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i = 0; i < NUM_TELLERS;i++)
 800154a:	2300      	movs	r3, #0
 800154c:	67bb      	str	r3, [r7, #120]	; 0x78
 800154e:	e016      	b.n	800157e <StartDefaultTask+0x4fa>
    {
      if(tellers[i].max_wait_time > teller_wait_time)
 8001550:	4a1b      	ldr	r2, [pc, #108]	; (80015c0 <StartDefaultTask+0x53c>)
 8001552:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001554:	212c      	movs	r1, #44	; 0x2c
 8001556:	fb01 f303 	mul.w	r3, r1, r3
 800155a:	4413      	add	r3, r2
 800155c:	3310      	adds	r3, #16
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001562:	429a      	cmp	r2, r3
 8001564:	d208      	bcs.n	8001578 <StartDefaultTask+0x4f4>
      {
        teller_wait_time = tellers[i].max_wait_time;
 8001566:	4a16      	ldr	r2, [pc, #88]	; (80015c0 <StartDefaultTask+0x53c>)
 8001568:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800156a:	212c      	movs	r1, #44	; 0x2c
 800156c:	fb01 f303 	mul.w	r3, r1, r3
 8001570:	4413      	add	r3, r2
 8001572:	3310      	adds	r3, #16
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i = 0; i < NUM_TELLERS;i++)
 8001578:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800157a:	3301      	adds	r3, #1
 800157c:	67bb      	str	r3, [r7, #120]	; 0x78
 800157e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001580:	2b02      	cmp	r3, #2
 8001582:	dde5      	ble.n	8001550 <StartDefaultTask+0x4cc>
      }
    }
    sprintf(buffer,"Max teller wait time for customer: %u minutes \r\n", teller_wait_time / 60);
 8001584:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001586:	4a19      	ldr	r2, [pc, #100]	; (80015ec <StartDefaultTask+0x568>)
 8001588:	fba2 2303 	umull	r2, r3, r2, r3
 800158c:	095a      	lsrs	r2, r3, #5
 800158e:	f107 0318 	add.w	r3, r7, #24
 8001592:	491a      	ldr	r1, [pc, #104]	; (80015fc <StartDefaultTask+0x578>)
 8001594:	4618      	mov	r0, r3
 8001596:	f007 f877 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 800159a:	f107 0318 	add.w	r3, r7, #24
 800159e:	4618      	mov	r0, r3
 80015a0:	f7fe fe16 	bl	80001d0 <strlen>
 80015a4:	4603      	mov	r3, r0
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	f107 0118 	add.w	r1, r7, #24
 80015ac:	f04f 33ff 	mov.w	r3, #4294967295
 80015b0:	4806      	ldr	r0, [pc, #24]	; (80015cc <StartDefaultTask+0x548>)
 80015b2:	f002 ffef 	bl	8004594 <HAL_UART_Transmit>

    unsigned int max_transaction_time = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	677b      	str	r3, [r7, #116]	; 0x74
    for(int i = 0; i < NUM_TELLERS;i++)
 80015ba:	2300      	movs	r3, #0
 80015bc:	673b      	str	r3, [r7, #112]	; 0x70
 80015be:	e036      	b.n	800162e <StartDefaultTask+0x5aa>
 80015c0:	200000c0 	.word	0x200000c0
 80015c4:	08009274 	.word	0x08009274
 80015c8:	08008f50 	.word	0x08008f50
 80015cc:	20004a48 	.word	0x20004a48
 80015d0:	20000000 	.word	0x20000000
 80015d4:	20004950 	.word	0x20004950
 80015d8:	20000094 	.word	0x20000094
 80015dc:	08008f64 	.word	0x08008f64
 80015e0:	08008f88 	.word	0x08008f88
 80015e4:	08008fb4 	.word	0x08008fb4
 80015e8:	08008fe0 	.word	0x08008fe0
 80015ec:	88888889 	.word	0x88888889
 80015f0:	0800900c 	.word	0x0800900c
 80015f4:	08009038 	.word	0x08009038
 80015f8:	08009060 	.word	0x08009060
 80015fc:	08009084 	.word	0x08009084
    {
      if(tellers[i].max_transaction_time > max_transaction_time)
 8001600:	4a9b      	ldr	r2, [pc, #620]	; (8001870 <StartDefaultTask+0x7ec>)
 8001602:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001604:	212c      	movs	r1, #44	; 0x2c
 8001606:	fb01 f303 	mul.w	r3, r1, r3
 800160a:	4413      	add	r3, r2
 800160c:	330c      	adds	r3, #12
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001612:	429a      	cmp	r2, r3
 8001614:	d208      	bcs.n	8001628 <StartDefaultTask+0x5a4>
      {
        max_transaction_time = tellers[i].max_transaction_time;
 8001616:	4a96      	ldr	r2, [pc, #600]	; (8001870 <StartDefaultTask+0x7ec>)
 8001618:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800161a:	212c      	movs	r1, #44	; 0x2c
 800161c:	fb01 f303 	mul.w	r3, r1, r3
 8001620:	4413      	add	r3, r2
 8001622:	330c      	adds	r3, #12
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	677b      	str	r3, [r7, #116]	; 0x74
    for(int i = 0; i < NUM_TELLERS;i++)
 8001628:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800162a:	3301      	adds	r3, #1
 800162c:	673b      	str	r3, [r7, #112]	; 0x70
 800162e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001630:	2b02      	cmp	r3, #2
 8001632:	dde5      	ble.n	8001600 <StartDefaultTask+0x57c>
      }
    }

    sprintf(buffer,"Max transaction time: %u minutes \r\n", max_transaction_time / 60);
 8001634:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001636:	4a8f      	ldr	r2, [pc, #572]	; (8001874 <StartDefaultTask+0x7f0>)
 8001638:	fba2 2303 	umull	r2, r3, r2, r3
 800163c:	095a      	lsrs	r2, r3, #5
 800163e:	f107 0318 	add.w	r3, r7, #24
 8001642:	498d      	ldr	r1, [pc, #564]	; (8001878 <StartDefaultTask+0x7f4>)
 8001644:	4618      	mov	r0, r3
 8001646:	f007 f81f 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 800164a:	f107 0318 	add.w	r3, r7, #24
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe fdbe 	bl	80001d0 <strlen>
 8001654:	4603      	mov	r3, r0
 8001656:	b29a      	uxth	r2, r3
 8001658:	f107 0118 	add.w	r1, r7, #24
 800165c:	f04f 33ff 	mov.w	r3, #4294967295
 8001660:	4886      	ldr	r0, [pc, #536]	; (800187c <StartDefaultTask+0x7f8>)
 8001662:	f002 ff97 	bl	8004594 <HAL_UART_Transmit>

    sprintf(buffer,"Max depth: %u\r\n", customer_queue.max_depth);
 8001666:	4b86      	ldr	r3, [pc, #536]	; (8001880 <StartDefaultTask+0x7fc>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	f107 0318 	add.w	r3, r7, #24
 800166e:	4985      	ldr	r1, [pc, #532]	; (8001884 <StartDefaultTask+0x800>)
 8001670:	4618      	mov	r0, r3
 8001672:	f007 f809 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8001676:	f107 0318 	add.w	r3, r7, #24
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe fda8 	bl	80001d0 <strlen>
 8001680:	4603      	mov	r3, r0
 8001682:	b29a      	uxth	r2, r3
 8001684:	f107 0118 	add.w	r1, r7, #24
 8001688:	f04f 33ff 	mov.w	r3, #4294967295
 800168c:	487b      	ldr	r0, [pc, #492]	; (800187c <StartDefaultTask+0x7f8>)
 800168e:	f002 ff81 	bl	8004594 <HAL_UART_Transmit>

    sprintf(buffer,"Num breaks taken by teller 1: %u\r\n", tellers[0].break_info->num);
 8001692:	4b77      	ldr	r3, [pc, #476]	; (8001870 <StartDefaultTask+0x7ec>)
 8001694:	69db      	ldr	r3, [r3, #28]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	f107 0318 	add.w	r3, r7, #24
 800169c:	497a      	ldr	r1, [pc, #488]	; (8001888 <StartDefaultTask+0x804>)
 800169e:	4618      	mov	r0, r3
 80016a0:	f006 fff2 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 80016a4:	f107 0318 	add.w	r3, r7, #24
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7fe fd91 	bl	80001d0 <strlen>
 80016ae:	4603      	mov	r3, r0
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	f107 0118 	add.w	r1, r7, #24
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ba:	4870      	ldr	r0, [pc, #448]	; (800187c <StartDefaultTask+0x7f8>)
 80016bc:	f002 ff6a 	bl	8004594 <HAL_UART_Transmit>
    // Teller 2
    sprintf(buffer,"Num breaks taken by teller 2: %u\r\n", tellers[1].break_info->num);
 80016c0:	4b6b      	ldr	r3, [pc, #428]	; (8001870 <StartDefaultTask+0x7ec>)
 80016c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	f107 0318 	add.w	r3, r7, #24
 80016ca:	4970      	ldr	r1, [pc, #448]	; (800188c <StartDefaultTask+0x808>)
 80016cc:	4618      	mov	r0, r3
 80016ce:	f006 ffdb 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 80016d2:	f107 0318 	add.w	r3, r7, #24
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe fd7a 	bl	80001d0 <strlen>
 80016dc:	4603      	mov	r3, r0
 80016de:	b29a      	uxth	r2, r3
 80016e0:	f107 0118 	add.w	r1, r7, #24
 80016e4:	f04f 33ff 	mov.w	r3, #4294967295
 80016e8:	4864      	ldr	r0, [pc, #400]	; (800187c <StartDefaultTask+0x7f8>)
 80016ea:	f002 ff53 	bl	8004594 <HAL_UART_Transmit>
    //Teller 3
    sprintf(buffer,"Num breaks taken by teller 3: %u\r\n", tellers[2].break_info->num);
 80016ee:	4b60      	ldr	r3, [pc, #384]	; (8001870 <StartDefaultTask+0x7ec>)
 80016f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	f107 0318 	add.w	r3, r7, #24
 80016f8:	4965      	ldr	r1, [pc, #404]	; (8001890 <StartDefaultTask+0x80c>)
 80016fa:	4618      	mov	r0, r3
 80016fc:	f006 ffc4 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8001700:	f107 0318 	add.w	r3, r7, #24
 8001704:	4618      	mov	r0, r3
 8001706:	f7fe fd63 	bl	80001d0 <strlen>
 800170a:	4603      	mov	r3, r0
 800170c:	b29a      	uxth	r2, r3
 800170e:	f107 0118 	add.w	r1, r7, #24
 8001712:	f04f 33ff 	mov.w	r3, #4294967295
 8001716:	4859      	ldr	r0, [pc, #356]	; (800187c <StartDefaultTask+0x7f8>)
 8001718:	f002 ff3c 	bl	8004594 <HAL_UART_Transmit>
    

    
    //Teller 1
    sprintf(buffer,"Average length of breaks taken by teller 1: %u\r\n", tellers[TELLER_1 - 1].break_info->total / tellers[0].break_info->num);
 800171c:	4b54      	ldr	r3, [pc, #336]	; (8001870 <StartDefaultTask+0x7ec>)
 800171e:	69db      	ldr	r3, [r3, #28]
 8001720:	685a      	ldr	r2, [r3, #4]
 8001722:	4b53      	ldr	r3, [pc, #332]	; (8001870 <StartDefaultTask+0x7ec>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	fbb2 f2f3 	udiv	r2, r2, r3
 800172c:	f107 0318 	add.w	r3, r7, #24
 8001730:	4958      	ldr	r1, [pc, #352]	; (8001894 <StartDefaultTask+0x810>)
 8001732:	4618      	mov	r0, r3
 8001734:	f006 ffa8 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8001738:	f107 0318 	add.w	r3, r7, #24
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fd47 	bl	80001d0 <strlen>
 8001742:	4603      	mov	r3, r0
 8001744:	b29a      	uxth	r2, r3
 8001746:	f107 0118 	add.w	r1, r7, #24
 800174a:	f04f 33ff 	mov.w	r3, #4294967295
 800174e:	484b      	ldr	r0, [pc, #300]	; (800187c <StartDefaultTask+0x7f8>)
 8001750:	f002 ff20 	bl	8004594 <HAL_UART_Transmit>
    //Teller 2
    sprintf(buffer,"Average length of breaks taken by teller 2: %u\r\n", tellers[1].break_info->total / tellers[1].break_info->num);
 8001754:	4b46      	ldr	r3, [pc, #280]	; (8001870 <StartDefaultTask+0x7ec>)
 8001756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	4b45      	ldr	r3, [pc, #276]	; (8001870 <StartDefaultTask+0x7ec>)
 800175c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	fbb2 f2f3 	udiv	r2, r2, r3
 8001764:	f107 0318 	add.w	r3, r7, #24
 8001768:	494b      	ldr	r1, [pc, #300]	; (8001898 <StartDefaultTask+0x814>)
 800176a:	4618      	mov	r0, r3
 800176c:	f006 ff8c 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8001770:	f107 0318 	add.w	r3, r7, #24
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe fd2b 	bl	80001d0 <strlen>
 800177a:	4603      	mov	r3, r0
 800177c:	b29a      	uxth	r2, r3
 800177e:	f107 0118 	add.w	r1, r7, #24
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
 8001786:	483d      	ldr	r0, [pc, #244]	; (800187c <StartDefaultTask+0x7f8>)
 8001788:	f002 ff04 	bl	8004594 <HAL_UART_Transmit>
    //Teller 3
    sprintf(buffer,"Average length of breaks taken by teller 3: %u\r\n", tellers[2].break_info->total / tellers[2].break_info->num);
 800178c:	4b38      	ldr	r3, [pc, #224]	; (8001870 <StartDefaultTask+0x7ec>)
 800178e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	4b37      	ldr	r3, [pc, #220]	; (8001870 <StartDefaultTask+0x7ec>)
 8001794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	fbb2 f2f3 	udiv	r2, r2, r3
 800179c:	f107 0318 	add.w	r3, r7, #24
 80017a0:	493e      	ldr	r1, [pc, #248]	; (800189c <StartDefaultTask+0x818>)
 80017a2:	4618      	mov	r0, r3
 80017a4:	f006 ff70 	bl	8008688 <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 80017a8:	f107 0318 	add.w	r3, r7, #24
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe fd0f 	bl	80001d0 <strlen>
 80017b2:	4603      	mov	r3, r0
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	f107 0118 	add.w	r1, r7, #24
 80017ba:	f04f 33ff 	mov.w	r3, #4294967295
 80017be:	482f      	ldr	r0, [pc, #188]	; (800187c <StartDefaultTask+0x7f8>)
 80017c0:	f002 fee8 	bl	8004594 <HAL_UART_Transmit>

    // CHANGE 1 TO NUM_TELLERS
    for(int i = 0; i < NUM_TELLERS;i++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80017c8:	e021      	b.n	800180e <StartDefaultTask+0x78a>
    {
      sprintf(buffer,"Length of longest break taken by teller %u: %u\r\n",i+1, tellers[i].break_info->longest);
 80017ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017cc:	1c5c      	adds	r4, r3, #1
 80017ce:	4a28      	ldr	r2, [pc, #160]	; (8001870 <StartDefaultTask+0x7ec>)
 80017d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017d2:	212c      	movs	r1, #44	; 0x2c
 80017d4:	fb01 f303 	mul.w	r3, r1, r3
 80017d8:	4413      	add	r3, r2
 80017da:	331c      	adds	r3, #28
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	f107 0018 	add.w	r0, r7, #24
 80017e4:	4622      	mov	r2, r4
 80017e6:	492e      	ldr	r1, [pc, #184]	; (80018a0 <StartDefaultTask+0x81c>)
 80017e8:	f006 ff4e 	bl	8008688 <siprintf>
      HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);   
 80017ec:	f107 0318 	add.w	r3, r7, #24
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fced 	bl	80001d0 <strlen>
 80017f6:	4603      	mov	r3, r0
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	f107 0118 	add.w	r1, r7, #24
 80017fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001802:	481e      	ldr	r0, [pc, #120]	; (800187c <StartDefaultTask+0x7f8>)
 8001804:	f002 fec6 	bl	8004594 <HAL_UART_Transmit>
    for(int i = 0; i < NUM_TELLERS;i++)
 8001808:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800180a:	3301      	adds	r3, #1
 800180c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800180e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001810:	2b02      	cmp	r3, #2
 8001812:	ddda      	ble.n	80017ca <StartDefaultTask+0x746>
    }
    
    // CHANGE 1 TO NUM_TELLERS
    for(int i = 0; i < NUM_TELLERS;i++)
 8001814:	2300      	movs	r3, #0
 8001816:	66bb      	str	r3, [r7, #104]	; 0x68
 8001818:	e021      	b.n	800185e <StartDefaultTask+0x7da>
    {
      sprintf(buffer,"Length of shortest break taken by teller %u: %u\r\n",i+1, tellers[i].break_info->shortest);
 800181a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800181c:	1c5c      	adds	r4, r3, #1
 800181e:	4a14      	ldr	r2, [pc, #80]	; (8001870 <StartDefaultTask+0x7ec>)
 8001820:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001822:	212c      	movs	r1, #44	; 0x2c
 8001824:	fb01 f303 	mul.w	r3, r1, r3
 8001828:	4413      	add	r3, r2
 800182a:	331c      	adds	r3, #28
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	f107 0018 	add.w	r0, r7, #24
 8001834:	4622      	mov	r2, r4
 8001836:	491b      	ldr	r1, [pc, #108]	; (80018a4 <StartDefaultTask+0x820>)
 8001838:	f006 ff26 	bl	8008688 <siprintf>
      HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);   
 800183c:	f107 0318 	add.w	r3, r7, #24
 8001840:	4618      	mov	r0, r3
 8001842:	f7fe fcc5 	bl	80001d0 <strlen>
 8001846:	4603      	mov	r3, r0
 8001848:	b29a      	uxth	r2, r3
 800184a:	f107 0118 	add.w	r1, r7, #24
 800184e:	f04f 33ff 	mov.w	r3, #4294967295
 8001852:	480a      	ldr	r0, [pc, #40]	; (800187c <StartDefaultTask+0x7f8>)
 8001854:	f002 fe9e 	bl	8004594 <HAL_UART_Transmit>
    for(int i = 0; i < NUM_TELLERS;i++)
 8001858:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800185a:	3301      	adds	r3, #1
 800185c:	66bb      	str	r3, [r7, #104]	; 0x68
 800185e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001860:	2b02      	cmp	r3, #2
 8001862:	ddda      	ble.n	800181a <StartDefaultTask+0x796>
    }
	  osSemaphoreRelease (printBinarySemHandle);
 8001864:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <StartDefaultTask+0x824>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4618      	mov	r0, r3
 800186a:	f003 fe45 	bl	80054f8 <osSemaphoreRelease>
	  while(1);
 800186e:	e7fe      	b.n	800186e <StartDefaultTask+0x7ea>
 8001870:	200000c0 	.word	0x200000c0
 8001874:	88888889 	.word	0x88888889
 8001878:	080090b8 	.word	0x080090b8
 800187c:	20004a48 	.word	0x20004a48
 8001880:	20000094 	.word	0x20000094
 8001884:	080090dc 	.word	0x080090dc
 8001888:	080090ec 	.word	0x080090ec
 800188c:	08009110 	.word	0x08009110
 8001890:	08009134 	.word	0x08009134
 8001894:	08009158 	.word	0x08009158
 8001898:	0800918c 	.word	0x0800918c
 800189c:	080091c0 	.word	0x080091c0
 80018a0:	080091f4 	.word	0x080091f4
 80018a4:	08009228 	.word	0x08009228
 80018a8:	20004950 	.word	0x20004950

080018ac <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */

    teller_process(TELLER_1);
 80018b4:	2001      	movs	r0, #1
 80018b6:	f7ff faad 	bl	8000e14 <teller_process>
	  //   //sprintf(buffer,"Number of people served by teller 1: %u\r\n", teller.total_served);
	  //   //HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
	  // }

  /* USER CODE END StartTask02 */
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  teller_process(TELLER_2);
 80018ca:	2002      	movs	r0, #2
 80018cc:	f7ff faa2 	bl	8000e14 <teller_process>
	for(;;)
	  {
	    osDelay(1);
 80018d0:	2001      	movs	r0, #1
 80018d2:	f003 fcdf 	bl	8005294 <osDelay>
 80018d6:	e7fb      	b.n	80018d0 <StartTask03+0xe>

080018d8 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  teller_process(TELLER_3);
 80018e0:	2003      	movs	r0, #3
 80018e2:	f7ff fa97 	bl	8000e14 <teller_process>
  for(;;)
  {
    osDelay(1);
 80018e6:	2001      	movs	r0, #1
 80018e8:	f003 fcd4 	bl	8005294 <osDelay>
 80018ec:	e7fb      	b.n	80018e6 <StartTask04+0xe>
	...

080018f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a04      	ldr	r2, [pc, #16]	; (8001910 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d101      	bne.n	8001906 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001902:	f000 fb1b 	bl	8001f3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40012c00 	.word	0x40012c00

08001914 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <init_queue>:
 * Sets values to 0 or NULL
 * [QueueS*] queue_ptr - Pointer to a queue to initialize
 * Returns: NULL
 * */
void init_queue(QueueS* queue_ptr,unsigned int random_time)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
 800192a:	6039      	str	r1, [r7, #0]
    //Metric information init
    queue_ptr->max_depth = 0;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
    queue_ptr->max_wait_time = 0;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2200      	movs	r2, #0
 8001936:	605a      	str	r2, [r3, #4]
    queue_ptr->max_size = 0;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	609a      	str	r2, [r3, #8]
    queue_ptr->total_serviced = 0;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	60da      	str	r2, [r3, #12]
    queue_ptr->total_wait_time = 0;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	611a      	str	r2, [r3, #16]
    queue_ptr->total_interaction_time = 0;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2200      	movs	r2, #0
 800194e:	615a      	str	r2, [r3, #20]

    //Active information init
    queue_ptr->size = 0;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	619a      	str	r2, [r3, #24]
    queue_ptr->time_for_new_customer = generate_time_for_new_cust(random_time);
 8001956:	6838      	ldr	r0, [r7, #0]
 8001958:	f000 f8a6 	bl	8001aa8 <generate_time_for_new_cust>
 800195c:	4602      	mov	r2, r0
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	61da      	str	r2, [r3, #28]
    queue_ptr->current_wait_time = 0;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	621a      	str	r2, [r3, #32]
    queue_ptr->front_node = NULL;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	625a      	str	r2, [r3, #36]	; 0x24
    queue_ptr->back_node = NULL;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001974:	bf00      	nop
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <enqueue>:
 * [QueueS*] queue_ptr - Pointer to a queue to add item to
 * [QueueS*] node_ptr  - Pointer to a node to add the back of the queue (back of the line)
 *  Returns: NULL
 * */
void enqueue(QueueS* queue_ptr, Queue_NodeS* node_ptr)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
    if (queue_ptr->size == 0)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d109      	bne.n	80019a2 <enqueue+0x26>
    {
        node_ptr->next_node = NULL;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	2200      	movs	r2, #0
 8001992:	605a      	str	r2, [r3, #4]
        queue_ptr->back_node = node_ptr;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	629a      	str	r2, [r3, #40]	; 0x28
        queue_ptr->front_node = node_ptr;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	625a      	str	r2, [r3, #36]	; 0x24
 80019a0:	e009      	b.n	80019b6 <enqueue+0x3a>
    }
    else
    {
        node_ptr->next_node = NULL;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	2200      	movs	r2, #0
 80019a6:	605a      	str	r2, [r3, #4]
        queue_ptr->back_node->next_node = node_ptr;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ac:	683a      	ldr	r2, [r7, #0]
 80019ae:	605a      	str	r2, [r3, #4]
        queue_ptr->back_node = node_ptr;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	629a      	str	r2, [r3, #40]	; 0x28
    }
    queue_ptr->size++;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	699b      	ldr	r3, [r3, #24]
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	619a      	str	r2, [r3, #24]
    queue_ptr->total_serviced++;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	60da      	str	r2, [r3, #12]
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <dequeue>:
 * [QueueS* queue_ptr] - Pointer to a queue
 * Returns:
 *          Pointer to the removed data from node OR NULL if empty queue
 * */
CustomerS* dequeue(QueueS* queue_ptr)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b084      	sub	sp, #16
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
    // If the queue is a single item
    if (queue_ptr->size > 0)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d023      	beq.n	8001a2e <dequeue+0x58>
    {
        Queue_NodeS* old_head = queue_ptr->front_node;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ea:	60fb      	str	r3, [r7, #12]
        CustomerS* customer = old_head->customer;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	60bb      	str	r3, [r7, #8]
        if(queue_ptr->size == 1)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	699b      	ldr	r3, [r3, #24]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d106      	bne.n	8001a08 <dequeue+0x32>
        {
            queue_ptr->front_node = NULL;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	625a      	str	r2, [r3, #36]	; 0x24
            queue_ptr->back_node = NULL;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	629a      	str	r2, [r3, #40]	; 0x28
 8001a06:	e008      	b.n	8001a1a <dequeue+0x44>
        }
        else if (queue_ptr->size > 1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d904      	bls.n	8001a1a <dequeue+0x44>
        {
            queue_ptr->front_node = queue_ptr->front_node->next_node;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	625a      	str	r2, [r3, #36]	; 0x24
        }
        queue_ptr->size--;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	699b      	ldr	r3, [r3, #24]
 8001a1e:	1e5a      	subs	r2, r3, #1
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	619a      	str	r2, [r3, #24]
        vPortFree(old_head);
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f006 fcdd 	bl	80083e4 <vPortFree>
        return customer;
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	e000      	b.n	8001a30 <dequeue+0x5a>
    }
    return NULL;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <add_customer>:
 * Adds a customer to the static Queue object
 * Inputs: None
 * Returns: None
 * */
void add_customer(QueueS* queue_ptr,unsigned int random_time)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
    // Allocate Node
    Queue_NodeS* new_node = (Queue_NodeS*) pvPortMalloc(sizeof(Queue_NodeS));
 8001a42:	2008      	movs	r0, #8
 8001a44:	f006 fc0c 	bl	8008260 <pvPortMalloc>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	60fb      	str	r3, [r7, #12]

    // Create new customer to be added
    CustomerS* new_customer = Generate_Customer(random_time);
 8001a4c:	6838      	ldr	r0, [r7, #0]
 8001a4e:	f7fe fe07 	bl	8000660 <Generate_Customer>
 8001a52:	60b8      	str	r0, [r7, #8]
    
    new_node->customer = new_customer;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	68ba      	ldr	r2, [r7, #8]
 8001a58:	601a      	str	r2, [r3, #0]

    enqueue(queue_ptr, new_node);
 8001a5a:	68f9      	ldr	r1, [r7, #12]
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ff8d 	bl	800197c <enqueue>

   queue_ptr->current_wait_time += new_customer->interaction_time;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a1a      	ldr	r2, [r3, #32]
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	441a      	add	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	621a      	str	r2, [r3, #32]
   queue_ptr->total_wait_time += queue_ptr->current_wait_time;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	691a      	ldr	r2, [r3, #16]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a1b      	ldr	r3, [r3, #32]
 8001a78:	441a      	add	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	611a      	str	r2, [r3, #16]
   queue_ptr->total_interaction_time += new_customer->interaction_time;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	695a      	ldr	r2, [r3, #20]
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	441a      	add	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	615a      	str	r2, [r3, #20]

    if (queue_ptr->size > queue_ptr->max_depth)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	699a      	ldr	r2, [r3, #24]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d903      	bls.n	8001aa0 <add_customer+0x68>
    {
        queue_ptr->max_depth = queue_ptr->size;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	699a      	ldr	r2, [r3, #24]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	601a      	str	r2, [r3, #0]
//    if (queue_ptr->current_wait_time > queue_ptr->max_wait_time)
//    {
//        queue_ptr->max_wait_time = queue_ptr->current_wait_time;
//    }

}
 8001aa0:	bf00      	nop
 8001aa2:	3710      	adds	r7, #16
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <generate_time_for_new_cust>:
 * Generates a time between 1 minute and 4 minutes
 * Inputs: None
 * Outputs: The time generated
 * */
unsigned int generate_time_for_new_cust(unsigned int random_time)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
    return (random_time % DIFF_INTERACTION_TIME) + MIN_ENTER_QUEUE_TIME;
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <generate_time_for_new_cust+0x2c>)
 8001ab4:	fba3 1302 	umull	r1, r3, r3, r2
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8001abe:	fb01 f303 	mul.w	r3, r1, r3
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	333c      	adds	r3, #60	; 0x3c
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	91a2b3c5 	.word	0x91a2b3c5

08001ad8 <is_empty>:
 * Determines if the given queue is empty
 * Inputs: None
 * Returns: 1 if queue is empty 0 if not
 * */
int is_empty(QueueS* queue_ptr)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
    if(queue_ptr->size == 0)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <is_empty+0x14>
    {
        return 1;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <is_empty+0x16>
    }
    return 0;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
	...

08001afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b06:	4a10      	ldr	r2, [pc, #64]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	6613      	str	r3, [r2, #96]	; 0x60
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	607b      	str	r3, [r7, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b24:	6593      	str	r3, [r2, #88]	; 0x58
 8001b26:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b32:	2200      	movs	r2, #0
 8001b34:	210f      	movs	r1, #15
 8001b36:	f06f 0001 	mvn.w	r0, #1
 8001b3a:	f000 fad5 	bl	80020e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40021000 	.word	0x40021000

08001b4c <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a0a      	ldr	r2, [pc, #40]	; (8001b84 <HAL_RNG_MspInit+0x38>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d10b      	bne.n	8001b76 <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001b5e:	4b0a      	ldr	r3, [pc, #40]	; (8001b88 <HAL_RNG_MspInit+0x3c>)
 8001b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b62:	4a09      	ldr	r2, [pc, #36]	; (8001b88 <HAL_RNG_MspInit+0x3c>)
 8001b64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b6a:	4b07      	ldr	r3, [pc, #28]	; (8001b88 <HAL_RNG_MspInit+0x3c>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8001b76:	bf00      	nop
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	50060800 	.word	0x50060800
 8001b88:	40021000 	.word	0x40021000

08001b8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b9c:	d113      	bne.n	8001bc6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <HAL_TIM_Base_MspInit+0x44>)
 8001ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba2:	4a0b      	ldr	r2, [pc, #44]	; (8001bd0 <HAL_TIM_Base_MspInit+0x44>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6593      	str	r3, [r2, #88]	; 0x58
 8001baa:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <HAL_TIM_Base_MspInit+0x44>)
 8001bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2105      	movs	r1, #5
 8001bba:	201c      	movs	r0, #28
 8001bbc:	f000 fa94 	bl	80020e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bc0:	201c      	movs	r0, #28
 8001bc2:	f000 faad 	bl	8002120 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001bc6:	bf00      	nop
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000

08001bd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	; 0x28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	f107 0314 	add.w	r3, r7, #20
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
 8001bea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a17      	ldr	r2, [pc, #92]	; (8001c50 <HAL_UART_MspInit+0x7c>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d127      	bne.n	8001c46 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bf6:	4b17      	ldr	r3, [pc, #92]	; (8001c54 <HAL_UART_MspInit+0x80>)
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bfa:	4a16      	ldr	r2, [pc, #88]	; (8001c54 <HAL_UART_MspInit+0x80>)
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c00:	6593      	str	r3, [r2, #88]	; 0x58
 8001c02:	4b14      	ldr	r3, [pc, #80]	; (8001c54 <HAL_UART_MspInit+0x80>)
 8001c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c0e:	4b11      	ldr	r3, [pc, #68]	; (8001c54 <HAL_UART_MspInit+0x80>)
 8001c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c12:	4a10      	ldr	r2, [pc, #64]	; (8001c54 <HAL_UART_MspInit+0x80>)
 8001c14:	f043 0308 	orr.w	r3, r3, #8
 8001c18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <HAL_UART_MspInit+0x80>)
 8001c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c1e:	f003 0308 	and.w	r3, r3, #8
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c26:	2360      	movs	r3, #96	; 0x60
 8001c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c32:	2303      	movs	r3, #3
 8001c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c36:	2307      	movs	r3, #7
 8001c38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c3a:	f107 0314 	add.w	r3, r7, #20
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4805      	ldr	r0, [pc, #20]	; (8001c58 <HAL_UART_MspInit+0x84>)
 8001c42:	f000 fa7b 	bl	800213c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c46:	bf00      	nop
 8001c48:	3728      	adds	r7, #40	; 0x28
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40004400 	.word	0x40004400
 8001c54:	40021000 	.word	0x40021000
 8001c58:	48000c00 	.word	0x48000c00

08001c5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08c      	sub	sp, #48	; 0x30
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	2019      	movs	r0, #25
 8001c72:	f000 fa39 	bl	80020e8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8001c76:	2019      	movs	r0, #25
 8001c78:	f000 fa52 	bl	8002120 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001c7c:	4b1e      	ldr	r3, [pc, #120]	; (8001cf8 <HAL_InitTick+0x9c>)
 8001c7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c80:	4a1d      	ldr	r2, [pc, #116]	; (8001cf8 <HAL_InitTick+0x9c>)
 8001c82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c86:	6613      	str	r3, [r2, #96]	; 0x60
 8001c88:	4b1b      	ldr	r3, [pc, #108]	; (8001cf8 <HAL_InitTick+0x9c>)
 8001c8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c94:	f107 0210 	add.w	r2, r7, #16
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	4611      	mov	r1, r2
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f001 fa0a 	bl	80030b8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001ca4:	f001 f9f2 	bl	800308c <HAL_RCC_GetPCLK2Freq>
 8001ca8:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cac:	4a13      	ldr	r2, [pc, #76]	; (8001cfc <HAL_InitTick+0xa0>)
 8001cae:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb2:	0c9b      	lsrs	r3, r3, #18
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001cb8:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <HAL_InitTick+0xa4>)
 8001cba:	4a12      	ldr	r2, [pc, #72]	; (8001d04 <HAL_InitTick+0xa8>)
 8001cbc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001cbe:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <HAL_InitTick+0xa4>)
 8001cc0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cc4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001cc6:	4a0e      	ldr	r2, [pc, #56]	; (8001d00 <HAL_InitTick+0xa4>)
 8001cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cca:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <HAL_InitTick+0xa4>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <HAL_InitTick+0xa4>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001cd8:	4809      	ldr	r0, [pc, #36]	; (8001d00 <HAL_InitTick+0xa4>)
 8001cda:	f001 ffde 	bl	8003c9a <HAL_TIM_Base_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d104      	bne.n	8001cee <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001ce4:	4806      	ldr	r0, [pc, #24]	; (8001d00 <HAL_InitTick+0xa4>)
 8001ce6:	f002 f803 	bl	8003cf0 <HAL_TIM_Base_Start_IT>
 8001cea:	4603      	mov	r3, r0
 8001cec:	e000      	b.n	8001cf0 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3730      	adds	r7, #48	; 0x30
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	431bde83 	.word	0x431bde83
 8001d00:	20004ad0 	.word	0x20004ad0
 8001d04:	40012c00 	.word	0x40012c00

08001d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d16:	b480      	push	{r7}
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d1a:	e7fe      	b.n	8001d1a <HardFault_Handler+0x4>

08001d1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d20:	e7fe      	b.n	8001d20 <MemManage_Handler+0x4>

08001d22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d26:	e7fe      	b.n	8001d26 <BusFault_Handler+0x4>

08001d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d2c:	e7fe      	b.n	8001d2c <UsageFault_Handler+0x4>

08001d2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d40:	4802      	ldr	r0, [pc, #8]	; (8001d4c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001d42:	f001 ffff 	bl	8003d44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20004ad0 	.word	0x20004ad0

08001d50 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	master_timer++;
 8001d54:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <TIM2_IRQHandler+0x18>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	4a03      	ldr	r2, [pc, #12]	; (8001d68 <TIM2_IRQHandler+0x18>)
 8001d5c:	6013      	str	r3, [r2, #0]
	//uint8_t buffer[16];
	//sprintf(buffer, "Count: %u\r\n", master_timer);
	//HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d5e:	4803      	ldr	r0, [pc, #12]	; (8001d6c <TIM2_IRQHandler+0x1c>)
 8001d60:	f001 fff0 	bl	8003d44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d64:	bf00      	nop
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	200048f0 	.word	0x200048f0
 8001d6c:	20004a08 	.word	0x20004a08

08001d70 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d78:	4b11      	ldr	r3, [pc, #68]	; (8001dc0 <_sbrk+0x50>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <_sbrk+0x16>
		heap_end = &end;
 8001d80:	4b0f      	ldr	r3, [pc, #60]	; (8001dc0 <_sbrk+0x50>)
 8001d82:	4a10      	ldr	r2, [pc, #64]	; (8001dc4 <_sbrk+0x54>)
 8001d84:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d86:	4b0e      	ldr	r3, [pc, #56]	; (8001dc0 <_sbrk+0x50>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	; (8001dc0 <_sbrk+0x50>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4413      	add	r3, r2
 8001d94:	466a      	mov	r2, sp
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d907      	bls.n	8001daa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d9a:	f006 fc37 	bl	800860c <__errno>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	230c      	movs	r3, #12
 8001da2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295
 8001da8:	e006      	b.n	8001db8 <_sbrk+0x48>
	}

	heap_end += incr;
 8001daa:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <_sbrk+0x50>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	4a03      	ldr	r2, [pc, #12]	; (8001dc0 <_sbrk+0x50>)
 8001db4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001db6:	68fb      	ldr	r3, [r7, #12]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20000144 	.word	0x20000144
 8001dc4:	20004b58 	.word	0x20004b58

08001dc8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dcc:	4b17      	ldr	r3, [pc, #92]	; (8001e2c <SystemInit+0x64>)
 8001dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dd2:	4a16      	ldr	r2, [pc, #88]	; (8001e2c <SystemInit+0x64>)
 8001dd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001ddc:	4b14      	ldr	r3, [pc, #80]	; (8001e30 <SystemInit+0x68>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a13      	ldr	r2, [pc, #76]	; (8001e30 <SystemInit+0x68>)
 8001de2:	f043 0301 	orr.w	r3, r3, #1
 8001de6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001de8:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <SystemInit+0x68>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001dee:	4b10      	ldr	r3, [pc, #64]	; (8001e30 <SystemInit+0x68>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a0f      	ldr	r2, [pc, #60]	; (8001e30 <SystemInit+0x68>)
 8001df4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001df8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001dfc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001dfe:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <SystemInit+0x68>)
 8001e00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e04:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e06:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <SystemInit+0x68>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a09      	ldr	r2, [pc, #36]	; (8001e30 <SystemInit+0x68>)
 8001e0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e10:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001e12:	4b07      	ldr	r3, [pc, #28]	; (8001e30 <SystemInit+0x68>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e18:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <SystemInit+0x64>)
 8001e1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e1e:	609a      	str	r2, [r3, #8]
#endif
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	e000ed00 	.word	0xe000ed00
 8001e30:	40021000 	.word	0x40021000

08001e34 <init_teller>:
 * Initialization of a teller struct
 * [TellerS*] teller - pointer to a teller
 * [uint16_t] id     - Id number to initialize the teller with
 * */
void init_teller(TellerS* teller, uint16_t id, unsigned int random_time)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	607a      	str	r2, [r7, #4]
 8001e40:	817b      	strh	r3, [r7, #10]
    teller->total_served = 0;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
    teller->total_time_served = 0;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	605a      	str	r2, [r3, #4]
    teller->total_time_waiting = 0;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2200      	movs	r2, #0
 8001e52:	609a      	str	r2, [r3, #8]
    teller->teller_id = id;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	897a      	ldrh	r2, [r7, #10]
 8001e58:	829a      	strh	r2, [r3, #20]
    teller->busy_time = 0;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	619a      	str	r2, [r3, #24]
    teller->break_info = (BreakS*) pvPortMalloc(sizeof(BreakS));
 8001e60:	2010      	movs	r0, #16
 8001e62:	f006 f9fd 	bl	8008260 <pvPortMalloc>
 8001e66:	4603      	mov	r3, r0
 8001e68:	461a      	mov	r2, r3
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	61da      	str	r2, [r3, #28]
    teller->status = idle;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2201      	movs	r2, #1
 8001e72:	f883 2020 	strb.w	r2, [r3, #32]
    teller->time_until_break = generate_time_until_break(random_time);
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f7fe fbda 	bl	8000630 <generate_time_until_break>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	629a      	str	r2, [r3, #40]	; 0x28
    teller->max_transaction_time = 0;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2200      	movs	r2, #0
 8001e86:	60da      	str	r2, [r3, #12]
    teller->max_wait_time = 0;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	611a      	str	r2, [r3, #16]
    teller->time_finished_task = 0;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2200      	movs	r2, #0
 8001e92:	625a      	str	r2, [r3, #36]	; 0x24
    init_breaks(teller->break_info);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	69db      	ldr	r3, [r3, #28]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7fe fb71 	bl	8000580 <init_breaks>
}
 8001e9e:	bf00      	nop
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ea8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ee0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001eac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001eae:	e003      	b.n	8001eb8 <LoopCopyDataInit>

08001eb0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001eb2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001eb4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001eb6:	3104      	adds	r1, #4

08001eb8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001eb8:	480b      	ldr	r0, [pc, #44]	; (8001ee8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001eba:	4b0c      	ldr	r3, [pc, #48]	; (8001eec <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ebc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ebe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001ec0:	d3f6      	bcc.n	8001eb0 <CopyDataInit>
	ldr	r2, =_sbss
 8001ec2:	4a0b      	ldr	r2, [pc, #44]	; (8001ef0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ec4:	e002      	b.n	8001ecc <LoopFillZerobss>

08001ec6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001ec6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001ec8:	f842 3b04 	str.w	r3, [r2], #4

08001ecc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001ecc:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <LoopForever+0x16>)
	cmp	r2, r3
 8001ece:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001ed0:	d3f9      	bcc.n	8001ec6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ed2:	f7ff ff79 	bl	8001dc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ed6:	f006 fb9f 	bl	8008618 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eda:	f7fe fbf1 	bl	80006c0 <main>

08001ede <LoopForever>:

LoopForever:
    b LoopForever
 8001ede:	e7fe      	b.n	8001ede <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ee0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001ee4:	080093e4 	.word	0x080093e4
	ldr	r0, =_sdata
 8001ee8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001eec:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 8001ef0:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8001ef4:	20004b58 	.word	0x20004b58

08001ef8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ef8:	e7fe      	b.n	8001ef8 <ADC1_2_IRQHandler>
	...

08001efc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f02:	2300      	movs	r3, #0
 8001f04:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f06:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <HAL_Init+0x3c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a0b      	ldr	r2, [pc, #44]	; (8001f38 <HAL_Init+0x3c>)
 8001f0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f10:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f12:	2003      	movs	r0, #3
 8001f14:	f000 f8dd 	bl	80020d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f18:	2000      	movs	r0, #0
 8001f1a:	f7ff fe9f 	bl	8001c5c <HAL_InitTick>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	71fb      	strb	r3, [r7, #7]
 8001f28:	e001      	b.n	8001f2e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f2a:	f7ff fde7 	bl	8001afc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40022000 	.word	0x40022000

08001f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f40:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <HAL_IncTick+0x1c>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4b05      	ldr	r3, [pc, #20]	; (8001f5c <HAL_IncTick+0x20>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4413      	add	r3, r2
 8001f4a:	4a03      	ldr	r2, [pc, #12]	; (8001f58 <HAL_IncTick+0x1c>)
 8001f4c:	6013      	str	r3, [r2, #0]
}
 8001f4e:	bf00      	nop
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	20004b10 	.word	0x20004b10
 8001f5c:	2000000c 	.word	0x2000000c

08001f60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return uwTick;
 8001f64:	4b03      	ldr	r3, [pc, #12]	; (8001f74 <HAL_GetTick+0x14>)
 8001f66:	681b      	ldr	r3, [r3, #0]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	20004b10 	.word	0x20004b10

08001f78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f88:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <__NVIC_SetPriorityGrouping+0x44>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f8e:	68ba      	ldr	r2, [r7, #8]
 8001f90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f94:	4013      	ands	r3, r2
 8001f96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fa0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001faa:	4a04      	ldr	r2, [pc, #16]	; (8001fbc <__NVIC_SetPriorityGrouping+0x44>)
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	60d3      	str	r3, [r2, #12]
}
 8001fb0:	bf00      	nop
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	e000ed00 	.word	0xe000ed00

08001fc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc4:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	0a1b      	lsrs	r3, r3, #8
 8001fca:	f003 0307 	and.w	r3, r3, #7
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	db0b      	blt.n	8002006 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	f003 021f 	and.w	r2, r3, #31
 8001ff4:	4907      	ldr	r1, [pc, #28]	; (8002014 <__NVIC_EnableIRQ+0x38>)
 8001ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffa:	095b      	lsrs	r3, r3, #5
 8001ffc:	2001      	movs	r0, #1
 8001ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8002002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002006:	bf00      	nop
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	e000e100 	.word	0xe000e100

08002018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	6039      	str	r1, [r7, #0]
 8002022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002028:	2b00      	cmp	r3, #0
 800202a:	db0a      	blt.n	8002042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	b2da      	uxtb	r2, r3
 8002030:	490c      	ldr	r1, [pc, #48]	; (8002064 <__NVIC_SetPriority+0x4c>)
 8002032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002036:	0112      	lsls	r2, r2, #4
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	440b      	add	r3, r1
 800203c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002040:	e00a      	b.n	8002058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	b2da      	uxtb	r2, r3
 8002046:	4908      	ldr	r1, [pc, #32]	; (8002068 <__NVIC_SetPriority+0x50>)
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	3b04      	subs	r3, #4
 8002050:	0112      	lsls	r2, r2, #4
 8002052:	b2d2      	uxtb	r2, r2
 8002054:	440b      	add	r3, r1
 8002056:	761a      	strb	r2, [r3, #24]
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	e000e100 	.word	0xe000e100
 8002068:	e000ed00 	.word	0xe000ed00

0800206c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800206c:	b480      	push	{r7}
 800206e:	b089      	sub	sp, #36	; 0x24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f003 0307 	and.w	r3, r3, #7
 800207e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	f1c3 0307 	rsb	r3, r3, #7
 8002086:	2b04      	cmp	r3, #4
 8002088:	bf28      	it	cs
 800208a:	2304      	movcs	r3, #4
 800208c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	3304      	adds	r3, #4
 8002092:	2b06      	cmp	r3, #6
 8002094:	d902      	bls.n	800209c <NVIC_EncodePriority+0x30>
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	3b03      	subs	r3, #3
 800209a:	e000      	b.n	800209e <NVIC_EncodePriority+0x32>
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a0:	f04f 32ff 	mov.w	r2, #4294967295
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43da      	mvns	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	401a      	ands	r2, r3
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020b4:	f04f 31ff 	mov.w	r1, #4294967295
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	fa01 f303 	lsl.w	r3, r1, r3
 80020be:	43d9      	mvns	r1, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c4:	4313      	orrs	r3, r2
         );
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3724      	adds	r7, #36	; 0x24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff ff4c 	bl	8001f78 <__NVIC_SetPriorityGrouping>
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
 80020f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020fa:	f7ff ff61 	bl	8001fc0 <__NVIC_GetPriorityGrouping>
 80020fe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	68b9      	ldr	r1, [r7, #8]
 8002104:	6978      	ldr	r0, [r7, #20]
 8002106:	f7ff ffb1 	bl	800206c <NVIC_EncodePriority>
 800210a:	4602      	mov	r2, r0
 800210c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002110:	4611      	mov	r1, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff ff80 	bl	8002018 <__NVIC_SetPriority>
}
 8002118:	bf00      	nop
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800212a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff ff54 	bl	8001fdc <__NVIC_EnableIRQ>
}
 8002134:	bf00      	nop
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800213c:	b480      	push	{r7}
 800213e:	b087      	sub	sp, #28
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800214a:	e17f      	b.n	800244c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2101      	movs	r1, #1
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	fa01 f303 	lsl.w	r3, r1, r3
 8002158:	4013      	ands	r3, r2
 800215a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	f000 8171 	beq.w	8002446 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d00b      	beq.n	8002184 <HAL_GPIO_Init+0x48>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b02      	cmp	r3, #2
 8002172:	d007      	beq.n	8002184 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002178:	2b11      	cmp	r3, #17
 800217a:	d003      	beq.n	8002184 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b12      	cmp	r3, #18
 8002182:	d130      	bne.n	80021e6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	2203      	movs	r2, #3
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	4013      	ands	r3, r2
 800219a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021ba:	2201      	movs	r2, #1
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43db      	mvns	r3, r3
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	4013      	ands	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	f003 0201 	and.w	r2, r3, #1
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	4313      	orrs	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	d118      	bne.n	8002224 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80021f8:	2201      	movs	r2, #1
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	4013      	ands	r3, r2
 8002206:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	08db      	lsrs	r3, r3, #3
 800220e:	f003 0201 	and.w	r2, r3, #1
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	4313      	orrs	r3, r2
 800221c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	2203      	movs	r2, #3
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4013      	ands	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	4313      	orrs	r3, r2
 800224c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b02      	cmp	r3, #2
 800225a:	d003      	beq.n	8002264 <HAL_GPIO_Init+0x128>
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2b12      	cmp	r3, #18
 8002262:	d123      	bne.n	80022ac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	08da      	lsrs	r2, r3, #3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3208      	adds	r2, #8
 800226c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002270:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	f003 0307 	and.w	r3, r3, #7
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	220f      	movs	r2, #15
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4013      	ands	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4313      	orrs	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	08da      	lsrs	r2, r3, #3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	3208      	adds	r2, #8
 80022a6:	6939      	ldr	r1, [r7, #16]
 80022a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	2203      	movs	r2, #3
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	4013      	ands	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 0203 	and.w	r2, r3, #3
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 80ac 	beq.w	8002446 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ee:	4b5e      	ldr	r3, [pc, #376]	; (8002468 <HAL_GPIO_Init+0x32c>)
 80022f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022f2:	4a5d      	ldr	r2, [pc, #372]	; (8002468 <HAL_GPIO_Init+0x32c>)
 80022f4:	f043 0301 	orr.w	r3, r3, #1
 80022f8:	6613      	str	r3, [r2, #96]	; 0x60
 80022fa:	4b5b      	ldr	r3, [pc, #364]	; (8002468 <HAL_GPIO_Init+0x32c>)
 80022fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	60bb      	str	r3, [r7, #8]
 8002304:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002306:	4a59      	ldr	r2, [pc, #356]	; (800246c <HAL_GPIO_Init+0x330>)
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	089b      	lsrs	r3, r3, #2
 800230c:	3302      	adds	r3, #2
 800230e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002312:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	f003 0303 	and.w	r3, r3, #3
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	220f      	movs	r2, #15
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	43db      	mvns	r3, r3
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	4013      	ands	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002330:	d025      	beq.n	800237e <HAL_GPIO_Init+0x242>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a4e      	ldr	r2, [pc, #312]	; (8002470 <HAL_GPIO_Init+0x334>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d01f      	beq.n	800237a <HAL_GPIO_Init+0x23e>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a4d      	ldr	r2, [pc, #308]	; (8002474 <HAL_GPIO_Init+0x338>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d019      	beq.n	8002376 <HAL_GPIO_Init+0x23a>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a4c      	ldr	r2, [pc, #304]	; (8002478 <HAL_GPIO_Init+0x33c>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d013      	beq.n	8002372 <HAL_GPIO_Init+0x236>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a4b      	ldr	r2, [pc, #300]	; (800247c <HAL_GPIO_Init+0x340>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d00d      	beq.n	800236e <HAL_GPIO_Init+0x232>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a4a      	ldr	r2, [pc, #296]	; (8002480 <HAL_GPIO_Init+0x344>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d007      	beq.n	800236a <HAL_GPIO_Init+0x22e>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a49      	ldr	r2, [pc, #292]	; (8002484 <HAL_GPIO_Init+0x348>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d101      	bne.n	8002366 <HAL_GPIO_Init+0x22a>
 8002362:	2306      	movs	r3, #6
 8002364:	e00c      	b.n	8002380 <HAL_GPIO_Init+0x244>
 8002366:	2307      	movs	r3, #7
 8002368:	e00a      	b.n	8002380 <HAL_GPIO_Init+0x244>
 800236a:	2305      	movs	r3, #5
 800236c:	e008      	b.n	8002380 <HAL_GPIO_Init+0x244>
 800236e:	2304      	movs	r3, #4
 8002370:	e006      	b.n	8002380 <HAL_GPIO_Init+0x244>
 8002372:	2303      	movs	r3, #3
 8002374:	e004      	b.n	8002380 <HAL_GPIO_Init+0x244>
 8002376:	2302      	movs	r3, #2
 8002378:	e002      	b.n	8002380 <HAL_GPIO_Init+0x244>
 800237a:	2301      	movs	r3, #1
 800237c:	e000      	b.n	8002380 <HAL_GPIO_Init+0x244>
 800237e:	2300      	movs	r3, #0
 8002380:	697a      	ldr	r2, [r7, #20]
 8002382:	f002 0203 	and.w	r2, r2, #3
 8002386:	0092      	lsls	r2, r2, #2
 8002388:	4093      	lsls	r3, r2
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002390:	4936      	ldr	r1, [pc, #216]	; (800246c <HAL_GPIO_Init+0x330>)
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	089b      	lsrs	r3, r3, #2
 8002396:	3302      	adds	r3, #2
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800239e:	4b3a      	ldr	r3, [pc, #232]	; (8002488 <HAL_GPIO_Init+0x34c>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	43db      	mvns	r3, r3
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	4013      	ands	r3, r2
 80023ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	4313      	orrs	r3, r2
 80023c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023c2:	4a31      	ldr	r2, [pc, #196]	; (8002488 <HAL_GPIO_Init+0x34c>)
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80023c8:	4b2f      	ldr	r3, [pc, #188]	; (8002488 <HAL_GPIO_Init+0x34c>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	43db      	mvns	r3, r3
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	4013      	ands	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023ec:	4a26      	ldr	r2, [pc, #152]	; (8002488 <HAL_GPIO_Init+0x34c>)
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023f2:	4b25      	ldr	r3, [pc, #148]	; (8002488 <HAL_GPIO_Init+0x34c>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	43db      	mvns	r3, r3
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	4013      	ands	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	4313      	orrs	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002416:	4a1c      	ldr	r2, [pc, #112]	; (8002488 <HAL_GPIO_Init+0x34c>)
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800241c:	4b1a      	ldr	r3, [pc, #104]	; (8002488 <HAL_GPIO_Init+0x34c>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	43db      	mvns	r3, r3
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	4013      	ands	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d003      	beq.n	8002440 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002440:	4a11      	ldr	r2, [pc, #68]	; (8002488 <HAL_GPIO_Init+0x34c>)
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	3301      	adds	r3, #1
 800244a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	fa22 f303 	lsr.w	r3, r2, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	f47f ae78 	bne.w	800214c <HAL_GPIO_Init+0x10>
  }
}
 800245c:	bf00      	nop
 800245e:	371c      	adds	r7, #28
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	40021000 	.word	0x40021000
 800246c:	40010000 	.word	0x40010000
 8002470:	48000400 	.word	0x48000400
 8002474:	48000800 	.word	0x48000800
 8002478:	48000c00 	.word	0x48000c00
 800247c:	48001000 	.word	0x48001000
 8002480:	48001400 	.word	0x48001400
 8002484:	48001800 	.word	0x48001800
 8002488:	40010400 	.word	0x40010400

0800248c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	460b      	mov	r3, r1
 8002496:	807b      	strh	r3, [r7, #2]
 8002498:	4613      	mov	r3, r2
 800249a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800249c:	787b      	ldrb	r3, [r7, #1]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024a2:	887a      	ldrh	r2, [r7, #2]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024a8:	e002      	b.n	80024b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024aa:	887a      	ldrh	r2, [r7, #2]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024c0:	4b05      	ldr	r3, [pc, #20]	; (80024d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a04      	ldr	r2, [pc, #16]	; (80024d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80024c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ca:	6013      	str	r3, [r2, #0]
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	40007000 	.word	0x40007000

080024dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	40007000 	.word	0x40007000

080024f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002506:	d130      	bne.n	800256a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002508:	4b23      	ldr	r3, [pc, #140]	; (8002598 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002510:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002514:	d038      	beq.n	8002588 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002516:	4b20      	ldr	r3, [pc, #128]	; (8002598 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800251e:	4a1e      	ldr	r2, [pc, #120]	; (8002598 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002520:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002524:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002526:	4b1d      	ldr	r3, [pc, #116]	; (800259c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2232      	movs	r2, #50	; 0x32
 800252c:	fb02 f303 	mul.w	r3, r2, r3
 8002530:	4a1b      	ldr	r2, [pc, #108]	; (80025a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002532:	fba2 2303 	umull	r2, r3, r2, r3
 8002536:	0c9b      	lsrs	r3, r3, #18
 8002538:	3301      	adds	r3, #1
 800253a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800253c:	e002      	b.n	8002544 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	3b01      	subs	r3, #1
 8002542:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002544:	4b14      	ldr	r3, [pc, #80]	; (8002598 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800254c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002550:	d102      	bne.n	8002558 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1f2      	bne.n	800253e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002558:	4b0f      	ldr	r3, [pc, #60]	; (8002598 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002560:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002564:	d110      	bne.n	8002588 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e00f      	b.n	800258a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800256a:	4b0b      	ldr	r3, [pc, #44]	; (8002598 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002576:	d007      	beq.n	8002588 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002578:	4b07      	ldr	r3, [pc, #28]	; (8002598 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002580:	4a05      	ldr	r2, [pc, #20]	; (8002598 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002582:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002586:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	40007000 	.word	0x40007000
 800259c:	20000004 	.word	0x20000004
 80025a0:	431bde83 	.word	0x431bde83

080025a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b088      	sub	sp, #32
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e3d4      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025b6:	4ba1      	ldr	r3, [pc, #644]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 030c 	and.w	r3, r3, #12
 80025be:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025c0:	4b9e      	ldr	r3, [pc, #632]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f003 0303 	and.w	r3, r3, #3
 80025c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0310 	and.w	r3, r3, #16
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 80e4 	beq.w	80027a0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <HAL_RCC_OscConfig+0x4a>
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	2b0c      	cmp	r3, #12
 80025e2:	f040 808b 	bne.w	80026fc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	f040 8087 	bne.w	80026fc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025ee:	4b93      	ldr	r3, [pc, #588]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d005      	beq.n	8002606 <HAL_RCC_OscConfig+0x62>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e3ac      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a1a      	ldr	r2, [r3, #32]
 800260a:	4b8c      	ldr	r3, [pc, #560]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0308 	and.w	r3, r3, #8
 8002612:	2b00      	cmp	r3, #0
 8002614:	d004      	beq.n	8002620 <HAL_RCC_OscConfig+0x7c>
 8002616:	4b89      	ldr	r3, [pc, #548]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800261e:	e005      	b.n	800262c <HAL_RCC_OscConfig+0x88>
 8002620:	4b86      	ldr	r3, [pc, #536]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002622:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002626:	091b      	lsrs	r3, r3, #4
 8002628:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800262c:	4293      	cmp	r3, r2
 800262e:	d223      	bcs.n	8002678 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	4618      	mov	r0, r3
 8002636:	f000 fd71 	bl	800311c <RCC_SetFlashLatencyFromMSIRange>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e38d      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002644:	4b7d      	ldr	r3, [pc, #500]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a7c      	ldr	r2, [pc, #496]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800264a:	f043 0308 	orr.w	r3, r3, #8
 800264e:	6013      	str	r3, [r2, #0]
 8002650:	4b7a      	ldr	r3, [pc, #488]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	4977      	ldr	r1, [pc, #476]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800265e:	4313      	orrs	r3, r2
 8002660:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002662:	4b76      	ldr	r3, [pc, #472]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	021b      	lsls	r3, r3, #8
 8002670:	4972      	ldr	r1, [pc, #456]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002672:	4313      	orrs	r3, r2
 8002674:	604b      	str	r3, [r1, #4]
 8002676:	e025      	b.n	80026c4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002678:	4b70      	ldr	r3, [pc, #448]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a6f      	ldr	r2, [pc, #444]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800267e:	f043 0308 	orr.w	r3, r3, #8
 8002682:	6013      	str	r3, [r2, #0]
 8002684:	4b6d      	ldr	r3, [pc, #436]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	496a      	ldr	r1, [pc, #424]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002692:	4313      	orrs	r3, r2
 8002694:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002696:	4b69      	ldr	r3, [pc, #420]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	021b      	lsls	r3, r3, #8
 80026a4:	4965      	ldr	r1, [pc, #404]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80026a6:	4313      	orrs	r3, r2
 80026a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d109      	bne.n	80026c4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f000 fd31 	bl	800311c <RCC_SetFlashLatencyFromMSIRange>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e34d      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026c4:	f000 fc36 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 80026c8:	4601      	mov	r1, r0
 80026ca:	4b5c      	ldr	r3, [pc, #368]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	091b      	lsrs	r3, r3, #4
 80026d0:	f003 030f 	and.w	r3, r3, #15
 80026d4:	4a5a      	ldr	r2, [pc, #360]	; (8002840 <HAL_RCC_OscConfig+0x29c>)
 80026d6:	5cd3      	ldrb	r3, [r2, r3]
 80026d8:	f003 031f 	and.w	r3, r3, #31
 80026dc:	fa21 f303 	lsr.w	r3, r1, r3
 80026e0:	4a58      	ldr	r2, [pc, #352]	; (8002844 <HAL_RCC_OscConfig+0x2a0>)
 80026e2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80026e4:	4b58      	ldr	r3, [pc, #352]	; (8002848 <HAL_RCC_OscConfig+0x2a4>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff fab7 	bl	8001c5c <HAL_InitTick>
 80026ee:	4603      	mov	r3, r0
 80026f0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d052      	beq.n	800279e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
 80026fa:	e331      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	699b      	ldr	r3, [r3, #24]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d032      	beq.n	800276a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002704:	4b4d      	ldr	r3, [pc, #308]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a4c      	ldr	r2, [pc, #304]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800270a:	f043 0301 	orr.w	r3, r3, #1
 800270e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002710:	f7ff fc26 	bl	8001f60 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002718:	f7ff fc22 	bl	8001f60 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e31a      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800272a:	4b44      	ldr	r3, [pc, #272]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b00      	cmp	r3, #0
 8002734:	d0f0      	beq.n	8002718 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002736:	4b41      	ldr	r3, [pc, #260]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a40      	ldr	r2, [pc, #256]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800273c:	f043 0308 	orr.w	r3, r3, #8
 8002740:	6013      	str	r3, [r2, #0]
 8002742:	4b3e      	ldr	r3, [pc, #248]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	493b      	ldr	r1, [pc, #236]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002750:	4313      	orrs	r3, r2
 8002752:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002754:	4b39      	ldr	r3, [pc, #228]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	69db      	ldr	r3, [r3, #28]
 8002760:	021b      	lsls	r3, r3, #8
 8002762:	4936      	ldr	r1, [pc, #216]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002764:	4313      	orrs	r3, r2
 8002766:	604b      	str	r3, [r1, #4]
 8002768:	e01a      	b.n	80027a0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800276a:	4b34      	ldr	r3, [pc, #208]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a33      	ldr	r2, [pc, #204]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002770:	f023 0301 	bic.w	r3, r3, #1
 8002774:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002776:	f7ff fbf3 	bl	8001f60 <HAL_GetTick>
 800277a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800277c:	e008      	b.n	8002790 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800277e:	f7ff fbef 	bl	8001f60 <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	2b02      	cmp	r3, #2
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e2e7      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002790:	4b2a      	ldr	r3, [pc, #168]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1f0      	bne.n	800277e <HAL_RCC_OscConfig+0x1da>
 800279c:	e000      	b.n	80027a0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800279e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0301 	and.w	r3, r3, #1
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d074      	beq.n	8002896 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	2b08      	cmp	r3, #8
 80027b0:	d005      	beq.n	80027be <HAL_RCC_OscConfig+0x21a>
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	2b0c      	cmp	r3, #12
 80027b6:	d10e      	bne.n	80027d6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	2b03      	cmp	r3, #3
 80027bc:	d10b      	bne.n	80027d6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027be:	4b1f      	ldr	r3, [pc, #124]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d064      	beq.n	8002894 <HAL_RCC_OscConfig+0x2f0>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d160      	bne.n	8002894 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e2c4      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027de:	d106      	bne.n	80027ee <HAL_RCC_OscConfig+0x24a>
 80027e0:	4b16      	ldr	r3, [pc, #88]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a15      	ldr	r2, [pc, #84]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80027e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ea:	6013      	str	r3, [r2, #0]
 80027ec:	e01d      	b.n	800282a <HAL_RCC_OscConfig+0x286>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027f6:	d10c      	bne.n	8002812 <HAL_RCC_OscConfig+0x26e>
 80027f8:	4b10      	ldr	r3, [pc, #64]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a0f      	ldr	r2, [pc, #60]	; (800283c <HAL_RCC_OscConfig+0x298>)
 80027fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002802:	6013      	str	r3, [r2, #0]
 8002804:	4b0d      	ldr	r3, [pc, #52]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a0c      	ldr	r2, [pc, #48]	; (800283c <HAL_RCC_OscConfig+0x298>)
 800280a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800280e:	6013      	str	r3, [r2, #0]
 8002810:	e00b      	b.n	800282a <HAL_RCC_OscConfig+0x286>
 8002812:	4b0a      	ldr	r3, [pc, #40]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a09      	ldr	r2, [pc, #36]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002818:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800281c:	6013      	str	r3, [r2, #0]
 800281e:	4b07      	ldr	r3, [pc, #28]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a06      	ldr	r2, [pc, #24]	; (800283c <HAL_RCC_OscConfig+0x298>)
 8002824:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002828:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d01c      	beq.n	800286c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002832:	f7ff fb95 	bl	8001f60 <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002838:	e011      	b.n	800285e <HAL_RCC_OscConfig+0x2ba>
 800283a:	bf00      	nop
 800283c:	40021000 	.word	0x40021000
 8002840:	08009358 	.word	0x08009358
 8002844:	20000004 	.word	0x20000004
 8002848:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800284c:	f7ff fb88 	bl	8001f60 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b64      	cmp	r3, #100	; 0x64
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e280      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800285e:	4baf      	ldr	r3, [pc, #700]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0x2a8>
 800286a:	e014      	b.n	8002896 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286c:	f7ff fb78 	bl	8001f60 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002874:	f7ff fb74 	bl	8001f60 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b64      	cmp	r3, #100	; 0x64
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e26c      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002886:	4ba5      	ldr	r3, [pc, #660]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x2d0>
 8002892:	e000      	b.n	8002896 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d060      	beq.n	8002964 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	2b04      	cmp	r3, #4
 80028a6:	d005      	beq.n	80028b4 <HAL_RCC_OscConfig+0x310>
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	2b0c      	cmp	r3, #12
 80028ac:	d119      	bne.n	80028e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d116      	bne.n	80028e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028b4:	4b99      	ldr	r3, [pc, #612]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d005      	beq.n	80028cc <HAL_RCC_OscConfig+0x328>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e249      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028cc:	4b93      	ldr	r3, [pc, #588]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	061b      	lsls	r3, r3, #24
 80028da:	4990      	ldr	r1, [pc, #576]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028e0:	e040      	b.n	8002964 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d023      	beq.n	8002932 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028ea:	4b8c      	ldr	r3, [pc, #560]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a8b      	ldr	r2, [pc, #556]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80028f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f6:	f7ff fb33 	bl	8001f60 <HAL_GetTick>
 80028fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028fc:	e008      	b.n	8002910 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028fe:	f7ff fb2f 	bl	8001f60 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b02      	cmp	r3, #2
 800290a:	d901      	bls.n	8002910 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e227      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002910:	4b82      	ldr	r3, [pc, #520]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002918:	2b00      	cmp	r3, #0
 800291a:	d0f0      	beq.n	80028fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800291c:	4b7f      	ldr	r3, [pc, #508]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	061b      	lsls	r3, r3, #24
 800292a:	497c      	ldr	r1, [pc, #496]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 800292c:	4313      	orrs	r3, r2
 800292e:	604b      	str	r3, [r1, #4]
 8002930:	e018      	b.n	8002964 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002932:	4b7a      	ldr	r3, [pc, #488]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a79      	ldr	r2, [pc, #484]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002938:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800293c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800293e:	f7ff fb0f 	bl	8001f60 <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002946:	f7ff fb0b 	bl	8001f60 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e203      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002958:	4b70      	ldr	r3, [pc, #448]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1f0      	bne.n	8002946 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0308 	and.w	r3, r3, #8
 800296c:	2b00      	cmp	r3, #0
 800296e:	d03c      	beq.n	80029ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d01c      	beq.n	80029b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002978:	4b68      	ldr	r3, [pc, #416]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 800297a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800297e:	4a67      	ldr	r2, [pc, #412]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002988:	f7ff faea 	bl	8001f60 <HAL_GetTick>
 800298c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002990:	f7ff fae6 	bl	8001f60 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e1de      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029a2:	4b5e      	ldr	r3, [pc, #376]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80029a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0ef      	beq.n	8002990 <HAL_RCC_OscConfig+0x3ec>
 80029b0:	e01b      	b.n	80029ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029b2:	4b5a      	ldr	r3, [pc, #360]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80029b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029b8:	4a58      	ldr	r2, [pc, #352]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80029ba:	f023 0301 	bic.w	r3, r3, #1
 80029be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c2:	f7ff facd 	bl	8001f60 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ca:	f7ff fac9 	bl	8001f60 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e1c1      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029dc:	4b4f      	ldr	r3, [pc, #316]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80029de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1ef      	bne.n	80029ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0304 	and.w	r3, r3, #4
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 80a6 	beq.w	8002b44 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029f8:	2300      	movs	r3, #0
 80029fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80029fc:	4b47      	ldr	r3, [pc, #284]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 80029fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d10d      	bne.n	8002a24 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a08:	4b44      	ldr	r3, [pc, #272]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a0c:	4a43      	ldr	r2, [pc, #268]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002a0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a12:	6593      	str	r3, [r2, #88]	; 0x58
 8002a14:	4b41      	ldr	r3, [pc, #260]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a20:	2301      	movs	r3, #1
 8002a22:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a24:	4b3e      	ldr	r3, [pc, #248]	; (8002b20 <HAL_RCC_OscConfig+0x57c>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d118      	bne.n	8002a62 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a30:	4b3b      	ldr	r3, [pc, #236]	; (8002b20 <HAL_RCC_OscConfig+0x57c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a3a      	ldr	r2, [pc, #232]	; (8002b20 <HAL_RCC_OscConfig+0x57c>)
 8002a36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a3c:	f7ff fa90 	bl	8001f60 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a44:	f7ff fa8c 	bl	8001f60 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e184      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a56:	4b32      	ldr	r3, [pc, #200]	; (8002b20 <HAL_RCC_OscConfig+0x57c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d108      	bne.n	8002a7c <HAL_RCC_OscConfig+0x4d8>
 8002a6a:	4b2c      	ldr	r3, [pc, #176]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a70:	4a2a      	ldr	r2, [pc, #168]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002a72:	f043 0301 	orr.w	r3, r3, #1
 8002a76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a7a:	e024      	b.n	8002ac6 <HAL_RCC_OscConfig+0x522>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	2b05      	cmp	r3, #5
 8002a82:	d110      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x502>
 8002a84:	4b25      	ldr	r3, [pc, #148]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a8a:	4a24      	ldr	r2, [pc, #144]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002a8c:	f043 0304 	orr.w	r3, r3, #4
 8002a90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a94:	4b21      	ldr	r3, [pc, #132]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a9a:	4a20      	ldr	r2, [pc, #128]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002a9c:	f043 0301 	orr.w	r3, r3, #1
 8002aa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002aa4:	e00f      	b.n	8002ac6 <HAL_RCC_OscConfig+0x522>
 8002aa6:	4b1d      	ldr	r3, [pc, #116]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aac:	4a1b      	ldr	r2, [pc, #108]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002aae:	f023 0301 	bic.w	r3, r3, #1
 8002ab2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ab6:	4b19      	ldr	r3, [pc, #100]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002abc:	4a17      	ldr	r2, [pc, #92]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002abe:	f023 0304 	bic.w	r3, r3, #4
 8002ac2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d016      	beq.n	8002afc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ace:	f7ff fa47 	bl	8001f60 <HAL_GetTick>
 8002ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ad4:	e00a      	b.n	8002aec <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad6:	f7ff fa43 	bl	8001f60 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d901      	bls.n	8002aec <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e139      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aec:	4b0b      	ldr	r3, [pc, #44]	; (8002b1c <HAL_RCC_OscConfig+0x578>)
 8002aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d0ed      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x532>
 8002afa:	e01a      	b.n	8002b32 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002afc:	f7ff fa30 	bl	8001f60 <HAL_GetTick>
 8002b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b02:	e00f      	b.n	8002b24 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b04:	f7ff fa2c 	bl	8001f60 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d906      	bls.n	8002b24 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e122      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
 8002b1a:	bf00      	nop
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b24:	4b90      	ldr	r3, [pc, #576]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1e8      	bne.n	8002b04 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b32:	7ffb      	ldrb	r3, [r7, #31]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d105      	bne.n	8002b44 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b38:	4b8b      	ldr	r3, [pc, #556]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b3c:	4a8a      	ldr	r2, [pc, #552]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002b3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b42:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 8108 	beq.w	8002d5e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	f040 80d0 	bne.w	8002cf8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b58:	4b83      	ldr	r3, [pc, #524]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f003 0203 	and.w	r2, r3, #3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d130      	bne.n	8002bce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	3b01      	subs	r3, #1
 8002b78:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d127      	bne.n	8002bce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b88:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d11f      	bne.n	8002bce <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b98:	2a07      	cmp	r2, #7
 8002b9a:	bf14      	ite	ne
 8002b9c:	2201      	movne	r2, #1
 8002b9e:	2200      	moveq	r2, #0
 8002ba0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d113      	bne.n	8002bce <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bb0:	085b      	lsrs	r3, r3, #1
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d109      	bne.n	8002bce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc4:	085b      	lsrs	r3, r3, #1
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d06e      	beq.n	8002cac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	2b0c      	cmp	r3, #12
 8002bd2:	d069      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002bd4:	4b64      	ldr	r3, [pc, #400]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d105      	bne.n	8002bec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002be0:	4b61      	ldr	r3, [pc, #388]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e0b7      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bf0:	4b5d      	ldr	r3, [pc, #372]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a5c      	ldr	r2, [pc, #368]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002bf6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bfa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bfc:	f7ff f9b0 	bl	8001f60 <HAL_GetTick>
 8002c00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c02:	e008      	b.n	8002c16 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c04:	f7ff f9ac 	bl	8001f60 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e0a4      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c16:	4b54      	ldr	r3, [pc, #336]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1f0      	bne.n	8002c04 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c22:	4b51      	ldr	r3, [pc, #324]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002c24:	68da      	ldr	r2, [r3, #12]
 8002c26:	4b51      	ldr	r3, [pc, #324]	; (8002d6c <HAL_RCC_OscConfig+0x7c8>)
 8002c28:	4013      	ands	r3, r2
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c32:	3a01      	subs	r2, #1
 8002c34:	0112      	lsls	r2, r2, #4
 8002c36:	4311      	orrs	r1, r2
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c3c:	0212      	lsls	r2, r2, #8
 8002c3e:	4311      	orrs	r1, r2
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c44:	0852      	lsrs	r2, r2, #1
 8002c46:	3a01      	subs	r2, #1
 8002c48:	0552      	lsls	r2, r2, #21
 8002c4a:	4311      	orrs	r1, r2
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c50:	0852      	lsrs	r2, r2, #1
 8002c52:	3a01      	subs	r2, #1
 8002c54:	0652      	lsls	r2, r2, #25
 8002c56:	4311      	orrs	r1, r2
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c5c:	0912      	lsrs	r2, r2, #4
 8002c5e:	0452      	lsls	r2, r2, #17
 8002c60:	430a      	orrs	r2, r1
 8002c62:	4941      	ldr	r1, [pc, #260]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c68:	4b3f      	ldr	r3, [pc, #252]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a3e      	ldr	r2, [pc, #248]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002c6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c72:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c74:	4b3c      	ldr	r3, [pc, #240]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	4a3b      	ldr	r2, [pc, #236]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002c7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c7e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c80:	f7ff f96e 	bl	8001f60 <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c88:	f7ff f96a 	bl	8001f60 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e062      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c9a:	4b33      	ldr	r3, [pc, #204]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d0f0      	beq.n	8002c88 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ca6:	e05a      	b.n	8002d5e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e059      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cac:	4b2e      	ldr	r3, [pc, #184]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d152      	bne.n	8002d5e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cb8:	4b2b      	ldr	r3, [pc, #172]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a2a      	ldr	r2, [pc, #168]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002cbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cc2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cc4:	4b28      	ldr	r3, [pc, #160]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	4a27      	ldr	r2, [pc, #156]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002cca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cd0:	f7ff f946 	bl	8001f60 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd8:	f7ff f942 	bl	8001f60 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e03a      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cea:	4b1f      	ldr	r3, [pc, #124]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0f0      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x734>
 8002cf6:	e032      	b.n	8002d5e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	2b0c      	cmp	r3, #12
 8002cfc:	d02d      	beq.n	8002d5a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cfe:	4b1a      	ldr	r3, [pc, #104]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a19      	ldr	r2, [pc, #100]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002d04:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d08:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002d0a:	4b17      	ldr	r3, [pc, #92]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d105      	bne.n	8002d22 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002d16:	4b14      	ldr	r3, [pc, #80]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	4a13      	ldr	r2, [pc, #76]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002d1c:	f023 0303 	bic.w	r3, r3, #3
 8002d20:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d22:	4b11      	ldr	r3, [pc, #68]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	4a10      	ldr	r2, [pc, #64]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002d28:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002d2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d30:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d32:	f7ff f915 	bl	8001f60 <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d3a:	f7ff f911 	bl	8001f60 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e009      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d4c:	4b06      	ldr	r3, [pc, #24]	; (8002d68 <HAL_RCC_OscConfig+0x7c4>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1f0      	bne.n	8002d3a <HAL_RCC_OscConfig+0x796>
 8002d58:	e001      	b.n	8002d5e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3720      	adds	r7, #32
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	f99d808c 	.word	0xf99d808c

08002d70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0c8      	b.n	8002f16 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d84:	4b66      	ldr	r3, [pc, #408]	; (8002f20 <HAL_RCC_ClockConfig+0x1b0>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0307 	and.w	r3, r3, #7
 8002d8c:	683a      	ldr	r2, [r7, #0]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d910      	bls.n	8002db4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d92:	4b63      	ldr	r3, [pc, #396]	; (8002f20 <HAL_RCC_ClockConfig+0x1b0>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f023 0207 	bic.w	r2, r3, #7
 8002d9a:	4961      	ldr	r1, [pc, #388]	; (8002f20 <HAL_RCC_ClockConfig+0x1b0>)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da2:	4b5f      	ldr	r3, [pc, #380]	; (8002f20 <HAL_RCC_ClockConfig+0x1b0>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d001      	beq.n	8002db4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e0b0      	b.n	8002f16 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d04c      	beq.n	8002e5a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	2b03      	cmp	r3, #3
 8002dc6:	d107      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dc8:	4b56      	ldr	r3, [pc, #344]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d121      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e09e      	b.n	8002f16 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d107      	bne.n	8002df0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002de0:	4b50      	ldr	r3, [pc, #320]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d115      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e092      	b.n	8002f16 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d107      	bne.n	8002e08 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002df8:	4b4a      	ldr	r3, [pc, #296]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d109      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e086      	b.n	8002f16 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e08:	4b46      	ldr	r3, [pc, #280]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d101      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e07e      	b.n	8002f16 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e18:	4b42      	ldr	r3, [pc, #264]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f023 0203 	bic.w	r2, r3, #3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	493f      	ldr	r1, [pc, #252]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e2a:	f7ff f899 	bl	8001f60 <HAL_GetTick>
 8002e2e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e30:	e00a      	b.n	8002e48 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e32:	f7ff f895 	bl	8001f60 <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d901      	bls.n	8002e48 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e066      	b.n	8002f16 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e48:	4b36      	ldr	r3, [pc, #216]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f003 020c 	and.w	r2, r3, #12
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d1eb      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d008      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e66:	4b2f      	ldr	r3, [pc, #188]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	492c      	ldr	r1, [pc, #176]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e78:	4b29      	ldr	r3, [pc, #164]	; (8002f20 <HAL_RCC_ClockConfig+0x1b0>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0307 	and.w	r3, r3, #7
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d210      	bcs.n	8002ea8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e86:	4b26      	ldr	r3, [pc, #152]	; (8002f20 <HAL_RCC_ClockConfig+0x1b0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f023 0207 	bic.w	r2, r3, #7
 8002e8e:	4924      	ldr	r1, [pc, #144]	; (8002f20 <HAL_RCC_ClockConfig+0x1b0>)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e96:	4b22      	ldr	r3, [pc, #136]	; (8002f20 <HAL_RCC_ClockConfig+0x1b0>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d001      	beq.n	8002ea8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e036      	b.n	8002f16 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d008      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002eb4:	4b1b      	ldr	r3, [pc, #108]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	4918      	ldr	r1, [pc, #96]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0308 	and.w	r3, r3, #8
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d009      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ed2:	4b14      	ldr	r3, [pc, #80]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	4910      	ldr	r1, [pc, #64]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ee6:	f000 f825 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8002eea:	4601      	mov	r1, r0
 8002eec:	4b0d      	ldr	r3, [pc, #52]	; (8002f24 <HAL_RCC_ClockConfig+0x1b4>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	091b      	lsrs	r3, r3, #4
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	4a0c      	ldr	r2, [pc, #48]	; (8002f28 <HAL_RCC_ClockConfig+0x1b8>)
 8002ef8:	5cd3      	ldrb	r3, [r2, r3]
 8002efa:	f003 031f 	and.w	r3, r3, #31
 8002efe:	fa21 f303 	lsr.w	r3, r1, r3
 8002f02:	4a0a      	ldr	r2, [pc, #40]	; (8002f2c <HAL_RCC_ClockConfig+0x1bc>)
 8002f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f06:	4b0a      	ldr	r3, [pc, #40]	; (8002f30 <HAL_RCC_ClockConfig+0x1c0>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7fe fea6 	bl	8001c5c <HAL_InitTick>
 8002f10:	4603      	mov	r3, r0
 8002f12:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f14:	7afb      	ldrb	r3, [r7, #11]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	40022000 	.word	0x40022000
 8002f24:	40021000 	.word	0x40021000
 8002f28:	08009358 	.word	0x08009358
 8002f2c:	20000004 	.word	0x20000004
 8002f30:	20000008 	.word	0x20000008

08002f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b089      	sub	sp, #36	; 0x24
 8002f38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61fb      	str	r3, [r7, #28]
 8002f3e:	2300      	movs	r3, #0
 8002f40:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f42:	4b3d      	ldr	r3, [pc, #244]	; (8003038 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 030c 	and.w	r3, r3, #12
 8002f4a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f4c:	4b3a      	ldr	r3, [pc, #232]	; (8003038 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	f003 0303 	and.w	r3, r3, #3
 8002f54:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <HAL_RCC_GetSysClockFreq+0x34>
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	2b0c      	cmp	r3, #12
 8002f60:	d121      	bne.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d11e      	bne.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f68:	4b33      	ldr	r3, [pc, #204]	; (8003038 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d107      	bne.n	8002f84 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f74:	4b30      	ldr	r3, [pc, #192]	; (8003038 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f7a:	0a1b      	lsrs	r3, r3, #8
 8002f7c:	f003 030f 	and.w	r3, r3, #15
 8002f80:	61fb      	str	r3, [r7, #28]
 8002f82:	e005      	b.n	8002f90 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002f84:	4b2c      	ldr	r3, [pc, #176]	; (8003038 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	091b      	lsrs	r3, r3, #4
 8002f8a:	f003 030f 	and.w	r3, r3, #15
 8002f8e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002f90:	4a2a      	ldr	r2, [pc, #168]	; (800303c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f98:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10d      	bne.n	8002fbc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fa4:	e00a      	b.n	8002fbc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	2b04      	cmp	r3, #4
 8002faa:	d102      	bne.n	8002fb2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fac:	4b24      	ldr	r3, [pc, #144]	; (8003040 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fae:	61bb      	str	r3, [r7, #24]
 8002fb0:	e004      	b.n	8002fbc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	2b08      	cmp	r3, #8
 8002fb6:	d101      	bne.n	8002fbc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fb8:	4b22      	ldr	r3, [pc, #136]	; (8003044 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	2b0c      	cmp	r3, #12
 8002fc0:	d133      	bne.n	800302a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fc2:	4b1d      	ldr	r3, [pc, #116]	; (8003038 <HAL_RCC_GetSysClockFreq+0x104>)
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f003 0303 	and.w	r3, r3, #3
 8002fca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d002      	beq.n	8002fd8 <HAL_RCC_GetSysClockFreq+0xa4>
 8002fd2:	2b03      	cmp	r3, #3
 8002fd4:	d003      	beq.n	8002fde <HAL_RCC_GetSysClockFreq+0xaa>
 8002fd6:	e005      	b.n	8002fe4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002fd8:	4b19      	ldr	r3, [pc, #100]	; (8003040 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fda:	617b      	str	r3, [r7, #20]
      break;
 8002fdc:	e005      	b.n	8002fea <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002fde:	4b19      	ldr	r3, [pc, #100]	; (8003044 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fe0:	617b      	str	r3, [r7, #20]
      break;
 8002fe2:	e002      	b.n	8002fea <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	617b      	str	r3, [r7, #20]
      break;
 8002fe8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fea:	4b13      	ldr	r3, [pc, #76]	; (8003038 <HAL_RCC_GetSysClockFreq+0x104>)
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	091b      	lsrs	r3, r3, #4
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ff8:	4b0f      	ldr	r3, [pc, #60]	; (8003038 <HAL_RCC_GetSysClockFreq+0x104>)
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	0a1b      	lsrs	r3, r3, #8
 8002ffe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	fb02 f203 	mul.w	r2, r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	fbb2 f3f3 	udiv	r3, r2, r3
 800300e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003010:	4b09      	ldr	r3, [pc, #36]	; (8003038 <HAL_RCC_GetSysClockFreq+0x104>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	0e5b      	lsrs	r3, r3, #25
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	3301      	adds	r3, #1
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003020:	697a      	ldr	r2, [r7, #20]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	fbb2 f3f3 	udiv	r3, r2, r3
 8003028:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800302a:	69bb      	ldr	r3, [r7, #24]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3724      	adds	r7, #36	; 0x24
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	40021000 	.word	0x40021000
 800303c:	08009370 	.word	0x08009370
 8003040:	00f42400 	.word	0x00f42400
 8003044:	007a1200 	.word	0x007a1200

08003048 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800304c:	4b03      	ldr	r3, [pc, #12]	; (800305c <HAL_RCC_GetHCLKFreq+0x14>)
 800304e:	681b      	ldr	r3, [r3, #0]
}
 8003050:	4618      	mov	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	20000004 	.word	0x20000004

08003060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003064:	f7ff fff0 	bl	8003048 <HAL_RCC_GetHCLKFreq>
 8003068:	4601      	mov	r1, r0
 800306a:	4b06      	ldr	r3, [pc, #24]	; (8003084 <HAL_RCC_GetPCLK1Freq+0x24>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	0a1b      	lsrs	r3, r3, #8
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	4a04      	ldr	r2, [pc, #16]	; (8003088 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003076:	5cd3      	ldrb	r3, [r2, r3]
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003080:	4618      	mov	r0, r3
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40021000 	.word	0x40021000
 8003088:	08009368 	.word	0x08009368

0800308c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003090:	f7ff ffda 	bl	8003048 <HAL_RCC_GetHCLKFreq>
 8003094:	4601      	mov	r1, r0
 8003096:	4b06      	ldr	r3, [pc, #24]	; (80030b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	0adb      	lsrs	r3, r3, #11
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	4a04      	ldr	r2, [pc, #16]	; (80030b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80030a2:	5cd3      	ldrb	r3, [r2, r3]
 80030a4:	f003 031f 	and.w	r3, r3, #31
 80030a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40021000 	.word	0x40021000
 80030b4:	08009368 	.word	0x08009368

080030b8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	220f      	movs	r2, #15
 80030c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80030c8:	4b12      	ldr	r3, [pc, #72]	; (8003114 <HAL_RCC_GetClockConfig+0x5c>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 0203 	and.w	r2, r3, #3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80030d4:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <HAL_RCC_GetClockConfig+0x5c>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80030e0:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <HAL_RCC_GetClockConfig+0x5c>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80030ec:	4b09      	ldr	r3, [pc, #36]	; (8003114 <HAL_RCC_GetClockConfig+0x5c>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	08db      	lsrs	r3, r3, #3
 80030f2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80030fa:	4b07      	ldr	r3, [pc, #28]	; (8003118 <HAL_RCC_GetClockConfig+0x60>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0207 	and.w	r2, r3, #7
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	601a      	str	r2, [r3, #0]
}
 8003106:	bf00      	nop
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	40021000 	.word	0x40021000
 8003118:	40022000 	.word	0x40022000

0800311c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003124:	2300      	movs	r3, #0
 8003126:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003128:	4b2a      	ldr	r3, [pc, #168]	; (80031d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800312a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800312c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003134:	f7ff f9d2 	bl	80024dc <HAL_PWREx_GetVoltageRange>
 8003138:	6178      	str	r0, [r7, #20]
 800313a:	e014      	b.n	8003166 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800313c:	4b25      	ldr	r3, [pc, #148]	; (80031d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800313e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003140:	4a24      	ldr	r2, [pc, #144]	; (80031d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003146:	6593      	str	r3, [r2, #88]	; 0x58
 8003148:	4b22      	ldr	r3, [pc, #136]	; (80031d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800314a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800314c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003154:	f7ff f9c2 	bl	80024dc <HAL_PWREx_GetVoltageRange>
 8003158:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800315a:	4b1e      	ldr	r3, [pc, #120]	; (80031d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800315c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315e:	4a1d      	ldr	r2, [pc, #116]	; (80031d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003160:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003164:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800316c:	d10b      	bne.n	8003186 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2b80      	cmp	r3, #128	; 0x80
 8003172:	d919      	bls.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2ba0      	cmp	r3, #160	; 0xa0
 8003178:	d902      	bls.n	8003180 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800317a:	2302      	movs	r3, #2
 800317c:	613b      	str	r3, [r7, #16]
 800317e:	e013      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003180:	2301      	movs	r3, #1
 8003182:	613b      	str	r3, [r7, #16]
 8003184:	e010      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2b80      	cmp	r3, #128	; 0x80
 800318a:	d902      	bls.n	8003192 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800318c:	2303      	movs	r3, #3
 800318e:	613b      	str	r3, [r7, #16]
 8003190:	e00a      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2b80      	cmp	r3, #128	; 0x80
 8003196:	d102      	bne.n	800319e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003198:	2302      	movs	r3, #2
 800319a:	613b      	str	r3, [r7, #16]
 800319c:	e004      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b70      	cmp	r3, #112	; 0x70
 80031a2:	d101      	bne.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031a4:	2301      	movs	r3, #1
 80031a6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031a8:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f023 0207 	bic.w	r2, r3, #7
 80031b0:	4909      	ldr	r1, [pc, #36]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031b8:	4b07      	ldr	r3, [pc, #28]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d001      	beq.n	80031ca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3718      	adds	r7, #24
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	40021000 	.word	0x40021000
 80031d8:	40022000 	.word	0x40022000

080031dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031e4:	2300      	movs	r3, #0
 80031e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031e8:	2300      	movs	r3, #0
 80031ea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d03f      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003200:	d01c      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003202:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003206:	d802      	bhi.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00e      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800320c:	e01f      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800320e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003212:	d003      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003214:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003218:	d01c      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800321a:	e018      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800321c:	4b85      	ldr	r3, [pc, #532]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	4a84      	ldr	r2, [pc, #528]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003226:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003228:	e015      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3304      	adds	r3, #4
 800322e:	2100      	movs	r1, #0
 8003230:	4618      	mov	r0, r3
 8003232:	f000 fac9 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 8003236:	4603      	mov	r3, r0
 8003238:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800323a:	e00c      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	3320      	adds	r3, #32
 8003240:	2100      	movs	r1, #0
 8003242:	4618      	mov	r0, r3
 8003244:	f000 fbb0 	bl	80039a8 <RCCEx_PLLSAI2_Config>
 8003248:	4603      	mov	r3, r0
 800324a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800324c:	e003      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	74fb      	strb	r3, [r7, #19]
      break;
 8003252:	e000      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8003254:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003256:	7cfb      	ldrb	r3, [r7, #19]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d10b      	bne.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800325c:	4b75      	ldr	r3, [pc, #468]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800325e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003262:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800326a:	4972      	ldr	r1, [pc, #456]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800326c:	4313      	orrs	r3, r2
 800326e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003272:	e001      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003274:	7cfb      	ldrb	r3, [r7, #19]
 8003276:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d03f      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003288:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800328c:	d01c      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800328e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003292:	d802      	bhi.n	800329a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00e      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8003298:	e01f      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800329a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800329e:	d003      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80032a0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80032a4:	d01c      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80032a6:	e018      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032a8:	4b62      	ldr	r3, [pc, #392]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4a61      	ldr	r2, [pc, #388]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032b2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032b4:	e015      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	3304      	adds	r3, #4
 80032ba:	2100      	movs	r1, #0
 80032bc:	4618      	mov	r0, r3
 80032be:	f000 fa83 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 80032c2:	4603      	mov	r3, r0
 80032c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032c6:	e00c      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	3320      	adds	r3, #32
 80032cc:	2100      	movs	r1, #0
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 fb6a 	bl	80039a8 <RCCEx_PLLSAI2_Config>
 80032d4:	4603      	mov	r3, r0
 80032d6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032d8:	e003      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	74fb      	strb	r3, [r7, #19]
      break;
 80032de:	e000      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80032e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032e2:	7cfb      	ldrb	r3, [r7, #19]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10b      	bne.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032e8:	4b52      	ldr	r3, [pc, #328]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ee:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80032f6:	494f      	ldr	r1, [pc, #316]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80032fe:	e001      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003300:	7cfb      	ldrb	r3, [r7, #19]
 8003302:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 80a0 	beq.w	8003452 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003312:	2300      	movs	r3, #0
 8003314:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003316:	4b47      	ldr	r3, [pc, #284]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800331a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003322:	2301      	movs	r3, #1
 8003324:	e000      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003326:	2300      	movs	r3, #0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00d      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800332c:	4b41      	ldr	r3, [pc, #260]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800332e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003330:	4a40      	ldr	r2, [pc, #256]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003332:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003336:	6593      	str	r3, [r2, #88]	; 0x58
 8003338:	4b3e      	ldr	r3, [pc, #248]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800333a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800333c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003340:	60bb      	str	r3, [r7, #8]
 8003342:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003344:	2301      	movs	r3, #1
 8003346:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003348:	4b3b      	ldr	r3, [pc, #236]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a3a      	ldr	r2, [pc, #232]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800334e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003352:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003354:	f7fe fe04 	bl	8001f60 <HAL_GetTick>
 8003358:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800335a:	e009      	b.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800335c:	f7fe fe00 	bl	8001f60 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d902      	bls.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	74fb      	strb	r3, [r7, #19]
        break;
 800336e:	e005      	b.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003370:	4b31      	ldr	r3, [pc, #196]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0ef      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800337c:	7cfb      	ldrb	r3, [r7, #19]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d15c      	bne.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003382:	4b2c      	ldr	r3, [pc, #176]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003384:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003388:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800338c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d01f      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800339a:	697a      	ldr	r2, [r7, #20]
 800339c:	429a      	cmp	r2, r3
 800339e:	d019      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033a0:	4b24      	ldr	r3, [pc, #144]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033ac:	4b21      	ldr	r3, [pc, #132]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033b2:	4a20      	ldr	r2, [pc, #128]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033bc:	4b1d      	ldr	r3, [pc, #116]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c2:	4a1c      	ldr	r2, [pc, #112]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033cc:	4a19      	ldr	r2, [pc, #100]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d016      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033de:	f7fe fdbf 	bl	8001f60 <HAL_GetTick>
 80033e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033e4:	e00b      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e6:	f7fe fdbb 	bl	8001f60 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d902      	bls.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	74fb      	strb	r3, [r7, #19]
            break;
 80033fc:	e006      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033fe:	4b0d      	ldr	r3, [pc, #52]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d0ec      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800340c:	7cfb      	ldrb	r3, [r7, #19]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10c      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003412:	4b08      	ldr	r3, [pc, #32]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003414:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003418:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003422:	4904      	ldr	r1, [pc, #16]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003424:	4313      	orrs	r3, r2
 8003426:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800342a:	e009      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800342c:	7cfb      	ldrb	r3, [r7, #19]
 800342e:	74bb      	strb	r3, [r7, #18]
 8003430:	e006      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003432:	bf00      	nop
 8003434:	40021000 	.word	0x40021000
 8003438:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800343c:	7cfb      	ldrb	r3, [r7, #19]
 800343e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003440:	7c7b      	ldrb	r3, [r7, #17]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d105      	bne.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003446:	4b9e      	ldr	r3, [pc, #632]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800344a:	4a9d      	ldr	r2, [pc, #628]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800344c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003450:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800345e:	4b98      	ldr	r3, [pc, #608]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003464:	f023 0203 	bic.w	r2, r3, #3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800346c:	4994      	ldr	r1, [pc, #592]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800346e:	4313      	orrs	r3, r2
 8003470:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0302 	and.w	r3, r3, #2
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00a      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003480:	4b8f      	ldr	r3, [pc, #572]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003486:	f023 020c 	bic.w	r2, r3, #12
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800348e:	498c      	ldr	r1, [pc, #560]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003490:	4313      	orrs	r3, r2
 8003492:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0304 	and.w	r3, r3, #4
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00a      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034a2:	4b87      	ldr	r3, [pc, #540]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b0:	4983      	ldr	r1, [pc, #524]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034c4:	4b7e      	ldr	r3, [pc, #504]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ca:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d2:	497b      	ldr	r1, [pc, #492]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0310 	and.w	r3, r3, #16
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034e6:	4b76      	ldr	r3, [pc, #472]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034f4:	4972      	ldr	r1, [pc, #456]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0320 	and.w	r3, r3, #32
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00a      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003508:	4b6d      	ldr	r3, [pc, #436]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800350a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003516:	496a      	ldr	r1, [pc, #424]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003518:	4313      	orrs	r3, r2
 800351a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800352a:	4b65      	ldr	r3, [pc, #404]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003538:	4961      	ldr	r1, [pc, #388]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800354c:	4b5c      	ldr	r3, [pc, #368]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003552:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800355a:	4959      	ldr	r1, [pc, #356]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800356e:	4b54      	ldr	r3, [pc, #336]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003574:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800357c:	4950      	ldr	r1, [pc, #320]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003590:	4b4b      	ldr	r3, [pc, #300]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003596:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800359e:	4948      	ldr	r1, [pc, #288]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035b2:	4b43      	ldr	r3, [pc, #268]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c0:	493f      	ldr	r1, [pc, #252]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d028      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035d4:	4b3a      	ldr	r3, [pc, #232]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035e2:	4937      	ldr	r1, [pc, #220]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035f2:	d106      	bne.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035f4:	4b32      	ldr	r3, [pc, #200]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4a31      	ldr	r2, [pc, #196]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035fe:	60d3      	str	r3, [r2, #12]
 8003600:	e011      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003606:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800360a:	d10c      	bne.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	3304      	adds	r3, #4
 8003610:	2101      	movs	r1, #1
 8003612:	4618      	mov	r0, r3
 8003614:	f000 f8d8 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 8003618:	4603      	mov	r3, r0
 800361a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800361c:	7cfb      	ldrb	r3, [r7, #19]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8003622:	7cfb      	ldrb	r3, [r7, #19]
 8003624:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d028      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003632:	4b23      	ldr	r3, [pc, #140]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003638:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003640:	491f      	ldr	r1, [pc, #124]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800364c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003650:	d106      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003652:	4b1b      	ldr	r3, [pc, #108]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	4a1a      	ldr	r2, [pc, #104]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003658:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800365c:	60d3      	str	r3, [r2, #12]
 800365e:	e011      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003664:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003668:	d10c      	bne.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3304      	adds	r3, #4
 800366e:	2101      	movs	r1, #1
 8003670:	4618      	mov	r0, r3
 8003672:	f000 f8a9 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 8003676:	4603      	mov	r3, r0
 8003678:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800367a:	7cfb      	ldrb	r3, [r7, #19]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8003680:	7cfb      	ldrb	r3, [r7, #19]
 8003682:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d02b      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003690:	4b0b      	ldr	r3, [pc, #44]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003696:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800369e:	4908      	ldr	r1, [pc, #32]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036ae:	d109      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036b0:	4b03      	ldr	r3, [pc, #12]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	4a02      	ldr	r2, [pc, #8]	; (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80036b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036ba:	60d3      	str	r3, [r2, #12]
 80036bc:	e014      	b.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80036be:	bf00      	nop
 80036c0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036cc:	d10c      	bne.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3304      	adds	r3, #4
 80036d2:	2101      	movs	r1, #1
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 f877 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 80036da:	4603      	mov	r3, r0
 80036dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036de:	7cfb      	ldrb	r3, [r7, #19]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80036e4:	7cfb      	ldrb	r3, [r7, #19]
 80036e6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d02f      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036f4:	4b2b      	ldr	r3, [pc, #172]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003702:	4928      	ldr	r1, [pc, #160]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003704:	4313      	orrs	r3, r2
 8003706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800370e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003712:	d10d      	bne.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	3304      	adds	r3, #4
 8003718:	2102      	movs	r1, #2
 800371a:	4618      	mov	r0, r3
 800371c:	f000 f854 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 8003720:	4603      	mov	r3, r0
 8003722:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003724:	7cfb      	ldrb	r3, [r7, #19]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d014      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800372a:	7cfb      	ldrb	r3, [r7, #19]
 800372c:	74bb      	strb	r3, [r7, #18]
 800372e:	e011      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003734:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003738:	d10c      	bne.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	3320      	adds	r3, #32
 800373e:	2102      	movs	r1, #2
 8003740:	4618      	mov	r0, r3
 8003742:	f000 f931 	bl	80039a8 <RCCEx_PLLSAI2_Config>
 8003746:	4603      	mov	r3, r0
 8003748:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800374a:	7cfb      	ldrb	r3, [r7, #19]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003750:	7cfb      	ldrb	r3, [r7, #19]
 8003752:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00a      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003760:	4b10      	ldr	r3, [pc, #64]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003766:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800376e:	490d      	ldr	r1, [pc, #52]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003770:	4313      	orrs	r3, r2
 8003772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00b      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003782:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003788:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003792:	4904      	ldr	r1, [pc, #16]	; (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800379a:	7cbb      	ldrb	r3, [r7, #18]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3718      	adds	r7, #24
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	40021000 	.word	0x40021000

080037a8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80037ac:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a04      	ldr	r2, [pc, #16]	; (80037c4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037b2:	f043 0304 	orr.w	r3, r3, #4
 80037b6:	6013      	str	r3, [r2, #0]
}
 80037b8:	bf00      	nop
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40021000 	.word	0x40021000

080037c8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037d2:	2300      	movs	r3, #0
 80037d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037d6:	4b73      	ldr	r3, [pc, #460]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d018      	beq.n	8003814 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037e2:	4b70      	ldr	r3, [pc, #448]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f003 0203 	and.w	r2, r3, #3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d10d      	bne.n	800380e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
       ||
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d009      	beq.n	800380e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80037fa:	4b6a      	ldr	r3, [pc, #424]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	091b      	lsrs	r3, r3, #4
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
       ||
 800380a:	429a      	cmp	r2, r3
 800380c:	d044      	beq.n	8003898 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	73fb      	strb	r3, [r7, #15]
 8003812:	e041      	b.n	8003898 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2b02      	cmp	r3, #2
 800381a:	d00c      	beq.n	8003836 <RCCEx_PLLSAI1_Config+0x6e>
 800381c:	2b03      	cmp	r3, #3
 800381e:	d013      	beq.n	8003848 <RCCEx_PLLSAI1_Config+0x80>
 8003820:	2b01      	cmp	r3, #1
 8003822:	d120      	bne.n	8003866 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003824:	4b5f      	ldr	r3, [pc, #380]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d11d      	bne.n	800386c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003834:	e01a      	b.n	800386c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003836:	4b5b      	ldr	r3, [pc, #364]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800383e:	2b00      	cmp	r3, #0
 8003840:	d116      	bne.n	8003870 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003846:	e013      	b.n	8003870 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003848:	4b56      	ldr	r3, [pc, #344]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d10f      	bne.n	8003874 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003854:	4b53      	ldr	r3, [pc, #332]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d109      	bne.n	8003874 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003864:	e006      	b.n	8003874 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	73fb      	strb	r3, [r7, #15]
      break;
 800386a:	e004      	b.n	8003876 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800386c:	bf00      	nop
 800386e:	e002      	b.n	8003876 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003870:	bf00      	nop
 8003872:	e000      	b.n	8003876 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003874:	bf00      	nop
    }

    if(status == HAL_OK)
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d10d      	bne.n	8003898 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800387c:	4b49      	ldr	r3, [pc, #292]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6819      	ldr	r1, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	3b01      	subs	r3, #1
 800388e:	011b      	lsls	r3, r3, #4
 8003890:	430b      	orrs	r3, r1
 8003892:	4944      	ldr	r1, [pc, #272]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003894:	4313      	orrs	r3, r2
 8003896:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003898:	7bfb      	ldrb	r3, [r7, #15]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d17d      	bne.n	800399a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800389e:	4b41      	ldr	r3, [pc, #260]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a40      	ldr	r2, [pc, #256]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038a4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038aa:	f7fe fb59 	bl	8001f60 <HAL_GetTick>
 80038ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038b0:	e009      	b.n	80038c6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038b2:	f7fe fb55 	bl	8001f60 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d902      	bls.n	80038c6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	73fb      	strb	r3, [r7, #15]
        break;
 80038c4:	e005      	b.n	80038d2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038c6:	4b37      	ldr	r3, [pc, #220]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1ef      	bne.n	80038b2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d160      	bne.n	800399a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d111      	bne.n	8003902 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038de:	4b31      	ldr	r3, [pc, #196]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80038e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6892      	ldr	r2, [r2, #8]
 80038ee:	0211      	lsls	r1, r2, #8
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	68d2      	ldr	r2, [r2, #12]
 80038f4:	0912      	lsrs	r2, r2, #4
 80038f6:	0452      	lsls	r2, r2, #17
 80038f8:	430a      	orrs	r2, r1
 80038fa:	492a      	ldr	r1, [pc, #168]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	610b      	str	r3, [r1, #16]
 8003900:	e027      	b.n	8003952 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d112      	bne.n	800392e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003908:	4b26      	ldr	r3, [pc, #152]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003910:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	6892      	ldr	r2, [r2, #8]
 8003918:	0211      	lsls	r1, r2, #8
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	6912      	ldr	r2, [r2, #16]
 800391e:	0852      	lsrs	r2, r2, #1
 8003920:	3a01      	subs	r2, #1
 8003922:	0552      	lsls	r2, r2, #21
 8003924:	430a      	orrs	r2, r1
 8003926:	491f      	ldr	r1, [pc, #124]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003928:	4313      	orrs	r3, r2
 800392a:	610b      	str	r3, [r1, #16]
 800392c:	e011      	b.n	8003952 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800392e:	4b1d      	ldr	r3, [pc, #116]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003936:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6892      	ldr	r2, [r2, #8]
 800393e:	0211      	lsls	r1, r2, #8
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6952      	ldr	r2, [r2, #20]
 8003944:	0852      	lsrs	r2, r2, #1
 8003946:	3a01      	subs	r2, #1
 8003948:	0652      	lsls	r2, r2, #25
 800394a:	430a      	orrs	r2, r1
 800394c:	4915      	ldr	r1, [pc, #84]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800394e:	4313      	orrs	r3, r2
 8003950:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003952:	4b14      	ldr	r3, [pc, #80]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a13      	ldr	r2, [pc, #76]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003958:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800395c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395e:	f7fe faff 	bl	8001f60 <HAL_GetTick>
 8003962:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003964:	e009      	b.n	800397a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003966:	f7fe fafb 	bl	8001f60 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d902      	bls.n	800397a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	73fb      	strb	r3, [r7, #15]
          break;
 8003978:	e005      	b.n	8003986 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800397a:	4b0a      	ldr	r3, [pc, #40]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d0ef      	beq.n	8003966 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003986:	7bfb      	ldrb	r3, [r7, #15]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d106      	bne.n	800399a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800398c:	4b05      	ldr	r3, [pc, #20]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800398e:	691a      	ldr	r2, [r3, #16]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	4903      	ldr	r1, [pc, #12]	; (80039a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003996:	4313      	orrs	r3, r2
 8003998:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800399a:	7bfb      	ldrb	r3, [r7, #15]
}
 800399c:	4618      	mov	r0, r3
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40021000 	.word	0x40021000

080039a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039b6:	4b68      	ldr	r3, [pc, #416]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f003 0303 	and.w	r3, r3, #3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d018      	beq.n	80039f4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039c2:	4b65      	ldr	r3, [pc, #404]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f003 0203 	and.w	r2, r3, #3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d10d      	bne.n	80039ee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
       ||
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d009      	beq.n	80039ee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80039da:	4b5f      	ldr	r3, [pc, #380]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	091b      	lsrs	r3, r3, #4
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
       ||
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d044      	beq.n	8003a78 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	73fb      	strb	r3, [r7, #15]
 80039f2:	e041      	b.n	8003a78 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d00c      	beq.n	8003a16 <RCCEx_PLLSAI2_Config+0x6e>
 80039fc:	2b03      	cmp	r3, #3
 80039fe:	d013      	beq.n	8003a28 <RCCEx_PLLSAI2_Config+0x80>
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d120      	bne.n	8003a46 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a04:	4b54      	ldr	r3, [pc, #336]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d11d      	bne.n	8003a4c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a14:	e01a      	b.n	8003a4c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a16:	4b50      	ldr	r3, [pc, #320]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d116      	bne.n	8003a50 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a26:	e013      	b.n	8003a50 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a28:	4b4b      	ldr	r3, [pc, #300]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d10f      	bne.n	8003a54 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a34:	4b48      	ldr	r3, [pc, #288]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d109      	bne.n	8003a54 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a44:	e006      	b.n	8003a54 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	73fb      	strb	r3, [r7, #15]
      break;
 8003a4a:	e004      	b.n	8003a56 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003a4c:	bf00      	nop
 8003a4e:	e002      	b.n	8003a56 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003a50:	bf00      	nop
 8003a52:	e000      	b.n	8003a56 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003a54:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a56:	7bfb      	ldrb	r3, [r7, #15]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d10d      	bne.n	8003a78 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a5c:	4b3e      	ldr	r3, [pc, #248]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6819      	ldr	r1, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	011b      	lsls	r3, r3, #4
 8003a70:	430b      	orrs	r3, r1
 8003a72:	4939      	ldr	r1, [pc, #228]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d167      	bne.n	8003b4e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a7e:	4b36      	ldr	r3, [pc, #216]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a35      	ldr	r2, [pc, #212]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a8a:	f7fe fa69 	bl	8001f60 <HAL_GetTick>
 8003a8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a90:	e009      	b.n	8003aa6 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a92:	f7fe fa65 	bl	8001f60 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d902      	bls.n	8003aa6 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	73fb      	strb	r3, [r7, #15]
        break;
 8003aa4:	e005      	b.n	8003ab2 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003aa6:	4b2c      	ldr	r3, [pc, #176]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1ef      	bne.n	8003a92 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d14a      	bne.n	8003b4e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d111      	bne.n	8003ae2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003abe:	4b26      	ldr	r3, [pc, #152]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ac6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6892      	ldr	r2, [r2, #8]
 8003ace:	0211      	lsls	r1, r2, #8
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	68d2      	ldr	r2, [r2, #12]
 8003ad4:	0912      	lsrs	r2, r2, #4
 8003ad6:	0452      	lsls	r2, r2, #17
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	491f      	ldr	r1, [pc, #124]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	614b      	str	r3, [r1, #20]
 8003ae0:	e011      	b.n	8003b06 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ae2:	4b1d      	ldr	r3, [pc, #116]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003aea:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6892      	ldr	r2, [r2, #8]
 8003af2:	0211      	lsls	r1, r2, #8
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	6912      	ldr	r2, [r2, #16]
 8003af8:	0852      	lsrs	r2, r2, #1
 8003afa:	3a01      	subs	r2, #1
 8003afc:	0652      	lsls	r2, r2, #25
 8003afe:	430a      	orrs	r2, r1
 8003b00:	4915      	ldr	r1, [pc, #84]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b06:	4b14      	ldr	r3, [pc, #80]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a13      	ldr	r2, [pc, #76]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b10:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b12:	f7fe fa25 	bl	8001f60 <HAL_GetTick>
 8003b16:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b18:	e009      	b.n	8003b2e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b1a:	f7fe fa21 	bl	8001f60 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d902      	bls.n	8003b2e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	73fb      	strb	r3, [r7, #15]
          break;
 8003b2c:	e005      	b.n	8003b3a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b2e:	4b0a      	ldr	r3, [pc, #40]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0ef      	beq.n	8003b1a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d106      	bne.n	8003b4e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b40:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b42:	695a      	ldr	r2, [r3, #20]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	4903      	ldr	r1, [pc, #12]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	40021000 	.word	0x40021000

08003b5c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e042      	b.n	8003bf4 <HAL_RNG_Init+0x98>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	795b      	ldrb	r3, [r3, #5]
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d105      	bne.n	8003b84 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7fd ffe4 	bl	8001b4c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2202      	movs	r2, #2
 8003b88:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* defined(RNG_CR_CED) */
#endif /* end of RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f042 0204 	orr.w	r2, r2, #4
 8003b98:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba4:	2b40      	cmp	r3, #64	; 0x40
 8003ba6:	d104      	bne.n	8003bb2 <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2204      	movs	r2, #4
 8003bac:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e020      	b.n	8003bf4 <HAL_RNG_Init+0x98>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8003bb2:	f7fe f9d5 	bl	8001f60 <HAL_GetTick>
 8003bb6:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8003bb8:	e00e      	b.n	8003bd8 <HAL_RNG_Init+0x7c>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8003bba:	f7fe f9d1 	bl	8001f60 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d907      	bls.n	8003bd8 <HAL_RNG_Init+0x7c>
    {
      hrng->State = HAL_RNG_STATE_ERROR;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2204      	movs	r2, #4
 8003bcc:	715a      	strb	r2, [r3, #5]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	609a      	str	r2, [r3, #8]
      return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e00d      	b.n	8003bf4 <HAL_RNG_Init+0x98>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f003 0304 	and.w	r3, r3, #4
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d0e9      	beq.n	8003bba <HAL_RNG_Init+0x5e>
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2201      	movs	r2, #1
 8003bea:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c06:	2300      	movs	r3, #0
 8003c08:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	791b      	ldrb	r3, [r3, #4]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d101      	bne.n	8003c16 <HAL_RNG_GenerateRandomNumber+0x1a>
 8003c12:	2302      	movs	r3, #2
 8003c14:	e03d      	b.n	8003c92 <HAL_RNG_GenerateRandomNumber+0x96>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	795b      	ldrb	r3, [r3, #5]
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d12c      	bne.n	8003c80 <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c2c:	f7fe f998 	bl	8001f60 <HAL_GetTick>
 8003c30:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003c32:	e011      	b.n	8003c58 <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8003c34:	f7fe f994 	bl	8001f60 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d90a      	bls.n	8003c58 <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e01c      	b.n	8003c92 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d1e6      	bne.n	8003c34 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	689a      	ldr	r2, [r3, #8]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68da      	ldr	r2, [r3, #12]
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	715a      	strb	r2, [r3, #5]
 8003c7e:	e004      	b.n	8003c8a <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2204      	movs	r2, #4
 8003c84:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	711a      	strb	r2, [r3, #4]

  return status;
 8003c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b082      	sub	sp, #8
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d101      	bne.n	8003cac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e01d      	b.n	8003ce8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d106      	bne.n	8003cc6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7fd ff63 	bl	8001b8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2202      	movs	r2, #2
 8003cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	4610      	mov	r0, r2
 8003cda:	f000 fa33 	bl	8004144 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68da      	ldr	r2, [r3, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0201 	orr.w	r2, r2, #1
 8003d06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	4b0c      	ldr	r3, [pc, #48]	; (8003d40 <HAL_TIM_Base_Start_IT+0x50>)
 8003d10:	4013      	ands	r3, r2
 8003d12:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2b06      	cmp	r3, #6
 8003d18:	d00b      	beq.n	8003d32 <HAL_TIM_Base_Start_IT+0x42>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d20:	d007      	beq.n	8003d32 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f042 0201 	orr.w	r2, r2, #1
 8003d30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	00010007 	.word	0x00010007

08003d44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d122      	bne.n	8003da0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d11b      	bne.n	8003da0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f06f 0202 	mvn.w	r2, #2
 8003d70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f000 f9be 	bl	8004108 <HAL_TIM_IC_CaptureCallback>
 8003d8c:	e005      	b.n	8003d9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f9b0 	bl	80040f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 f9c1 	bl	800411c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	f003 0304 	and.w	r3, r3, #4
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	d122      	bne.n	8003df4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b04      	cmp	r3, #4
 8003dba:	d11b      	bne.n	8003df4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f06f 0204 	mvn.w	r2, #4
 8003dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2202      	movs	r2, #2
 8003dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f994 	bl	8004108 <HAL_TIM_IC_CaptureCallback>
 8003de0:	e005      	b.n	8003dee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 f986 	bl	80040f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 f997 	bl	800411c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	f003 0308 	and.w	r3, r3, #8
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d122      	bne.n	8003e48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	f003 0308 	and.w	r3, r3, #8
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d11b      	bne.n	8003e48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f06f 0208 	mvn.w	r2, #8
 8003e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2204      	movs	r2, #4
 8003e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d003      	beq.n	8003e36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f000 f96a 	bl	8004108 <HAL_TIM_IC_CaptureCallback>
 8003e34:	e005      	b.n	8003e42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f95c 	bl	80040f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 f96d 	bl	800411c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	f003 0310 	and.w	r3, r3, #16
 8003e52:	2b10      	cmp	r3, #16
 8003e54:	d122      	bne.n	8003e9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f003 0310 	and.w	r3, r3, #16
 8003e60:	2b10      	cmp	r3, #16
 8003e62:	d11b      	bne.n	8003e9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f06f 0210 	mvn.w	r2, #16
 8003e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2208      	movs	r2, #8
 8003e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	69db      	ldr	r3, [r3, #28]
 8003e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d003      	beq.n	8003e8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f940 	bl	8004108 <HAL_TIM_IC_CaptureCallback>
 8003e88:	e005      	b.n	8003e96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 f932 	bl	80040f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 f943 	bl	800411c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d10e      	bne.n	8003ec8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d107      	bne.n	8003ec8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f06f 0201 	mvn.w	r2, #1
 8003ec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7fd fd14 	bl	80018f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed2:	2b80      	cmp	r3, #128	; 0x80
 8003ed4:	d10e      	bne.n	8003ef4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ee0:	2b80      	cmp	r3, #128	; 0x80
 8003ee2:	d107      	bne.n	8003ef4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 faee 	bl	80044d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f02:	d10e      	bne.n	8003f22 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f0e:	2b80      	cmp	r3, #128	; 0x80
 8003f10:	d107      	bne.n	8003f22 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003f1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 fae1 	bl	80044e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f2c:	2b40      	cmp	r3, #64	; 0x40
 8003f2e:	d10e      	bne.n	8003f4e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f3a:	2b40      	cmp	r3, #64	; 0x40
 8003f3c:	d107      	bne.n	8003f4e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 f8f1 	bl	8004130 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	f003 0320 	and.w	r3, r3, #32
 8003f58:	2b20      	cmp	r3, #32
 8003f5a:	d10e      	bne.n	8003f7a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	f003 0320 	and.w	r3, r3, #32
 8003f66:	2b20      	cmp	r3, #32
 8003f68:	d107      	bne.n	8003f7a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f06f 0220 	mvn.w	r2, #32
 8003f72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 faa1 	bl	80044bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f7a:	bf00      	nop
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b084      	sub	sp, #16
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
 8003f8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d101      	bne.n	8003f9a <HAL_TIM_ConfigClockSource+0x18>
 8003f96:	2302      	movs	r3, #2
 8003f98:	e0a8      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x16a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fb8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003fbc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fc4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b40      	cmp	r3, #64	; 0x40
 8003fd4:	d067      	beq.n	80040a6 <HAL_TIM_ConfigClockSource+0x124>
 8003fd6:	2b40      	cmp	r3, #64	; 0x40
 8003fd8:	d80b      	bhi.n	8003ff2 <HAL_TIM_ConfigClockSource+0x70>
 8003fda:	2b10      	cmp	r3, #16
 8003fdc:	d073      	beq.n	80040c6 <HAL_TIM_ConfigClockSource+0x144>
 8003fde:	2b10      	cmp	r3, #16
 8003fe0:	d802      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x66>
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d06f      	beq.n	80040c6 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003fe6:	e078      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003fe8:	2b20      	cmp	r3, #32
 8003fea:	d06c      	beq.n	80040c6 <HAL_TIM_ConfigClockSource+0x144>
 8003fec:	2b30      	cmp	r3, #48	; 0x30
 8003fee:	d06a      	beq.n	80040c6 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8003ff0:	e073      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003ff2:	2b70      	cmp	r3, #112	; 0x70
 8003ff4:	d00d      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x90>
 8003ff6:	2b70      	cmp	r3, #112	; 0x70
 8003ff8:	d804      	bhi.n	8004004 <HAL_TIM_ConfigClockSource+0x82>
 8003ffa:	2b50      	cmp	r3, #80	; 0x50
 8003ffc:	d033      	beq.n	8004066 <HAL_TIM_ConfigClockSource+0xe4>
 8003ffe:	2b60      	cmp	r3, #96	; 0x60
 8004000:	d041      	beq.n	8004086 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8004002:	e06a      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8004004:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004008:	d066      	beq.n	80040d8 <HAL_TIM_ConfigClockSource+0x156>
 800400a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800400e:	d017      	beq.n	8004040 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8004010:	e063      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6818      	ldr	r0, [r3, #0]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	6899      	ldr	r1, [r3, #8]
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f000 f9a3 	bl	800436c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004034:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	609a      	str	r2, [r3, #8]
      break;
 800403e:	e04c      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6818      	ldr	r0, [r3, #0]
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	6899      	ldr	r1, [r3, #8]
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685a      	ldr	r2, [r3, #4]
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	f000 f98c 	bl	800436c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689a      	ldr	r2, [r3, #8]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004062:	609a      	str	r2, [r3, #8]
      break;
 8004064:	e039      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6818      	ldr	r0, [r3, #0]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	6859      	ldr	r1, [r3, #4]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	461a      	mov	r2, r3
 8004074:	f000 f900 	bl	8004278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2150      	movs	r1, #80	; 0x50
 800407e:	4618      	mov	r0, r3
 8004080:	f000 f959 	bl	8004336 <TIM_ITRx_SetConfig>
      break;
 8004084:	e029      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6818      	ldr	r0, [r3, #0]
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	6859      	ldr	r1, [r3, #4]
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	461a      	mov	r2, r3
 8004094:	f000 f91f 	bl	80042d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2160      	movs	r1, #96	; 0x60
 800409e:	4618      	mov	r0, r3
 80040a0:	f000 f949 	bl	8004336 <TIM_ITRx_SetConfig>
      break;
 80040a4:	e019      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6818      	ldr	r0, [r3, #0]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	6859      	ldr	r1, [r3, #4]
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	461a      	mov	r2, r3
 80040b4:	f000 f8e0 	bl	8004278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2140      	movs	r1, #64	; 0x40
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 f939 	bl	8004336 <TIM_ITRx_SetConfig>
      break;
 80040c4:	e009      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4619      	mov	r1, r3
 80040d0:	4610      	mov	r0, r2
 80040d2:	f000 f930 	bl	8004336 <TIM_ITRx_SetConfig>
      break;
 80040d6:	e000      	b.n	80040da <HAL_TIM_ConfigClockSource+0x158>
      break;
 80040d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040fc:	bf00      	nop
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr

08004130 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004144:	b480      	push	{r7}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a40      	ldr	r2, [pc, #256]	; (8004258 <TIM_Base_SetConfig+0x114>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d013      	beq.n	8004184 <TIM_Base_SetConfig+0x40>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004162:	d00f      	beq.n	8004184 <TIM_Base_SetConfig+0x40>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a3d      	ldr	r2, [pc, #244]	; (800425c <TIM_Base_SetConfig+0x118>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d00b      	beq.n	8004184 <TIM_Base_SetConfig+0x40>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a3c      	ldr	r2, [pc, #240]	; (8004260 <TIM_Base_SetConfig+0x11c>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d007      	beq.n	8004184 <TIM_Base_SetConfig+0x40>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a3b      	ldr	r2, [pc, #236]	; (8004264 <TIM_Base_SetConfig+0x120>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d003      	beq.n	8004184 <TIM_Base_SetConfig+0x40>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a3a      	ldr	r2, [pc, #232]	; (8004268 <TIM_Base_SetConfig+0x124>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d108      	bne.n	8004196 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800418a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	68fa      	ldr	r2, [r7, #12]
 8004192:	4313      	orrs	r3, r2
 8004194:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a2f      	ldr	r2, [pc, #188]	; (8004258 <TIM_Base_SetConfig+0x114>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d01f      	beq.n	80041de <TIM_Base_SetConfig+0x9a>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041a4:	d01b      	beq.n	80041de <TIM_Base_SetConfig+0x9a>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a2c      	ldr	r2, [pc, #176]	; (800425c <TIM_Base_SetConfig+0x118>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d017      	beq.n	80041de <TIM_Base_SetConfig+0x9a>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a2b      	ldr	r2, [pc, #172]	; (8004260 <TIM_Base_SetConfig+0x11c>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d013      	beq.n	80041de <TIM_Base_SetConfig+0x9a>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a2a      	ldr	r2, [pc, #168]	; (8004264 <TIM_Base_SetConfig+0x120>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00f      	beq.n	80041de <TIM_Base_SetConfig+0x9a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a29      	ldr	r2, [pc, #164]	; (8004268 <TIM_Base_SetConfig+0x124>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d00b      	beq.n	80041de <TIM_Base_SetConfig+0x9a>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a28      	ldr	r2, [pc, #160]	; (800426c <TIM_Base_SetConfig+0x128>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d007      	beq.n	80041de <TIM_Base_SetConfig+0x9a>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a27      	ldr	r2, [pc, #156]	; (8004270 <TIM_Base_SetConfig+0x12c>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d003      	beq.n	80041de <TIM_Base_SetConfig+0x9a>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a26      	ldr	r2, [pc, #152]	; (8004274 <TIM_Base_SetConfig+0x130>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d108      	bne.n	80041f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	689a      	ldr	r2, [r3, #8]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a10      	ldr	r2, [pc, #64]	; (8004258 <TIM_Base_SetConfig+0x114>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d00f      	beq.n	800423c <TIM_Base_SetConfig+0xf8>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a12      	ldr	r2, [pc, #72]	; (8004268 <TIM_Base_SetConfig+0x124>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d00b      	beq.n	800423c <TIM_Base_SetConfig+0xf8>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a11      	ldr	r2, [pc, #68]	; (800426c <TIM_Base_SetConfig+0x128>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d007      	beq.n	800423c <TIM_Base_SetConfig+0xf8>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a10      	ldr	r2, [pc, #64]	; (8004270 <TIM_Base_SetConfig+0x12c>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d003      	beq.n	800423c <TIM_Base_SetConfig+0xf8>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a0f      	ldr	r2, [pc, #60]	; (8004274 <TIM_Base_SetConfig+0x130>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d103      	bne.n	8004244 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	691a      	ldr	r2, [r3, #16]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	615a      	str	r2, [r3, #20]
}
 800424a:	bf00      	nop
 800424c:	3714      	adds	r7, #20
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	40012c00 	.word	0x40012c00
 800425c:	40000400 	.word	0x40000400
 8004260:	40000800 	.word	0x40000800
 8004264:	40000c00 	.word	0x40000c00
 8004268:	40013400 	.word	0x40013400
 800426c:	40014000 	.word	0x40014000
 8004270:	40014400 	.word	0x40014400
 8004274:	40014800 	.word	0x40014800

08004278 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004278:	b480      	push	{r7}
 800427a:	b087      	sub	sp, #28
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	f023 0201 	bic.w	r2, r3, #1
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	011b      	lsls	r3, r3, #4
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	f023 030a 	bic.w	r3, r3, #10
 80042b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	693a      	ldr	r2, [r7, #16]
 80042c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	621a      	str	r2, [r3, #32]
}
 80042ca:	bf00      	nop
 80042cc:	371c      	adds	r7, #28
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr

080042d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042d6:	b480      	push	{r7}
 80042d8:	b087      	sub	sp, #28
 80042da:	af00      	add	r7, sp, #0
 80042dc:	60f8      	str	r0, [r7, #12]
 80042de:	60b9      	str	r1, [r7, #8]
 80042e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6a1b      	ldr	r3, [r3, #32]
 80042e6:	f023 0210 	bic.w	r2, r3, #16
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004300:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	031b      	lsls	r3, r3, #12
 8004306:	697a      	ldr	r2, [r7, #20]
 8004308:	4313      	orrs	r3, r2
 800430a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004312:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	4313      	orrs	r3, r2
 800431c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	697a      	ldr	r2, [r7, #20]
 8004322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	621a      	str	r2, [r3, #32]
}
 800432a:	bf00      	nop
 800432c:	371c      	adds	r7, #28
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004336:	b480      	push	{r7}
 8004338:	b085      	sub	sp, #20
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
 800433e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800434c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800434e:	683a      	ldr	r2, [r7, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4313      	orrs	r3, r2
 8004354:	f043 0307 	orr.w	r3, r3, #7
 8004358:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	609a      	str	r2, [r3, #8]
}
 8004360:	bf00      	nop
 8004362:	3714      	adds	r7, #20
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800436c:	b480      	push	{r7}
 800436e:	b087      	sub	sp, #28
 8004370:	af00      	add	r7, sp, #0
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	607a      	str	r2, [r7, #4]
 8004378:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004386:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	021a      	lsls	r2, r3, #8
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	431a      	orrs	r2, r3
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	4313      	orrs	r3, r2
 8004394:	697a      	ldr	r2, [r7, #20]
 8004396:	4313      	orrs	r3, r2
 8004398:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	697a      	ldr	r2, [r7, #20]
 800439e:	609a      	str	r2, [r3, #8]
}
 80043a0:	bf00      	nop
 80043a2:	371c      	adds	r7, #28
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043c0:	2302      	movs	r3, #2
 80043c2:	e068      	b.n	8004496 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2202      	movs	r2, #2
 80043d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a2e      	ldr	r2, [pc, #184]	; (80044a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d004      	beq.n	80043f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a2d      	ldr	r2, [pc, #180]	; (80044a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d108      	bne.n	800440a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80043fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	4313      	orrs	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004410:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	4313      	orrs	r3, r2
 800441a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a1e      	ldr	r2, [pc, #120]	; (80044a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d01d      	beq.n	800446a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004436:	d018      	beq.n	800446a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a1b      	ldr	r2, [pc, #108]	; (80044ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d013      	beq.n	800446a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a1a      	ldr	r2, [pc, #104]	; (80044b0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d00e      	beq.n	800446a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a18      	ldr	r2, [pc, #96]	; (80044b4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d009      	beq.n	800446a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a13      	ldr	r2, [pc, #76]	; (80044a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d004      	beq.n	800446a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a14      	ldr	r2, [pc, #80]	; (80044b8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d10c      	bne.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004470:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	4313      	orrs	r3, r2
 800447a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	40012c00 	.word	0x40012c00
 80044a8:	40013400 	.word	0x40013400
 80044ac:	40000400 	.word	0x40000400
 80044b0:	40000800 	.word	0x40000800
 80044b4:	40000c00 	.word	0x40000c00
 80044b8:	40014000 	.word	0x40014000

080044bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044d8:	bf00      	nop
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e040      	b.n	800458c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800450e:	2b00      	cmp	r3, #0
 8004510:	d106      	bne.n	8004520 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f7fd fb5a 	bl	8001bd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2224      	movs	r2, #36	; 0x24
 8004524:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f022 0201 	bic.w	r2, r2, #1
 8004534:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f8c0 	bl	80046bc <UART_SetConfig>
 800453c:	4603      	mov	r3, r0
 800453e:	2b01      	cmp	r3, #1
 8004540:	d101      	bne.n	8004546 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e022      	b.n	800458c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454a:	2b00      	cmp	r3, #0
 800454c:	d002      	beq.n	8004554 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 fc26 	bl	8004da0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685a      	ldr	r2, [r3, #4]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004562:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689a      	ldr	r2, [r3, #8]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004572:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f042 0201 	orr.w	r2, r2, #1
 8004582:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f000 fcad 	bl	8004ee4 <UART_CheckIdleState>
 800458a:	4603      	mov	r3, r0
}
 800458c:	4618      	mov	r0, r3
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b08a      	sub	sp, #40	; 0x28
 8004598:	af02      	add	r7, sp, #8
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	603b      	str	r3, [r7, #0]
 80045a0:	4613      	mov	r3, r2
 80045a2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045a8:	2b20      	cmp	r3, #32
 80045aa:	f040 8081 	bne.w	80046b0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d002      	beq.n	80045ba <HAL_UART_Transmit+0x26>
 80045b4:	88fb      	ldrh	r3, [r7, #6]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e079      	b.n	80046b2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d101      	bne.n	80045cc <HAL_UART_Transmit+0x38>
 80045c8:	2302      	movs	r3, #2
 80045ca:	e072      	b.n	80046b2 <HAL_UART_Transmit+0x11e>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2221      	movs	r2, #33	; 0x21
 80045de:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80045e0:	f7fd fcbe 	bl	8001f60 <HAL_GetTick>
 80045e4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	88fa      	ldrh	r2, [r7, #6]
 80045ea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	88fa      	ldrh	r2, [r7, #6]
 80045f2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045fe:	d108      	bne.n	8004612 <HAL_UART_Transmit+0x7e>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d104      	bne.n	8004612 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8004608:	2300      	movs	r3, #0
 800460a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	61bb      	str	r3, [r7, #24]
 8004610:	e003      	b.n	800461a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004616:	2300      	movs	r3, #0
 8004618:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8004622:	e02d      	b.n	8004680 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	9300      	str	r3, [sp, #0]
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	2200      	movs	r2, #0
 800462c:	2180      	movs	r1, #128	; 0x80
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 fc9d 	bl	8004f6e <UART_WaitOnFlagUntilTimeout>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d001      	beq.n	800463e <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e039      	b.n	80046b2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10b      	bne.n	800465c <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	881a      	ldrh	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004650:	b292      	uxth	r2, r2
 8004652:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004654:	69bb      	ldr	r3, [r7, #24]
 8004656:	3302      	adds	r3, #2
 8004658:	61bb      	str	r3, [r7, #24]
 800465a:	e008      	b.n	800466e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	781a      	ldrb	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	b292      	uxth	r2, r2
 8004666:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	3301      	adds	r3, #1
 800466c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004674:	b29b      	uxth	r3, r3
 8004676:	3b01      	subs	r3, #1
 8004678:	b29a      	uxth	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004686:	b29b      	uxth	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1cb      	bne.n	8004624 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	2200      	movs	r2, #0
 8004694:	2140      	movs	r1, #64	; 0x40
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f000 fc69 	bl	8004f6e <UART_WaitOnFlagUntilTimeout>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e005      	b.n	80046b2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2220      	movs	r2, #32
 80046aa:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80046ac:	2300      	movs	r3, #0
 80046ae:	e000      	b.n	80046b2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80046b0:	2302      	movs	r3, #2
  }
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3720      	adds	r7, #32
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
	...

080046bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046bc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80046c0:	b08a      	sub	sp, #40	; 0x28
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80046c6:	2300      	movs	r3, #0
 80046c8:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 80046ca:	2300      	movs	r3, #0
 80046cc:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689a      	ldr	r2, [r3, #8]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	431a      	orrs	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	431a      	orrs	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	4bb8      	ldr	r3, [pc, #736]	; (80049d4 <UART_SetConfig+0x318>)
 80046f2:	4013      	ands	r3, r2
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6812      	ldr	r2, [r2, #0]
 80046f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80046fa:	430b      	orrs	r3, r1
 80046fc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68da      	ldr	r2, [r3, #12]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	430a      	orrs	r2, r1
 8004712:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4aae      	ldr	r2, [pc, #696]	; (80049d8 <UART_SetConfig+0x31c>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d004      	beq.n	800472e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800472a:	4313      	orrs	r3, r2
 800472c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800473e:	430a      	orrs	r2, r1
 8004740:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4aa5      	ldr	r2, [pc, #660]	; (80049dc <UART_SetConfig+0x320>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d126      	bne.n	800479a <UART_SetConfig+0xde>
 800474c:	4ba4      	ldr	r3, [pc, #656]	; (80049e0 <UART_SetConfig+0x324>)
 800474e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004752:	f003 0303 	and.w	r3, r3, #3
 8004756:	2b03      	cmp	r3, #3
 8004758:	d81a      	bhi.n	8004790 <UART_SetConfig+0xd4>
 800475a:	a201      	add	r2, pc, #4	; (adr r2, 8004760 <UART_SetConfig+0xa4>)
 800475c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004760:	08004771 	.word	0x08004771
 8004764:	08004781 	.word	0x08004781
 8004768:	08004779 	.word	0x08004779
 800476c:	08004789 	.word	0x08004789
 8004770:	2301      	movs	r3, #1
 8004772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004776:	e105      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004778:	2302      	movs	r3, #2
 800477a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800477e:	e101      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004780:	2304      	movs	r3, #4
 8004782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004786:	e0fd      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004788:	2308      	movs	r3, #8
 800478a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800478e:	e0f9      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004790:	2310      	movs	r3, #16
 8004792:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004796:	bf00      	nop
 8004798:	e0f4      	b.n	8004984 <UART_SetConfig+0x2c8>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a91      	ldr	r2, [pc, #580]	; (80049e4 <UART_SetConfig+0x328>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d138      	bne.n	8004816 <UART_SetConfig+0x15a>
 80047a4:	4b8e      	ldr	r3, [pc, #568]	; (80049e0 <UART_SetConfig+0x324>)
 80047a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047aa:	f003 030c 	and.w	r3, r3, #12
 80047ae:	2b0c      	cmp	r3, #12
 80047b0:	d82c      	bhi.n	800480c <UART_SetConfig+0x150>
 80047b2:	a201      	add	r2, pc, #4	; (adr r2, 80047b8 <UART_SetConfig+0xfc>)
 80047b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b8:	080047ed 	.word	0x080047ed
 80047bc:	0800480d 	.word	0x0800480d
 80047c0:	0800480d 	.word	0x0800480d
 80047c4:	0800480d 	.word	0x0800480d
 80047c8:	080047fd 	.word	0x080047fd
 80047cc:	0800480d 	.word	0x0800480d
 80047d0:	0800480d 	.word	0x0800480d
 80047d4:	0800480d 	.word	0x0800480d
 80047d8:	080047f5 	.word	0x080047f5
 80047dc:	0800480d 	.word	0x0800480d
 80047e0:	0800480d 	.word	0x0800480d
 80047e4:	0800480d 	.word	0x0800480d
 80047e8:	08004805 	.word	0x08004805
 80047ec:	2300      	movs	r3, #0
 80047ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047f2:	e0c7      	b.n	8004984 <UART_SetConfig+0x2c8>
 80047f4:	2302      	movs	r3, #2
 80047f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047fa:	e0c3      	b.n	8004984 <UART_SetConfig+0x2c8>
 80047fc:	2304      	movs	r3, #4
 80047fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004802:	e0bf      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004804:	2308      	movs	r3, #8
 8004806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800480a:	e0bb      	b.n	8004984 <UART_SetConfig+0x2c8>
 800480c:	2310      	movs	r3, #16
 800480e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004812:	bf00      	nop
 8004814:	e0b6      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a73      	ldr	r2, [pc, #460]	; (80049e8 <UART_SetConfig+0x32c>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d125      	bne.n	800486c <UART_SetConfig+0x1b0>
 8004820:	4b6f      	ldr	r3, [pc, #444]	; (80049e0 <UART_SetConfig+0x324>)
 8004822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004826:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800482a:	2b10      	cmp	r3, #16
 800482c:	d011      	beq.n	8004852 <UART_SetConfig+0x196>
 800482e:	2b10      	cmp	r3, #16
 8004830:	d802      	bhi.n	8004838 <UART_SetConfig+0x17c>
 8004832:	2b00      	cmp	r3, #0
 8004834:	d005      	beq.n	8004842 <UART_SetConfig+0x186>
 8004836:	e014      	b.n	8004862 <UART_SetConfig+0x1a6>
 8004838:	2b20      	cmp	r3, #32
 800483a:	d006      	beq.n	800484a <UART_SetConfig+0x18e>
 800483c:	2b30      	cmp	r3, #48	; 0x30
 800483e:	d00c      	beq.n	800485a <UART_SetConfig+0x19e>
 8004840:	e00f      	b.n	8004862 <UART_SetConfig+0x1a6>
 8004842:	2300      	movs	r3, #0
 8004844:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004848:	e09c      	b.n	8004984 <UART_SetConfig+0x2c8>
 800484a:	2302      	movs	r3, #2
 800484c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004850:	e098      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004852:	2304      	movs	r3, #4
 8004854:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004858:	e094      	b.n	8004984 <UART_SetConfig+0x2c8>
 800485a:	2308      	movs	r3, #8
 800485c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004860:	e090      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004862:	2310      	movs	r3, #16
 8004864:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004868:	bf00      	nop
 800486a:	e08b      	b.n	8004984 <UART_SetConfig+0x2c8>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a5e      	ldr	r2, [pc, #376]	; (80049ec <UART_SetConfig+0x330>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d125      	bne.n	80048c2 <UART_SetConfig+0x206>
 8004876:	4b5a      	ldr	r3, [pc, #360]	; (80049e0 <UART_SetConfig+0x324>)
 8004878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800487c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004880:	2b40      	cmp	r3, #64	; 0x40
 8004882:	d011      	beq.n	80048a8 <UART_SetConfig+0x1ec>
 8004884:	2b40      	cmp	r3, #64	; 0x40
 8004886:	d802      	bhi.n	800488e <UART_SetConfig+0x1d2>
 8004888:	2b00      	cmp	r3, #0
 800488a:	d005      	beq.n	8004898 <UART_SetConfig+0x1dc>
 800488c:	e014      	b.n	80048b8 <UART_SetConfig+0x1fc>
 800488e:	2b80      	cmp	r3, #128	; 0x80
 8004890:	d006      	beq.n	80048a0 <UART_SetConfig+0x1e4>
 8004892:	2bc0      	cmp	r3, #192	; 0xc0
 8004894:	d00c      	beq.n	80048b0 <UART_SetConfig+0x1f4>
 8004896:	e00f      	b.n	80048b8 <UART_SetConfig+0x1fc>
 8004898:	2300      	movs	r3, #0
 800489a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800489e:	e071      	b.n	8004984 <UART_SetConfig+0x2c8>
 80048a0:	2302      	movs	r3, #2
 80048a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048a6:	e06d      	b.n	8004984 <UART_SetConfig+0x2c8>
 80048a8:	2304      	movs	r3, #4
 80048aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048ae:	e069      	b.n	8004984 <UART_SetConfig+0x2c8>
 80048b0:	2308      	movs	r3, #8
 80048b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048b6:	e065      	b.n	8004984 <UART_SetConfig+0x2c8>
 80048b8:	2310      	movs	r3, #16
 80048ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048be:	bf00      	nop
 80048c0:	e060      	b.n	8004984 <UART_SetConfig+0x2c8>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a4a      	ldr	r2, [pc, #296]	; (80049f0 <UART_SetConfig+0x334>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d129      	bne.n	8004920 <UART_SetConfig+0x264>
 80048cc:	4b44      	ldr	r3, [pc, #272]	; (80049e0 <UART_SetConfig+0x324>)
 80048ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048da:	d014      	beq.n	8004906 <UART_SetConfig+0x24a>
 80048dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048e0:	d802      	bhi.n	80048e8 <UART_SetConfig+0x22c>
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d007      	beq.n	80048f6 <UART_SetConfig+0x23a>
 80048e6:	e016      	b.n	8004916 <UART_SetConfig+0x25a>
 80048e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048ec:	d007      	beq.n	80048fe <UART_SetConfig+0x242>
 80048ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048f2:	d00c      	beq.n	800490e <UART_SetConfig+0x252>
 80048f4:	e00f      	b.n	8004916 <UART_SetConfig+0x25a>
 80048f6:	2300      	movs	r3, #0
 80048f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048fc:	e042      	b.n	8004984 <UART_SetConfig+0x2c8>
 80048fe:	2302      	movs	r3, #2
 8004900:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004904:	e03e      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004906:	2304      	movs	r3, #4
 8004908:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800490c:	e03a      	b.n	8004984 <UART_SetConfig+0x2c8>
 800490e:	2308      	movs	r3, #8
 8004910:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004914:	e036      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004916:	2310      	movs	r3, #16
 8004918:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800491c:	bf00      	nop
 800491e:	e031      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a2c      	ldr	r2, [pc, #176]	; (80049d8 <UART_SetConfig+0x31c>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d129      	bne.n	800497e <UART_SetConfig+0x2c2>
 800492a:	4b2d      	ldr	r3, [pc, #180]	; (80049e0 <UART_SetConfig+0x324>)
 800492c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004930:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004934:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004938:	d014      	beq.n	8004964 <UART_SetConfig+0x2a8>
 800493a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800493e:	d802      	bhi.n	8004946 <UART_SetConfig+0x28a>
 8004940:	2b00      	cmp	r3, #0
 8004942:	d007      	beq.n	8004954 <UART_SetConfig+0x298>
 8004944:	e016      	b.n	8004974 <UART_SetConfig+0x2b8>
 8004946:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800494a:	d007      	beq.n	800495c <UART_SetConfig+0x2a0>
 800494c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004950:	d00c      	beq.n	800496c <UART_SetConfig+0x2b0>
 8004952:	e00f      	b.n	8004974 <UART_SetConfig+0x2b8>
 8004954:	2300      	movs	r3, #0
 8004956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800495a:	e013      	b.n	8004984 <UART_SetConfig+0x2c8>
 800495c:	2302      	movs	r3, #2
 800495e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004962:	e00f      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004964:	2304      	movs	r3, #4
 8004966:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800496a:	e00b      	b.n	8004984 <UART_SetConfig+0x2c8>
 800496c:	2308      	movs	r3, #8
 800496e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004972:	e007      	b.n	8004984 <UART_SetConfig+0x2c8>
 8004974:	2310      	movs	r3, #16
 8004976:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800497a:	bf00      	nop
 800497c:	e002      	b.n	8004984 <UART_SetConfig+0x2c8>
 800497e:	2310      	movs	r3, #16
 8004980:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a13      	ldr	r2, [pc, #76]	; (80049d8 <UART_SetConfig+0x31c>)
 800498a:	4293      	cmp	r3, r2
 800498c:	f040 80fe 	bne.w	8004b8c <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004990:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004994:	2b08      	cmp	r3, #8
 8004996:	d837      	bhi.n	8004a08 <UART_SetConfig+0x34c>
 8004998:	a201      	add	r2, pc, #4	; (adr r2, 80049a0 <UART_SetConfig+0x2e4>)
 800499a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800499e:	bf00      	nop
 80049a0:	080049c5 	.word	0x080049c5
 80049a4:	08004a09 	.word	0x08004a09
 80049a8:	080049cd 	.word	0x080049cd
 80049ac:	08004a09 	.word	0x08004a09
 80049b0:	080049f9 	.word	0x080049f9
 80049b4:	08004a09 	.word	0x08004a09
 80049b8:	08004a09 	.word	0x08004a09
 80049bc:	08004a09 	.word	0x08004a09
 80049c0:	08004a01 	.word	0x08004a01
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80049c4:	f7fe fb4c 	bl	8003060 <HAL_RCC_GetPCLK1Freq>
 80049c8:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80049ca:	e020      	b.n	8004a0e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80049cc:	4b09      	ldr	r3, [pc, #36]	; (80049f4 <UART_SetConfig+0x338>)
 80049ce:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80049d0:	e01d      	b.n	8004a0e <UART_SetConfig+0x352>
 80049d2:	bf00      	nop
 80049d4:	efff69f3 	.word	0xefff69f3
 80049d8:	40008000 	.word	0x40008000
 80049dc:	40013800 	.word	0x40013800
 80049e0:	40021000 	.word	0x40021000
 80049e4:	40004400 	.word	0x40004400
 80049e8:	40004800 	.word	0x40004800
 80049ec:	40004c00 	.word	0x40004c00
 80049f0:	40005000 	.word	0x40005000
 80049f4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80049f8:	f7fe fa9c 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 80049fc:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80049fe:	e006      	b.n	8004a0e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8004a00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a04:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004a06:	e002      	b.n	8004a0e <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	76fb      	strb	r3, [r7, #27]
        break;
 8004a0c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	f000 81b9 	beq.w	8004d88 <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	4413      	add	r3, r2
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d305      	bcc.n	8004a32 <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a2c:	697a      	ldr	r2, [r7, #20]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d902      	bls.n	8004a38 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	76fb      	strb	r3, [r7, #27]
 8004a36:	e1a7      	b.n	8004d88 <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 8004a38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	f200 8092 	bhi.w	8004b66 <UART_SetConfig+0x4aa>
 8004a42:	a201      	add	r2, pc, #4	; (adr r2, 8004a48 <UART_SetConfig+0x38c>)
 8004a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a48:	08004a6d 	.word	0x08004a6d
 8004a4c:	08004b67 	.word	0x08004b67
 8004a50:	08004abb 	.word	0x08004abb
 8004a54:	08004b67 	.word	0x08004b67
 8004a58:	08004aef 	.word	0x08004aef
 8004a5c:	08004b67 	.word	0x08004b67
 8004a60:	08004b67 	.word	0x08004b67
 8004a64:	08004b67 	.word	0x08004b67
 8004a68:	08004b3d 	.word	0x08004b3d
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8004a6c:	f7fe faf8 	bl	8003060 <HAL_RCC_GetPCLK1Freq>
 8004a70:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	4619      	mov	r1, r3
 8004a76:	f04f 0200 	mov.w	r2, #0
 8004a7a:	f04f 0300 	mov.w	r3, #0
 8004a7e:	f04f 0400 	mov.w	r4, #0
 8004a82:	0214      	lsls	r4, r2, #8
 8004a84:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004a88:	020b      	lsls	r3, r1, #8
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	6852      	ldr	r2, [r2, #4]
 8004a8e:	0852      	lsrs	r2, r2, #1
 8004a90:	4611      	mov	r1, r2
 8004a92:	f04f 0200 	mov.w	r2, #0
 8004a96:	eb13 0b01 	adds.w	fp, r3, r1
 8004a9a:	eb44 0c02 	adc.w	ip, r4, r2
 8004a9e:	4658      	mov	r0, fp
 8004aa0:	4661      	mov	r1, ip
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f04f 0400 	mov.w	r4, #0
 8004aaa:	461a      	mov	r2, r3
 8004aac:	4623      	mov	r3, r4
 8004aae:	f7fb fbe7 	bl	8000280 <__aeabi_uldivmod>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	460c      	mov	r4, r1
 8004ab6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004ab8:	e058      	b.n	8004b6c <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	085b      	lsrs	r3, r3, #1
 8004ac0:	f04f 0400 	mov.w	r4, #0
 8004ac4:	49ae      	ldr	r1, [pc, #696]	; (8004d80 <UART_SetConfig+0x6c4>)
 8004ac6:	f04f 0200 	mov.w	r2, #0
 8004aca:	eb13 0b01 	adds.w	fp, r3, r1
 8004ace:	eb44 0c02 	adc.w	ip, r4, r2
 8004ad2:	4658      	mov	r0, fp
 8004ad4:	4661      	mov	r1, ip
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f04f 0400 	mov.w	r4, #0
 8004ade:	461a      	mov	r2, r3
 8004ae0:	4623      	mov	r3, r4
 8004ae2:	f7fb fbcd 	bl	8000280 <__aeabi_uldivmod>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	460c      	mov	r4, r1
 8004aea:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004aec:	e03e      	b.n	8004b6c <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8004aee:	f7fe fa21 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8004af2:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	4619      	mov	r1, r3
 8004af8:	f04f 0200 	mov.w	r2, #0
 8004afc:	f04f 0300 	mov.w	r3, #0
 8004b00:	f04f 0400 	mov.w	r4, #0
 8004b04:	0214      	lsls	r4, r2, #8
 8004b06:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004b0a:	020b      	lsls	r3, r1, #8
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6852      	ldr	r2, [r2, #4]
 8004b10:	0852      	lsrs	r2, r2, #1
 8004b12:	4611      	mov	r1, r2
 8004b14:	f04f 0200 	mov.w	r2, #0
 8004b18:	eb13 0b01 	adds.w	fp, r3, r1
 8004b1c:	eb44 0c02 	adc.w	ip, r4, r2
 8004b20:	4658      	mov	r0, fp
 8004b22:	4661      	mov	r1, ip
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f04f 0400 	mov.w	r4, #0
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	4623      	mov	r3, r4
 8004b30:	f7fb fba6 	bl	8000280 <__aeabi_uldivmod>
 8004b34:	4603      	mov	r3, r0
 8004b36:	460c      	mov	r4, r1
 8004b38:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004b3a:	e017      	b.n	8004b6c <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	085b      	lsrs	r3, r3, #1
 8004b42:	f04f 0400 	mov.w	r4, #0
 8004b46:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8004b4a:	f144 0100 	adc.w	r1, r4, #0
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f04f 0400 	mov.w	r4, #0
 8004b56:	461a      	mov	r2, r3
 8004b58:	4623      	mov	r3, r4
 8004b5a:	f7fb fb91 	bl	8000280 <__aeabi_uldivmod>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	460c      	mov	r4, r1
 8004b62:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004b64:	e002      	b.n	8004b6c <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	76fb      	strb	r3, [r7, #27]
            break;
 8004b6a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b72:	d308      	bcc.n	8004b86 <UART_SetConfig+0x4ca>
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b7a:	d204      	bcs.n	8004b86 <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	69fa      	ldr	r2, [r7, #28]
 8004b82:	60da      	str	r2, [r3, #12]
 8004b84:	e100      	b.n	8004d88 <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	76fb      	strb	r3, [r7, #27]
 8004b8a:	e0fd      	b.n	8004d88 <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b94:	f040 8084 	bne.w	8004ca0 <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 8004b98:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d85f      	bhi.n	8004c60 <UART_SetConfig+0x5a4>
 8004ba0:	a201      	add	r2, pc, #4	; (adr r2, 8004ba8 <UART_SetConfig+0x4ec>)
 8004ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba6:	bf00      	nop
 8004ba8:	08004bcd 	.word	0x08004bcd
 8004bac:	08004bed 	.word	0x08004bed
 8004bb0:	08004c0d 	.word	0x08004c0d
 8004bb4:	08004c61 	.word	0x08004c61
 8004bb8:	08004c29 	.word	0x08004c29
 8004bbc:	08004c61 	.word	0x08004c61
 8004bc0:	08004c61 	.word	0x08004c61
 8004bc4:	08004c61 	.word	0x08004c61
 8004bc8:	08004c49 	.word	0x08004c49
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bcc:	f7fe fa48 	bl	8003060 <HAL_RCC_GetPCLK1Freq>
 8004bd0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	005a      	lsls	r2, r3, #1
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	085b      	lsrs	r3, r3, #1
 8004bdc:	441a      	add	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004bea:	e03c      	b.n	8004c66 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bec:	f7fe fa4e 	bl	800308c <HAL_RCC_GetPCLK2Freq>
 8004bf0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	005a      	lsls	r2, r3, #1
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	085b      	lsrs	r3, r3, #1
 8004bfc:	441a      	add	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004c0a:	e02c      	b.n	8004c66 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	085b      	lsrs	r3, r3, #1
 8004c12:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8004c16:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	6852      	ldr	r2, [r2, #4]
 8004c1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004c26:	e01e      	b.n	8004c66 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c28:	f7fe f984 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8004c2c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	005a      	lsls	r2, r3, #1
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	085b      	lsrs	r3, r3, #1
 8004c38:	441a      	add	r2, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004c46:	e00e      	b.n	8004c66 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	085b      	lsrs	r3, r3, #1
 8004c4e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004c5e:	e002      	b.n	8004c66 <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	76fb      	strb	r3, [r7, #27]
        break;
 8004c64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	2b0f      	cmp	r3, #15
 8004c6a:	d916      	bls.n	8004c9a <UART_SetConfig+0x5de>
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c72:	d212      	bcs.n	8004c9a <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	f023 030f 	bic.w	r3, r3, #15
 8004c7c:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	085b      	lsrs	r3, r3, #1
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	f003 0307 	and.w	r3, r3, #7
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	89fb      	ldrh	r3, [r7, #14]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	89fa      	ldrh	r2, [r7, #14]
 8004c96:	60da      	str	r2, [r3, #12]
 8004c98:	e076      	b.n	8004d88 <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	76fb      	strb	r3, [r7, #27]
 8004c9e:	e073      	b.n	8004d88 <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 8004ca0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ca4:	2b08      	cmp	r3, #8
 8004ca6:	d85c      	bhi.n	8004d62 <UART_SetConfig+0x6a6>
 8004ca8:	a201      	add	r2, pc, #4	; (adr r2, 8004cb0 <UART_SetConfig+0x5f4>)
 8004caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cae:	bf00      	nop
 8004cb0:	08004cd5 	.word	0x08004cd5
 8004cb4:	08004cf3 	.word	0x08004cf3
 8004cb8:	08004d11 	.word	0x08004d11
 8004cbc:	08004d63 	.word	0x08004d63
 8004cc0:	08004d2d 	.word	0x08004d2d
 8004cc4:	08004d63 	.word	0x08004d63
 8004cc8:	08004d63 	.word	0x08004d63
 8004ccc:	08004d63 	.word	0x08004d63
 8004cd0:	08004d4b 	.word	0x08004d4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cd4:	f7fe f9c4 	bl	8003060 <HAL_RCC_GetPCLK1Freq>
 8004cd8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	085a      	lsrs	r2, r3, #1
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	441a      	add	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004cf0:	e03a      	b.n	8004d68 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cf2:	f7fe f9cb 	bl	800308c <HAL_RCC_GetPCLK2Freq>
 8004cf6:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	085a      	lsrs	r2, r3, #1
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	441a      	add	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d0e:	e02b      	b.n	8004d68 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	085b      	lsrs	r3, r3, #1
 8004d16:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004d1a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	6852      	ldr	r2, [r2, #4]
 8004d22:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d2a:	e01d      	b.n	8004d68 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d2c:	f7fe f902 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8004d30:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	085a      	lsrs	r2, r3, #1
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	441a      	add	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d48:	e00e      	b.n	8004d68 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	085b      	lsrs	r3, r3, #1
 8004d50:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d60:	e002      	b.n	8004d68 <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	76fb      	strb	r3, [r7, #27]
        break;
 8004d66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	2b0f      	cmp	r3, #15
 8004d6c:	d90a      	bls.n	8004d84 <UART_SetConfig+0x6c8>
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d74:	d206      	bcs.n	8004d84 <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	69fa      	ldr	r2, [r7, #28]
 8004d7c:	60da      	str	r2, [r3, #12]
 8004d7e:	e003      	b.n	8004d88 <UART_SetConfig+0x6cc>
 8004d80:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004d94:	7efb      	ldrb	r3, [r7, #27]
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3728      	adds	r7, #40	; 0x28
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08004da0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00a      	beq.n	8004dca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00a      	beq.n	8004dec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00a      	beq.n	8004e0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00a      	beq.n	8004e30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e34:	f003 0310 	and.w	r3, r3, #16
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00a      	beq.n	8004e52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e56:	f003 0320 	and.w	r3, r3, #32
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00a      	beq.n	8004e74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	430a      	orrs	r2, r1
 8004e72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d01a      	beq.n	8004eb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e9e:	d10a      	bne.n	8004eb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00a      	beq.n	8004ed8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	605a      	str	r2, [r3, #4]
  }
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af02      	add	r7, sp, #8
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004ef2:	f7fd f835 	bl	8001f60 <HAL_GetTick>
 8004ef6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0308 	and.w	r3, r3, #8
 8004f02:	2b08      	cmp	r3, #8
 8004f04:	d10e      	bne.n	8004f24 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f06:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f000 f82a 	bl	8004f6e <UART_WaitOnFlagUntilTimeout>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e020      	b.n	8004f66 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0304 	and.w	r3, r3, #4
 8004f2e:	2b04      	cmp	r3, #4
 8004f30:	d10e      	bne.n	8004f50 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f32:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f36:	9300      	str	r3, [sp, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 f814 	bl	8004f6e <UART_WaitOnFlagUntilTimeout>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e00a      	b.n	8004f66 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2220      	movs	r2, #32
 8004f54:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b084      	sub	sp, #16
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	60f8      	str	r0, [r7, #12]
 8004f76:	60b9      	str	r1, [r7, #8]
 8004f78:	603b      	str	r3, [r7, #0]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f7e:	e05d      	b.n	800503c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f86:	d059      	beq.n	800503c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f88:	f7fc ffea 	bl	8001f60 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	69ba      	ldr	r2, [r7, #24]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d302      	bcc.n	8004f9e <UART_WaitOnFlagUntilTimeout+0x30>
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d11b      	bne.n	8004fd6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004fac:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0201 	bic.w	r2, r2, #1
 8004fbc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e042      	b.n	800505c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0304 	and.w	r3, r3, #4
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d02b      	beq.n	800503c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	69db      	ldr	r3, [r3, #28]
 8004fea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ff2:	d123      	bne.n	800503c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ffc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800500c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	689a      	ldr	r2, [r3, #8]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 0201 	bic.w	r2, r2, #1
 800501c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2220      	movs	r2, #32
 8005022:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2220      	movs	r2, #32
 8005028:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2220      	movs	r2, #32
 800502e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e00f      	b.n	800505c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	69da      	ldr	r2, [r3, #28]
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	4013      	ands	r3, r2
 8005046:	68ba      	ldr	r2, [r7, #8]
 8005048:	429a      	cmp	r2, r3
 800504a:	bf0c      	ite	eq
 800504c:	2301      	moveq	r3, #1
 800504e:	2300      	movne	r3, #0
 8005050:	b2db      	uxtb	r3, r3
 8005052:	461a      	mov	r2, r3
 8005054:	79fb      	ldrb	r3, [r7, #7]
 8005056:	429a      	cmp	r2, r3
 8005058:	d092      	beq.n	8004f80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005064:	b480      	push	{r7}
 8005066:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8005068:	bf00      	nop
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
	...

08005074 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800507a:	f3ef 8305 	mrs	r3, IPSR
 800507e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005080:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005082:	2b00      	cmp	r3, #0
 8005084:	d10f      	bne.n	80050a6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005086:	f3ef 8310 	mrs	r3, PRIMASK
 800508a:	607b      	str	r3, [r7, #4]
  return(result);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d105      	bne.n	800509e <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005092:	f3ef 8311 	mrs	r3, BASEPRI
 8005096:	603b      	str	r3, [r7, #0]
  return(result);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d007      	beq.n	80050ae <osKernelInitialize+0x3a>
 800509e:	4b0e      	ldr	r3, [pc, #56]	; (80050d8 <osKernelInitialize+0x64>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d103      	bne.n	80050ae <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80050a6:	f06f 0305 	mvn.w	r3, #5
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	e00c      	b.n	80050c8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80050ae:	4b0a      	ldr	r3, [pc, #40]	; (80050d8 <osKernelInitialize+0x64>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d105      	bne.n	80050c2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80050b6:	4b08      	ldr	r3, [pc, #32]	; (80050d8 <osKernelInitialize+0x64>)
 80050b8:	2201      	movs	r2, #1
 80050ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80050bc:	2300      	movs	r3, #0
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	e002      	b.n	80050c8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80050c2:	f04f 33ff 	mov.w	r3, #4294967295
 80050c6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80050c8:	68fb      	ldr	r3, [r7, #12]
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3714      	adds	r7, #20
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	20000148 	.word	0x20000148

080050dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050e2:	f3ef 8305 	mrs	r3, IPSR
 80050e6:	60bb      	str	r3, [r7, #8]
  return(result);
 80050e8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10f      	bne.n	800510e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050ee:	f3ef 8310 	mrs	r3, PRIMASK
 80050f2:	607b      	str	r3, [r7, #4]
  return(result);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d105      	bne.n	8005106 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80050fa:	f3ef 8311 	mrs	r3, BASEPRI
 80050fe:	603b      	str	r3, [r7, #0]
  return(result);
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d007      	beq.n	8005116 <osKernelStart+0x3a>
 8005106:	4b0f      	ldr	r3, [pc, #60]	; (8005144 <osKernelStart+0x68>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2b02      	cmp	r3, #2
 800510c:	d103      	bne.n	8005116 <osKernelStart+0x3a>
    stat = osErrorISR;
 800510e:	f06f 0305 	mvn.w	r3, #5
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	e010      	b.n	8005138 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005116:	4b0b      	ldr	r3, [pc, #44]	; (8005144 <osKernelStart+0x68>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d109      	bne.n	8005132 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800511e:	f7ff ffa1 	bl	8005064 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005122:	4b08      	ldr	r3, [pc, #32]	; (8005144 <osKernelStart+0x68>)
 8005124:	2202      	movs	r2, #2
 8005126:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005128:	f001 fcea 	bl	8006b00 <vTaskStartScheduler>
      stat = osOK;
 800512c:	2300      	movs	r3, #0
 800512e:	60fb      	str	r3, [r7, #12]
 8005130:	e002      	b.n	8005138 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8005132:	f04f 33ff 	mov.w	r3, #4294967295
 8005136:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005138:	68fb      	ldr	r3, [r7, #12]
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	20000148 	.word	0x20000148

08005148 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005148:	b580      	push	{r7, lr}
 800514a:	b090      	sub	sp, #64	; 0x40
 800514c:	af04      	add	r7, sp, #16
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005154:	2300      	movs	r3, #0
 8005156:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005158:	f3ef 8305 	mrs	r3, IPSR
 800515c:	61fb      	str	r3, [r7, #28]
  return(result);
 800515e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005160:	2b00      	cmp	r3, #0
 8005162:	f040 808f 	bne.w	8005284 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005166:	f3ef 8310 	mrs	r3, PRIMASK
 800516a:	61bb      	str	r3, [r7, #24]
  return(result);
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d105      	bne.n	800517e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005172:	f3ef 8311 	mrs	r3, BASEPRI
 8005176:	617b      	str	r3, [r7, #20]
  return(result);
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <osThreadNew+0x3e>
 800517e:	4b44      	ldr	r3, [pc, #272]	; (8005290 <osThreadNew+0x148>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2b02      	cmp	r3, #2
 8005184:	d07e      	beq.n	8005284 <osThreadNew+0x13c>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d07b      	beq.n	8005284 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800518c:	2380      	movs	r3, #128	; 0x80
 800518e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8005190:	2318      	movs	r3, #24
 8005192:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8005194:	2300      	movs	r3, #0
 8005196:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8005198:	f04f 33ff 	mov.w	r3, #4294967295
 800519c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d045      	beq.n	8005230 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d002      	beq.n	80051b2 <osThreadNew+0x6a>
        name = attr->name;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	699b      	ldr	r3, [r3, #24]
 80051be:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80051c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d008      	beq.n	80051d8 <osThreadNew+0x90>
 80051c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c8:	2b38      	cmp	r3, #56	; 0x38
 80051ca:	d805      	bhi.n	80051d8 <osThreadNew+0x90>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f003 0301 	and.w	r3, r3, #1
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <osThreadNew+0x94>
        return (NULL);
 80051d8:	2300      	movs	r3, #0
 80051da:	e054      	b.n	8005286 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	695b      	ldr	r3, [r3, #20]
 80051e8:	089b      	lsrs	r3, r3, #2
 80051ea:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00e      	beq.n	8005212 <osThreadNew+0xca>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	2b5b      	cmp	r3, #91	; 0x5b
 80051fa:	d90a      	bls.n	8005212 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005200:	2b00      	cmp	r3, #0
 8005202:	d006      	beq.n	8005212 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d002      	beq.n	8005212 <osThreadNew+0xca>
        mem = 1;
 800520c:	2301      	movs	r3, #1
 800520e:	623b      	str	r3, [r7, #32]
 8005210:	e010      	b.n	8005234 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10c      	bne.n	8005234 <osThreadNew+0xec>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d108      	bne.n	8005234 <osThreadNew+0xec>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	691b      	ldr	r3, [r3, #16]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d104      	bne.n	8005234 <osThreadNew+0xec>
          mem = 0;
 800522a:	2300      	movs	r3, #0
 800522c:	623b      	str	r3, [r7, #32]
 800522e:	e001      	b.n	8005234 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8005230:	2300      	movs	r3, #0
 8005232:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005234:	6a3b      	ldr	r3, [r7, #32]
 8005236:	2b01      	cmp	r3, #1
 8005238:	d110      	bne.n	800525c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005242:	9202      	str	r2, [sp, #8]
 8005244:	9301      	str	r3, [sp, #4]
 8005246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800524e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005250:	68f8      	ldr	r0, [r7, #12]
 8005252:	f001 fa7f 	bl	8006754 <xTaskCreateStatic>
 8005256:	4603      	mov	r3, r0
 8005258:	613b      	str	r3, [r7, #16]
 800525a:	e013      	b.n	8005284 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800525c:	6a3b      	ldr	r3, [r7, #32]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d110      	bne.n	8005284 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005264:	b29a      	uxth	r2, r3
 8005266:	f107 0310 	add.w	r3, r7, #16
 800526a:	9301      	str	r3, [sp, #4]
 800526c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526e:	9300      	str	r3, [sp, #0]
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f001 fac7 	bl	8006808 <xTaskCreate>
 800527a:	4603      	mov	r3, r0
 800527c:	2b01      	cmp	r3, #1
 800527e:	d001      	beq.n	8005284 <osThreadNew+0x13c>
          hTask = NULL;
 8005280:	2300      	movs	r3, #0
 8005282:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005284:	693b      	ldr	r3, [r7, #16]
}
 8005286:	4618      	mov	r0, r3
 8005288:	3730      	adds	r7, #48	; 0x30
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	20000148 	.word	0x20000148

08005294 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005294:	b580      	push	{r7, lr}
 8005296:	b086      	sub	sp, #24
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800529c:	f3ef 8305 	mrs	r3, IPSR
 80052a0:	613b      	str	r3, [r7, #16]
  return(result);
 80052a2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10f      	bne.n	80052c8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052a8:	f3ef 8310 	mrs	r3, PRIMASK
 80052ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d105      	bne.n	80052c0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80052b4:	f3ef 8311 	mrs	r3, BASEPRI
 80052b8:	60bb      	str	r3, [r7, #8]
  return(result);
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d007      	beq.n	80052d0 <osDelay+0x3c>
 80052c0:	4b0a      	ldr	r3, [pc, #40]	; (80052ec <osDelay+0x58>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d103      	bne.n	80052d0 <osDelay+0x3c>
    stat = osErrorISR;
 80052c8:	f06f 0305 	mvn.w	r3, #5
 80052cc:	617b      	str	r3, [r7, #20]
 80052ce:	e007      	b.n	80052e0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80052d0:	2300      	movs	r3, #0
 80052d2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <osDelay+0x4c>
      vTaskDelay(ticks);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f001 fbdc 	bl	8006a98 <vTaskDelay>
    }
  }

  return (stat);
 80052e0:	697b      	ldr	r3, [r7, #20]
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3718      	adds	r7, #24
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	20000148 	.word	0x20000148

080052f0 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b08c      	sub	sp, #48	; 0x30
 80052f4:	af02      	add	r7, sp, #8
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80052fc:	2300      	movs	r3, #0
 80052fe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005300:	f3ef 8305 	mrs	r3, IPSR
 8005304:	61bb      	str	r3, [r7, #24]
  return(result);
 8005306:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005308:	2b00      	cmp	r3, #0
 800530a:	f040 8087 	bne.w	800541c <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800530e:	f3ef 8310 	mrs	r3, PRIMASK
 8005312:	617b      	str	r3, [r7, #20]
  return(result);
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d105      	bne.n	8005326 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800531a:	f3ef 8311 	mrs	r3, BASEPRI
 800531e:	613b      	str	r3, [r7, #16]
  return(result);
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d003      	beq.n	800532e <osSemaphoreNew+0x3e>
 8005326:	4b40      	ldr	r3, [pc, #256]	; (8005428 <osSemaphoreNew+0x138>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2b02      	cmp	r3, #2
 800532c:	d076      	beq.n	800541c <osSemaphoreNew+0x12c>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d073      	beq.n	800541c <osSemaphoreNew+0x12c>
 8005334:	68ba      	ldr	r2, [r7, #8]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	429a      	cmp	r2, r3
 800533a:	d86f      	bhi.n	800541c <osSemaphoreNew+0x12c>
    mem = -1;
 800533c:	f04f 33ff 	mov.w	r3, #4294967295
 8005340:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d015      	beq.n	8005374 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d006      	beq.n	800535e <osSemaphoreNew+0x6e>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	2b4f      	cmp	r3, #79	; 0x4f
 8005356:	d902      	bls.n	800535e <osSemaphoreNew+0x6e>
        mem = 1;
 8005358:	2301      	movs	r3, #1
 800535a:	623b      	str	r3, [r7, #32]
 800535c:	e00c      	b.n	8005378 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d108      	bne.n	8005378 <osSemaphoreNew+0x88>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d104      	bne.n	8005378 <osSemaphoreNew+0x88>
          mem = 0;
 800536e:	2300      	movs	r3, #0
 8005370:	623b      	str	r3, [r7, #32]
 8005372:	e001      	b.n	8005378 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8005374:	2300      	movs	r3, #0
 8005376:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537e:	d04d      	beq.n	800541c <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2b01      	cmp	r3, #1
 8005384:	d129      	bne.n	80053da <osSemaphoreNew+0xea>
        if (mem == 1) {
 8005386:	6a3b      	ldr	r3, [r7, #32]
 8005388:	2b01      	cmp	r3, #1
 800538a:	d10b      	bne.n	80053a4 <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689a      	ldr	r2, [r3, #8]
 8005390:	2303      	movs	r3, #3
 8005392:	9300      	str	r3, [sp, #0]
 8005394:	4613      	mov	r3, r2
 8005396:	2200      	movs	r2, #0
 8005398:	2100      	movs	r1, #0
 800539a:	2001      	movs	r0, #1
 800539c:	f000 fa54 	bl	8005848 <xQueueGenericCreateStatic>
 80053a0:	6278      	str	r0, [r7, #36]	; 0x24
 80053a2:	e005      	b.n	80053b0 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 80053a4:	2203      	movs	r2, #3
 80053a6:	2100      	movs	r1, #0
 80053a8:	2001      	movs	r0, #1
 80053aa:	f000 fac0 	bl	800592e <xQueueGenericCreate>
 80053ae:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80053b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d022      	beq.n	80053fc <osSemaphoreNew+0x10c>
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d01f      	beq.n	80053fc <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80053bc:	2300      	movs	r3, #0
 80053be:	2200      	movs	r2, #0
 80053c0:	2100      	movs	r1, #0
 80053c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80053c4:	f000 fb7c 	bl	8005ac0 <xQueueGenericSend>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d016      	beq.n	80053fc <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 80053ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80053d0:	f000 ffef 	bl	80063b2 <vQueueDelete>
            hSemaphore = NULL;
 80053d4:	2300      	movs	r3, #0
 80053d6:	627b      	str	r3, [r7, #36]	; 0x24
 80053d8:	e010      	b.n	80053fc <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 80053da:	6a3b      	ldr	r3, [r7, #32]
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d108      	bne.n	80053f2 <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	461a      	mov	r2, r3
 80053e6:	68b9      	ldr	r1, [r7, #8]
 80053e8:	68f8      	ldr	r0, [r7, #12]
 80053ea:	f000 fb02 	bl	80059f2 <xQueueCreateCountingSemaphoreStatic>
 80053ee:	6278      	str	r0, [r7, #36]	; 0x24
 80053f0:	e004      	b.n	80053fc <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80053f2:	68b9      	ldr	r1, [r7, #8]
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	f000 fb31 	bl	8005a5c <xQueueCreateCountingSemaphore>
 80053fa:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80053fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00c      	beq.n	800541c <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d003      	beq.n	8005410 <osSemaphoreNew+0x120>
          name = attr->name;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	61fb      	str	r3, [r7, #28]
 800540e:	e001      	b.n	8005414 <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 8005410:	2300      	movs	r3, #0
 8005412:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005414:	69f9      	ldr	r1, [r7, #28]
 8005416:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005418:	f001 f916 	bl	8006648 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800541c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800541e:	4618      	mov	r0, r3
 8005420:	3728      	adds	r7, #40	; 0x28
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	20000148 	.word	0x20000148

0800542c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800542c:	b580      	push	{r7, lr}
 800542e:	b088      	sub	sp, #32
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800543a:	2300      	movs	r3, #0
 800543c:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d103      	bne.n	800544c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005444:	f06f 0303 	mvn.w	r3, #3
 8005448:	61fb      	str	r3, [r7, #28]
 800544a:	e04b      	b.n	80054e4 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800544c:	f3ef 8305 	mrs	r3, IPSR
 8005450:	617b      	str	r3, [r7, #20]
  return(result);
 8005452:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005454:	2b00      	cmp	r3, #0
 8005456:	d10f      	bne.n	8005478 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005458:	f3ef 8310 	mrs	r3, PRIMASK
 800545c:	613b      	str	r3, [r7, #16]
  return(result);
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d105      	bne.n	8005470 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005464:	f3ef 8311 	mrs	r3, BASEPRI
 8005468:	60fb      	str	r3, [r7, #12]
  return(result);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d026      	beq.n	80054be <osSemaphoreAcquire+0x92>
 8005470:	4b1f      	ldr	r3, [pc, #124]	; (80054f0 <osSemaphoreAcquire+0xc4>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b02      	cmp	r3, #2
 8005476:	d122      	bne.n	80054be <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d003      	beq.n	8005486 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800547e:	f06f 0303 	mvn.w	r3, #3
 8005482:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8005484:	e02d      	b.n	80054e2 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8005486:	2300      	movs	r3, #0
 8005488:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800548a:	f107 0308 	add.w	r3, r7, #8
 800548e:	461a      	mov	r2, r3
 8005490:	2100      	movs	r1, #0
 8005492:	69b8      	ldr	r0, [r7, #24]
 8005494:	f000 ff10 	bl	80062b8 <xQueueReceiveFromISR>
 8005498:	4603      	mov	r3, r0
 800549a:	2b01      	cmp	r3, #1
 800549c:	d003      	beq.n	80054a6 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800549e:	f06f 0302 	mvn.w	r3, #2
 80054a2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80054a4:	e01d      	b.n	80054e2 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d01a      	beq.n	80054e2 <osSemaphoreAcquire+0xb6>
 80054ac:	4b11      	ldr	r3, [pc, #68]	; (80054f4 <osSemaphoreAcquire+0xc8>)
 80054ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054b2:	601a      	str	r2, [r3, #0]
 80054b4:	f3bf 8f4f 	dsb	sy
 80054b8:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 80054bc:	e011      	b.n	80054e2 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80054be:	6839      	ldr	r1, [r7, #0]
 80054c0:	69b8      	ldr	r0, [r7, #24]
 80054c2:	f000 fdf1 	bl	80060a8 <xQueueSemaphoreTake>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d00b      	beq.n	80054e4 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 80054d2:	f06f 0301 	mvn.w	r3, #1
 80054d6:	61fb      	str	r3, [r7, #28]
 80054d8:	e004      	b.n	80054e4 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 80054da:	f06f 0302 	mvn.w	r3, #2
 80054de:	61fb      	str	r3, [r7, #28]
 80054e0:	e000      	b.n	80054e4 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 80054e2:	bf00      	nop
      }
    }
  }

  return (stat);
 80054e4:	69fb      	ldr	r3, [r7, #28]
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3720      	adds	r7, #32
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	20000148 	.word	0x20000148
 80054f4:	e000ed04 	.word	0xe000ed04

080054f8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b088      	sub	sp, #32
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005504:	2300      	movs	r3, #0
 8005506:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d103      	bne.n	8005516 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800550e:	f06f 0303 	mvn.w	r3, #3
 8005512:	61fb      	str	r3, [r7, #28]
 8005514:	e03e      	b.n	8005594 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005516:	f3ef 8305 	mrs	r3, IPSR
 800551a:	617b      	str	r3, [r7, #20]
  return(result);
 800551c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10f      	bne.n	8005542 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005522:	f3ef 8310 	mrs	r3, PRIMASK
 8005526:	613b      	str	r3, [r7, #16]
  return(result);
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d105      	bne.n	800553a <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800552e:	f3ef 8311 	mrs	r3, BASEPRI
 8005532:	60fb      	str	r3, [r7, #12]
  return(result);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d01e      	beq.n	8005578 <osSemaphoreRelease+0x80>
 800553a:	4b19      	ldr	r3, [pc, #100]	; (80055a0 <osSemaphoreRelease+0xa8>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b02      	cmp	r3, #2
 8005540:	d11a      	bne.n	8005578 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8005542:	2300      	movs	r3, #0
 8005544:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005546:	f107 0308 	add.w	r3, r7, #8
 800554a:	4619      	mov	r1, r3
 800554c:	69b8      	ldr	r0, [r7, #24]
 800554e:	f000 fc45 	bl	8005ddc <xQueueGiveFromISR>
 8005552:	4603      	mov	r3, r0
 8005554:	2b01      	cmp	r3, #1
 8005556:	d003      	beq.n	8005560 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8005558:	f06f 0302 	mvn.w	r3, #2
 800555c:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800555e:	e018      	b.n	8005592 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d015      	beq.n	8005592 <osSemaphoreRelease+0x9a>
 8005566:	4b0f      	ldr	r3, [pc, #60]	; (80055a4 <osSemaphoreRelease+0xac>)
 8005568:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800556c:	601a      	str	r2, [r3, #0]
 800556e:	f3bf 8f4f 	dsb	sy
 8005572:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005576:	e00c      	b.n	8005592 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005578:	2300      	movs	r3, #0
 800557a:	2200      	movs	r2, #0
 800557c:	2100      	movs	r1, #0
 800557e:	69b8      	ldr	r0, [r7, #24]
 8005580:	f000 fa9e 	bl	8005ac0 <xQueueGenericSend>
 8005584:	4603      	mov	r3, r0
 8005586:	2b01      	cmp	r3, #1
 8005588:	d004      	beq.n	8005594 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800558a:	f06f 0302 	mvn.w	r3, #2
 800558e:	61fb      	str	r3, [r7, #28]
 8005590:	e000      	b.n	8005594 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005592:	bf00      	nop
    }
  }

  return (stat);
 8005594:	69fb      	ldr	r3, [r7, #28]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3720      	adds	r7, #32
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	20000148 	.word	0x20000148
 80055a4:	e000ed04 	.word	0xe000ed04

080055a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80055a8:	b480      	push	{r7}
 80055aa:	b085      	sub	sp, #20
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	4a07      	ldr	r2, [pc, #28]	; (80055d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80055b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	4a06      	ldr	r2, [pc, #24]	; (80055d8 <vApplicationGetIdleTaskMemory+0x30>)
 80055be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2280      	movs	r2, #128	; 0x80
 80055c4:	601a      	str	r2, [r3, #0]
}
 80055c6:	bf00      	nop
 80055c8:	3714      	adds	r7, #20
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	2000014c 	.word	0x2000014c
 80055d8:	200001a8 	.word	0x200001a8

080055dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	4a07      	ldr	r2, [pc, #28]	; (8005608 <vApplicationGetTimerTaskMemory+0x2c>)
 80055ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	4a06      	ldr	r2, [pc, #24]	; (800560c <vApplicationGetTimerTaskMemory+0x30>)
 80055f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80055fa:	601a      	str	r2, [r3, #0]
}
 80055fc:	bf00      	nop
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr
 8005608:	200003a8 	.word	0x200003a8
 800560c:	20000404 	.word	0x20000404

08005610 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f103 0208 	add.w	r2, r3, #8
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f04f 32ff 	mov.w	r2, #4294967295
 8005628:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f103 0208 	add.w	r2, r3, #8
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f103 0208 	add.w	r2, r3, #8
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800565e:	bf00      	nop
 8005660:	370c      	adds	r7, #12
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr

0800566a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800566a:	b480      	push	{r7}
 800566c:	b085      	sub	sp, #20
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
 8005672:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	689a      	ldr	r2, [r3, #8]
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	683a      	ldr	r2, [r7, #0]
 8005694:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	1c5a      	adds	r2, r3, #1
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	601a      	str	r2, [r3, #0]
}
 80056a6:	bf00      	nop
 80056a8:	3714      	adds	r7, #20
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056b2:	b480      	push	{r7}
 80056b4:	b085      	sub	sp, #20
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
 80056ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c8:	d103      	bne.n	80056d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	60fb      	str	r3, [r7, #12]
 80056d0:	e00c      	b.n	80056ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	3308      	adds	r3, #8
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	e002      	b.n	80056e0 <vListInsert+0x2e>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	60fb      	str	r3, [r7, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d2f6      	bcs.n	80056da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	685a      	ldr	r2, [r3, #4]
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	683a      	ldr	r2, [r7, #0]
 8005706:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	1c5a      	adds	r2, r3, #1
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	601a      	str	r2, [r3, #0]
}
 8005718:	bf00      	nop
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	6892      	ldr	r2, [r2, #8]
 800573a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	6852      	ldr	r2, [r2, #4]
 8005744:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	429a      	cmp	r2, r3
 800574e:	d103      	bne.n	8005758 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	1e5a      	subs	r2, r3, #1
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
}
 800576c:	4618      	mov	r0, r3
 800576e:	3714      	adds	r7, #20
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d109      	bne.n	80057a0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800578c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005790:	f383 8811 	msr	BASEPRI, r3
 8005794:	f3bf 8f6f 	isb	sy
 8005798:	f3bf 8f4f 	dsb	sy
 800579c:	60bb      	str	r3, [r7, #8]
 800579e:	e7fe      	b.n	800579e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80057a0:	f002 fc44 	bl	800802c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ac:	68f9      	ldr	r1, [r7, #12]
 80057ae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80057b0:	fb01 f303 	mul.w	r3, r1, r3
 80057b4:	441a      	add	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057d0:	3b01      	subs	r3, #1
 80057d2:	68f9      	ldr	r1, [r7, #12]
 80057d4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80057d6:	fb01 f303 	mul.w	r3, r1, r3
 80057da:	441a      	add	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	22ff      	movs	r2, #255	; 0xff
 80057e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	22ff      	movs	r2, #255	; 0xff
 80057ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d114      	bne.n	8005820 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d01a      	beq.n	8005834 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	3310      	adds	r3, #16
 8005802:	4618      	mov	r0, r3
 8005804:	f001 fbfc 	bl	8007000 <xTaskRemoveFromEventList>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d012      	beq.n	8005834 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800580e:	4b0d      	ldr	r3, [pc, #52]	; (8005844 <xQueueGenericReset+0xcc>)
 8005810:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	f3bf 8f4f 	dsb	sy
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	e009      	b.n	8005834 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	3310      	adds	r3, #16
 8005824:	4618      	mov	r0, r3
 8005826:	f7ff fef3 	bl	8005610 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	3324      	adds	r3, #36	; 0x24
 800582e:	4618      	mov	r0, r3
 8005830:	f7ff feee 	bl	8005610 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005834:	f002 fc28 	bl	8008088 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005838:	2301      	movs	r3, #1
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	e000ed04 	.word	0xe000ed04

08005848 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005848:	b580      	push	{r7, lr}
 800584a:	b08e      	sub	sp, #56	; 0x38
 800584c:	af02      	add	r7, sp, #8
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
 8005854:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d109      	bne.n	8005870 <xQueueGenericCreateStatic+0x28>
 800585c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005860:	f383 8811 	msr	BASEPRI, r3
 8005864:	f3bf 8f6f 	isb	sy
 8005868:	f3bf 8f4f 	dsb	sy
 800586c:	62bb      	str	r3, [r7, #40]	; 0x28
 800586e:	e7fe      	b.n	800586e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d109      	bne.n	800588a <xQueueGenericCreateStatic+0x42>
 8005876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800587a:	f383 8811 	msr	BASEPRI, r3
 800587e:	f3bf 8f6f 	isb	sy
 8005882:	f3bf 8f4f 	dsb	sy
 8005886:	627b      	str	r3, [r7, #36]	; 0x24
 8005888:	e7fe      	b.n	8005888 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d002      	beq.n	8005896 <xQueueGenericCreateStatic+0x4e>
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <xQueueGenericCreateStatic+0x52>
 8005896:	2301      	movs	r3, #1
 8005898:	e000      	b.n	800589c <xQueueGenericCreateStatic+0x54>
 800589a:	2300      	movs	r3, #0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d109      	bne.n	80058b4 <xQueueGenericCreateStatic+0x6c>
 80058a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a4:	f383 8811 	msr	BASEPRI, r3
 80058a8:	f3bf 8f6f 	isb	sy
 80058ac:	f3bf 8f4f 	dsb	sy
 80058b0:	623b      	str	r3, [r7, #32]
 80058b2:	e7fe      	b.n	80058b2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d102      	bne.n	80058c0 <xQueueGenericCreateStatic+0x78>
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d101      	bne.n	80058c4 <xQueueGenericCreateStatic+0x7c>
 80058c0:	2301      	movs	r3, #1
 80058c2:	e000      	b.n	80058c6 <xQueueGenericCreateStatic+0x7e>
 80058c4:	2300      	movs	r3, #0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d109      	bne.n	80058de <xQueueGenericCreateStatic+0x96>
 80058ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	61fb      	str	r3, [r7, #28]
 80058dc:	e7fe      	b.n	80058dc <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80058de:	2350      	movs	r3, #80	; 0x50
 80058e0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2b50      	cmp	r3, #80	; 0x50
 80058e6:	d009      	beq.n	80058fc <xQueueGenericCreateStatic+0xb4>
 80058e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ec:	f383 8811 	msr	BASEPRI, r3
 80058f0:	f3bf 8f6f 	isb	sy
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	61bb      	str	r3, [r7, #24]
 80058fa:	e7fe      	b.n	80058fa <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80058fc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00d      	beq.n	8005924 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005910:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005916:	9300      	str	r3, [sp, #0]
 8005918:	4613      	mov	r3, r2
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	68b9      	ldr	r1, [r7, #8]
 800591e:	68f8      	ldr	r0, [r7, #12]
 8005920:	f000 f844 	bl	80059ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005926:	4618      	mov	r0, r3
 8005928:	3730      	adds	r7, #48	; 0x30
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800592e:	b580      	push	{r7, lr}
 8005930:	b08a      	sub	sp, #40	; 0x28
 8005932:	af02      	add	r7, sp, #8
 8005934:	60f8      	str	r0, [r7, #12]
 8005936:	60b9      	str	r1, [r7, #8]
 8005938:	4613      	mov	r3, r2
 800593a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d109      	bne.n	8005956 <xQueueGenericCreate+0x28>
 8005942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005946:	f383 8811 	msr	BASEPRI, r3
 800594a:	f3bf 8f6f 	isb	sy
 800594e:	f3bf 8f4f 	dsb	sy
 8005952:	613b      	str	r3, [r7, #16]
 8005954:	e7fe      	b.n	8005954 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d102      	bne.n	8005962 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800595c:	2300      	movs	r3, #0
 800595e:	61fb      	str	r3, [r7, #28]
 8005960:	e004      	b.n	800596c <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	fb02 f303 	mul.w	r3, r2, r3
 800596a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	3350      	adds	r3, #80	; 0x50
 8005970:	4618      	mov	r0, r3
 8005972:	f002 fc75 	bl	8008260 <pvPortMalloc>
 8005976:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d011      	beq.n	80059a2 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	3350      	adds	r3, #80	; 0x50
 8005986:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005990:	79fa      	ldrb	r2, [r7, #7]
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	4613      	mov	r3, r2
 8005998:	697a      	ldr	r2, [r7, #20]
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 f805 	bl	80059ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80059a2:	69bb      	ldr	r3, [r7, #24]
	}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3720      	adds	r7, #32
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
 80059b8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d103      	bne.n	80059c8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	69ba      	ldr	r2, [r7, #24]
 80059c4:	601a      	str	r2, [r3, #0]
 80059c6:	e002      	b.n	80059ce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80059da:	2101      	movs	r1, #1
 80059dc:	69b8      	ldr	r0, [r7, #24]
 80059de:	f7ff fecb 	bl	8005778 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	78fa      	ldrb	r2, [r7, #3]
 80059e6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80059ea:	bf00      	nop
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b08a      	sub	sp, #40	; 0x28
 80059f6:	af02      	add	r7, sp, #8
 80059f8:	60f8      	str	r0, [r7, #12]
 80059fa:	60b9      	str	r1, [r7, #8]
 80059fc:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d109      	bne.n	8005a18 <xQueueCreateCountingSemaphoreStatic+0x26>
 8005a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	61bb      	str	r3, [r7, #24]
 8005a16:	e7fe      	b.n	8005a16 <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d909      	bls.n	8005a34 <xQueueCreateCountingSemaphoreStatic+0x42>
 8005a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a24:	f383 8811 	msr	BASEPRI, r3
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	617b      	str	r3, [r7, #20]
 8005a32:	e7fe      	b.n	8005a32 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005a34:	2302      	movs	r3, #2
 8005a36:	9300      	str	r3, [sp, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	2100      	movs	r1, #0
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f7ff ff02 	bl	8005848 <xQueueGenericCreateStatic>
 8005a44:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d002      	beq.n	8005a52 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	68ba      	ldr	r2, [r7, #8]
 8005a50:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005a52:	69fb      	ldr	r3, [r7, #28]
	}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3720      	adds	r7, #32
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d109      	bne.n	8005a80 <xQueueCreateCountingSemaphore+0x24>
 8005a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a70:	f383 8811 	msr	BASEPRI, r3
 8005a74:	f3bf 8f6f 	isb	sy
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	613b      	str	r3, [r7, #16]
 8005a7e:	e7fe      	b.n	8005a7e <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d909      	bls.n	8005a9c <xQueueCreateCountingSemaphore+0x40>
 8005a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a8c:	f383 8811 	msr	BASEPRI, r3
 8005a90:	f3bf 8f6f 	isb	sy
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	60fb      	str	r3, [r7, #12]
 8005a9a:	e7fe      	b.n	8005a9a <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	2100      	movs	r1, #0
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f7ff ff44 	bl	800592e <xQueueGenericCreate>
 8005aa6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d002      	beq.n	8005ab4 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	683a      	ldr	r2, [r7, #0]
 8005ab2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005ab4:	697b      	ldr	r3, [r7, #20]
	}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3718      	adds	r7, #24
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
	...

08005ac0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b08e      	sub	sp, #56	; 0x38
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
 8005acc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d109      	bne.n	8005af0 <xQueueGenericSend+0x30>
 8005adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae0:	f383 8811 	msr	BASEPRI, r3
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	f3bf 8f4f 	dsb	sy
 8005aec:	62bb      	str	r3, [r7, #40]	; 0x28
 8005aee:	e7fe      	b.n	8005aee <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d103      	bne.n	8005afe <xQueueGenericSend+0x3e>
 8005af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <xQueueGenericSend+0x42>
 8005afe:	2301      	movs	r3, #1
 8005b00:	e000      	b.n	8005b04 <xQueueGenericSend+0x44>
 8005b02:	2300      	movs	r3, #0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d109      	bne.n	8005b1c <xQueueGenericSend+0x5c>
 8005b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b0c:	f383 8811 	msr	BASEPRI, r3
 8005b10:	f3bf 8f6f 	isb	sy
 8005b14:	f3bf 8f4f 	dsb	sy
 8005b18:	627b      	str	r3, [r7, #36]	; 0x24
 8005b1a:	e7fe      	b.n	8005b1a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d103      	bne.n	8005b2a <xQueueGenericSend+0x6a>
 8005b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d101      	bne.n	8005b2e <xQueueGenericSend+0x6e>
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e000      	b.n	8005b30 <xQueueGenericSend+0x70>
 8005b2e:	2300      	movs	r3, #0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d109      	bne.n	8005b48 <xQueueGenericSend+0x88>
 8005b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b38:	f383 8811 	msr	BASEPRI, r3
 8005b3c:	f3bf 8f6f 	isb	sy
 8005b40:	f3bf 8f4f 	dsb	sy
 8005b44:	623b      	str	r3, [r7, #32]
 8005b46:	e7fe      	b.n	8005b46 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b48:	f001 fc20 	bl	800738c <xTaskGetSchedulerState>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d102      	bne.n	8005b58 <xQueueGenericSend+0x98>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d101      	bne.n	8005b5c <xQueueGenericSend+0x9c>
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e000      	b.n	8005b5e <xQueueGenericSend+0x9e>
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d109      	bne.n	8005b76 <xQueueGenericSend+0xb6>
 8005b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b66:	f383 8811 	msr	BASEPRI, r3
 8005b6a:	f3bf 8f6f 	isb	sy
 8005b6e:	f3bf 8f4f 	dsb	sy
 8005b72:	61fb      	str	r3, [r7, #28]
 8005b74:	e7fe      	b.n	8005b74 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b76:	f002 fa59 	bl	800802c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d302      	bcc.n	8005b8c <xQueueGenericSend+0xcc>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d129      	bne.n	8005be0 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	68b9      	ldr	r1, [r7, #8]
 8005b90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005b92:	f000 fc48 	bl	8006426 <prvCopyDataToQueue>
 8005b96:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d010      	beq.n	8005bc2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba2:	3324      	adds	r3, #36	; 0x24
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f001 fa2b 	bl	8007000 <xTaskRemoveFromEventList>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d013      	beq.n	8005bd8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005bb0:	4b3f      	ldr	r3, [pc, #252]	; (8005cb0 <xQueueGenericSend+0x1f0>)
 8005bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bb6:	601a      	str	r2, [r3, #0]
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	e00a      	b.n	8005bd8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d007      	beq.n	8005bd8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005bc8:	4b39      	ldr	r3, [pc, #228]	; (8005cb0 <xQueueGenericSend+0x1f0>)
 8005bca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bce:	601a      	str	r2, [r3, #0]
 8005bd0:	f3bf 8f4f 	dsb	sy
 8005bd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005bd8:	f002 fa56 	bl	8008088 <vPortExitCritical>
				return pdPASS;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e063      	b.n	8005ca8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d103      	bne.n	8005bee <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005be6:	f002 fa4f 	bl	8008088 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005bea:	2300      	movs	r3, #0
 8005bec:	e05c      	b.n	8005ca8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d106      	bne.n	8005c02 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005bf4:	f107 0314 	add.w	r3, r7, #20
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f001 fa63 	bl	80070c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005c02:	f002 fa41 	bl	8008088 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005c06:	f000 ffdf 	bl	8006bc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c0a:	f002 fa0f 	bl	800802c <vPortEnterCritical>
 8005c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c14:	b25b      	sxtb	r3, r3
 8005c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c1a:	d103      	bne.n	8005c24 <xQueueGenericSend+0x164>
 8005c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c2a:	b25b      	sxtb	r3, r3
 8005c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c30:	d103      	bne.n	8005c3a <xQueueGenericSend+0x17a>
 8005c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c3a:	f002 fa25 	bl	8008088 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c3e:	1d3a      	adds	r2, r7, #4
 8005c40:	f107 0314 	add.w	r3, r7, #20
 8005c44:	4611      	mov	r1, r2
 8005c46:	4618      	mov	r0, r3
 8005c48:	f001 fa52 	bl	80070f0 <xTaskCheckForTimeOut>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d124      	bne.n	8005c9c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005c52:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c54:	f000 fcdf 	bl	8006616 <prvIsQueueFull>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d018      	beq.n	8005c90 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c60:	3310      	adds	r3, #16
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	4611      	mov	r1, r2
 8005c66:	4618      	mov	r0, r3
 8005c68:	f001 f97c 	bl	8006f64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005c6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c6e:	f000 fc6a 	bl	8006546 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005c72:	f000 ffb7 	bl	8006be4 <xTaskResumeAll>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	f47f af7c 	bne.w	8005b76 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8005c7e:	4b0c      	ldr	r3, [pc, #48]	; (8005cb0 <xQueueGenericSend+0x1f0>)
 8005c80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c84:	601a      	str	r2, [r3, #0]
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	e772      	b.n	8005b76 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005c90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c92:	f000 fc58 	bl	8006546 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c96:	f000 ffa5 	bl	8006be4 <xTaskResumeAll>
 8005c9a:	e76c      	b.n	8005b76 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005c9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c9e:	f000 fc52 	bl	8006546 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ca2:	f000 ff9f 	bl	8006be4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005ca6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3738      	adds	r7, #56	; 0x38
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	e000ed04 	.word	0xe000ed04

08005cb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b08e      	sub	sp, #56	; 0x38
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	60f8      	str	r0, [r7, #12]
 8005cbc:	60b9      	str	r1, [r7, #8]
 8005cbe:	607a      	str	r2, [r7, #4]
 8005cc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d109      	bne.n	8005ce0 <xQueueGenericSendFromISR+0x2c>
 8005ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd0:	f383 8811 	msr	BASEPRI, r3
 8005cd4:	f3bf 8f6f 	isb	sy
 8005cd8:	f3bf 8f4f 	dsb	sy
 8005cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8005cde:	e7fe      	b.n	8005cde <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d103      	bne.n	8005cee <xQueueGenericSendFromISR+0x3a>
 8005ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d101      	bne.n	8005cf2 <xQueueGenericSendFromISR+0x3e>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e000      	b.n	8005cf4 <xQueueGenericSendFromISR+0x40>
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d109      	bne.n	8005d0c <xQueueGenericSendFromISR+0x58>
 8005cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cfc:	f383 8811 	msr	BASEPRI, r3
 8005d00:	f3bf 8f6f 	isb	sy
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	623b      	str	r3, [r7, #32]
 8005d0a:	e7fe      	b.n	8005d0a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d103      	bne.n	8005d1a <xQueueGenericSendFromISR+0x66>
 8005d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d101      	bne.n	8005d1e <xQueueGenericSendFromISR+0x6a>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e000      	b.n	8005d20 <xQueueGenericSendFromISR+0x6c>
 8005d1e:	2300      	movs	r3, #0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d109      	bne.n	8005d38 <xQueueGenericSendFromISR+0x84>
 8005d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d28:	f383 8811 	msr	BASEPRI, r3
 8005d2c:	f3bf 8f6f 	isb	sy
 8005d30:	f3bf 8f4f 	dsb	sy
 8005d34:	61fb      	str	r3, [r7, #28]
 8005d36:	e7fe      	b.n	8005d36 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005d38:	f002 fa54 	bl	80081e4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005d3c:	f3ef 8211 	mrs	r2, BASEPRI
 8005d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d44:	f383 8811 	msr	BASEPRI, r3
 8005d48:	f3bf 8f6f 	isb	sy
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	61ba      	str	r2, [r7, #24]
 8005d52:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005d54:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d56:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d302      	bcc.n	8005d6a <xQueueGenericSendFromISR+0xb6>
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d12c      	bne.n	8005dc4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	68b9      	ldr	r1, [r7, #8]
 8005d78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d7a:	f000 fb54 	bl	8006426 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005d7e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d86:	d112      	bne.n	8005dae <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d016      	beq.n	8005dbe <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d92:	3324      	adds	r3, #36	; 0x24
 8005d94:	4618      	mov	r0, r3
 8005d96:	f001 f933 	bl	8007000 <xTaskRemoveFromEventList>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d00e      	beq.n	8005dbe <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00b      	beq.n	8005dbe <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	e007      	b.n	8005dbe <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005dae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005db2:	3301      	adds	r3, #1
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	b25a      	sxtb	r2, r3
 8005db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005dc2:	e001      	b.n	8005dc8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	637b      	str	r3, [r7, #52]	; 0x34
 8005dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dca:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3738      	adds	r7, #56	; 0x38
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b08e      	sub	sp, #56	; 0x38
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d109      	bne.n	8005e04 <xQueueGiveFromISR+0x28>
	__asm volatile
 8005df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df4:	f383 8811 	msr	BASEPRI, r3
 8005df8:	f3bf 8f6f 	isb	sy
 8005dfc:	f3bf 8f4f 	dsb	sy
 8005e00:	623b      	str	r3, [r7, #32]
 8005e02:	e7fe      	b.n	8005e02 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d009      	beq.n	8005e20 <xQueueGiveFromISR+0x44>
 8005e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e10:	f383 8811 	msr	BASEPRI, r3
 8005e14:	f3bf 8f6f 	isb	sy
 8005e18:	f3bf 8f4f 	dsb	sy
 8005e1c:	61fb      	str	r3, [r7, #28]
 8005e1e:	e7fe      	b.n	8005e1e <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d103      	bne.n	8005e30 <xQueueGiveFromISR+0x54>
 8005e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d101      	bne.n	8005e34 <xQueueGiveFromISR+0x58>
 8005e30:	2301      	movs	r3, #1
 8005e32:	e000      	b.n	8005e36 <xQueueGiveFromISR+0x5a>
 8005e34:	2300      	movs	r3, #0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d109      	bne.n	8005e4e <xQueueGiveFromISR+0x72>
 8005e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e3e:	f383 8811 	msr	BASEPRI, r3
 8005e42:	f3bf 8f6f 	isb	sy
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	61bb      	str	r3, [r7, #24]
 8005e4c:	e7fe      	b.n	8005e4c <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e4e:	f002 f9c9 	bl	80081e4 <vPortValidateInterruptPriority>
	__asm volatile
 8005e52:	f3ef 8211 	mrs	r2, BASEPRI
 8005e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5a:	f383 8811 	msr	BASEPRI, r3
 8005e5e:	f3bf 8f6f 	isb	sy
 8005e62:	f3bf 8f4f 	dsb	sy
 8005e66:	617a      	str	r2, [r7, #20]
 8005e68:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005e6a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e72:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d22b      	bcs.n	8005ed6 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e8a:	1c5a      	adds	r2, r3, #1
 8005e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e8e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e90:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e98:	d112      	bne.n	8005ec0 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d016      	beq.n	8005ed0 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ea4:	3324      	adds	r3, #36	; 0x24
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f001 f8aa 	bl	8007000 <xTaskRemoveFromEventList>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00e      	beq.n	8005ed0 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00b      	beq.n	8005ed0 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	601a      	str	r2, [r3, #0]
 8005ebe:	e007      	b.n	8005ed0 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005ec0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	b25a      	sxtb	r2, r3
 8005eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ecc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	637b      	str	r3, [r7, #52]	; 0x34
 8005ed4:	e001      	b.n	8005eda <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	637b      	str	r3, [r7, #52]	; 0x34
 8005eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005edc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3738      	adds	r7, #56	; 0x38
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
	...

08005ef0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b08c      	sub	sp, #48	; 0x30
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005efc:	2300      	movs	r3, #0
 8005efe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d109      	bne.n	8005f1e <xQueueReceive+0x2e>
	__asm volatile
 8005f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0e:	f383 8811 	msr	BASEPRI, r3
 8005f12:	f3bf 8f6f 	isb	sy
 8005f16:	f3bf 8f4f 	dsb	sy
 8005f1a:	623b      	str	r3, [r7, #32]
 8005f1c:	e7fe      	b.n	8005f1c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d103      	bne.n	8005f2c <xQueueReceive+0x3c>
 8005f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d101      	bne.n	8005f30 <xQueueReceive+0x40>
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e000      	b.n	8005f32 <xQueueReceive+0x42>
 8005f30:	2300      	movs	r3, #0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d109      	bne.n	8005f4a <xQueueReceive+0x5a>
 8005f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f3a:	f383 8811 	msr	BASEPRI, r3
 8005f3e:	f3bf 8f6f 	isb	sy
 8005f42:	f3bf 8f4f 	dsb	sy
 8005f46:	61fb      	str	r3, [r7, #28]
 8005f48:	e7fe      	b.n	8005f48 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f4a:	f001 fa1f 	bl	800738c <xTaskGetSchedulerState>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d102      	bne.n	8005f5a <xQueueReceive+0x6a>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <xQueueReceive+0x6e>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e000      	b.n	8005f60 <xQueueReceive+0x70>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d109      	bne.n	8005f78 <xQueueReceive+0x88>
 8005f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	61bb      	str	r3, [r7, #24]
 8005f76:	e7fe      	b.n	8005f76 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f78:	f002 f858 	bl	800802c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f80:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d01f      	beq.n	8005fc8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005f88:	68b9      	ldr	r1, [r7, #8]
 8005f8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f8c:	f000 fab5 	bl	80064fa <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f92:	1e5a      	subs	r2, r3, #1
 8005f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f96:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00f      	beq.n	8005fc0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa2:	3310      	adds	r3, #16
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f001 f82b 	bl	8007000 <xTaskRemoveFromEventList>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d007      	beq.n	8005fc0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005fb0:	4b3c      	ldr	r3, [pc, #240]	; (80060a4 <xQueueReceive+0x1b4>)
 8005fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fb6:	601a      	str	r2, [r3, #0]
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005fc0:	f002 f862 	bl	8008088 <vPortExitCritical>
				return pdPASS;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e069      	b.n	800609c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d103      	bne.n	8005fd6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005fce:	f002 f85b 	bl	8008088 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	e062      	b.n	800609c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d106      	bne.n	8005fea <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fdc:	f107 0310 	add.w	r3, r7, #16
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f001 f86f 	bl	80070c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fea:	f002 f84d 	bl	8008088 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fee:	f000 fdeb 	bl	8006bc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ff2:	f002 f81b 	bl	800802c <vPortEnterCritical>
 8005ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005ffc:	b25b      	sxtb	r3, r3
 8005ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006002:	d103      	bne.n	800600c <xQueueReceive+0x11c>
 8006004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006006:	2200      	movs	r2, #0
 8006008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800600c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800600e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006012:	b25b      	sxtb	r3, r3
 8006014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006018:	d103      	bne.n	8006022 <xQueueReceive+0x132>
 800601a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800601c:	2200      	movs	r2, #0
 800601e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006022:	f002 f831 	bl	8008088 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006026:	1d3a      	adds	r2, r7, #4
 8006028:	f107 0310 	add.w	r3, r7, #16
 800602c:	4611      	mov	r1, r2
 800602e:	4618      	mov	r0, r3
 8006030:	f001 f85e 	bl	80070f0 <xTaskCheckForTimeOut>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d123      	bne.n	8006082 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800603a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800603c:	f000 fad5 	bl	80065ea <prvIsQueueEmpty>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d017      	beq.n	8006076 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006048:	3324      	adds	r3, #36	; 0x24
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	4611      	mov	r1, r2
 800604e:	4618      	mov	r0, r3
 8006050:	f000 ff88 	bl	8006f64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006054:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006056:	f000 fa76 	bl	8006546 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800605a:	f000 fdc3 	bl	8006be4 <xTaskResumeAll>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d189      	bne.n	8005f78 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8006064:	4b0f      	ldr	r3, [pc, #60]	; (80060a4 <xQueueReceive+0x1b4>)
 8006066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	f3bf 8f4f 	dsb	sy
 8006070:	f3bf 8f6f 	isb	sy
 8006074:	e780      	b.n	8005f78 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006076:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006078:	f000 fa65 	bl	8006546 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800607c:	f000 fdb2 	bl	8006be4 <xTaskResumeAll>
 8006080:	e77a      	b.n	8005f78 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006082:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006084:	f000 fa5f 	bl	8006546 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006088:	f000 fdac 	bl	8006be4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800608c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800608e:	f000 faac 	bl	80065ea <prvIsQueueEmpty>
 8006092:	4603      	mov	r3, r0
 8006094:	2b00      	cmp	r3, #0
 8006096:	f43f af6f 	beq.w	8005f78 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800609a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800609c:	4618      	mov	r0, r3
 800609e:	3730      	adds	r7, #48	; 0x30
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	e000ed04 	.word	0xe000ed04

080060a8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b08e      	sub	sp, #56	; 0x38
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80060b2:	2300      	movs	r3, #0
 80060b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80060ba:	2300      	movs	r3, #0
 80060bc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80060be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d109      	bne.n	80060d8 <xQueueSemaphoreTake+0x30>
 80060c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060c8:	f383 8811 	msr	BASEPRI, r3
 80060cc:	f3bf 8f6f 	isb	sy
 80060d0:	f3bf 8f4f 	dsb	sy
 80060d4:	623b      	str	r3, [r7, #32]
 80060d6:	e7fe      	b.n	80060d6 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80060d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d009      	beq.n	80060f4 <xQueueSemaphoreTake+0x4c>
 80060e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e4:	f383 8811 	msr	BASEPRI, r3
 80060e8:	f3bf 8f6f 	isb	sy
 80060ec:	f3bf 8f4f 	dsb	sy
 80060f0:	61fb      	str	r3, [r7, #28]
 80060f2:	e7fe      	b.n	80060f2 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80060f4:	f001 f94a 	bl	800738c <xTaskGetSchedulerState>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d102      	bne.n	8006104 <xQueueSemaphoreTake+0x5c>
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d101      	bne.n	8006108 <xQueueSemaphoreTake+0x60>
 8006104:	2301      	movs	r3, #1
 8006106:	e000      	b.n	800610a <xQueueSemaphoreTake+0x62>
 8006108:	2300      	movs	r3, #0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d109      	bne.n	8006122 <xQueueSemaphoreTake+0x7a>
 800610e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006112:	f383 8811 	msr	BASEPRI, r3
 8006116:	f3bf 8f6f 	isb	sy
 800611a:	f3bf 8f4f 	dsb	sy
 800611e:	61bb      	str	r3, [r7, #24]
 8006120:	e7fe      	b.n	8006120 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006122:	f001 ff83 	bl	800802c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800612a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800612c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800612e:	2b00      	cmp	r3, #0
 8006130:	d024      	beq.n	800617c <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006134:	1e5a      	subs	r2, r3, #1
 8006136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006138:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800613a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d104      	bne.n	800614c <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006142:	f001 fa95 	bl	8007670 <pvTaskIncrementMutexHeldCount>
 8006146:	4602      	mov	r2, r0
 8006148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800614a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800614c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d00f      	beq.n	8006174 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006156:	3310      	adds	r3, #16
 8006158:	4618      	mov	r0, r3
 800615a:	f000 ff51 	bl	8007000 <xTaskRemoveFromEventList>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d007      	beq.n	8006174 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006164:	4b53      	ldr	r3, [pc, #332]	; (80062b4 <xQueueSemaphoreTake+0x20c>)
 8006166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800616a:	601a      	str	r2, [r3, #0]
 800616c:	f3bf 8f4f 	dsb	sy
 8006170:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006174:	f001 ff88 	bl	8008088 <vPortExitCritical>
				return pdPASS;
 8006178:	2301      	movs	r3, #1
 800617a:	e096      	b.n	80062aa <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d110      	bne.n	80061a4 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006184:	2b00      	cmp	r3, #0
 8006186:	d009      	beq.n	800619c <xQueueSemaphoreTake+0xf4>
 8006188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800618c:	f383 8811 	msr	BASEPRI, r3
 8006190:	f3bf 8f6f 	isb	sy
 8006194:	f3bf 8f4f 	dsb	sy
 8006198:	617b      	str	r3, [r7, #20]
 800619a:	e7fe      	b.n	800619a <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800619c:	f001 ff74 	bl	8008088 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80061a0:	2300      	movs	r3, #0
 80061a2:	e082      	b.n	80062aa <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d106      	bne.n	80061b8 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061aa:	f107 030c 	add.w	r3, r7, #12
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 ff88 	bl	80070c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80061b4:	2301      	movs	r3, #1
 80061b6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80061b8:	f001 ff66 	bl	8008088 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80061bc:	f000 fd04 	bl	8006bc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80061c0:	f001 ff34 	bl	800802c <vPortEnterCritical>
 80061c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80061ca:	b25b      	sxtb	r3, r3
 80061cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d0:	d103      	bne.n	80061da <xQueueSemaphoreTake+0x132>
 80061d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061d4:	2200      	movs	r2, #0
 80061d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80061e0:	b25b      	sxtb	r3, r3
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e6:	d103      	bne.n	80061f0 <xQueueSemaphoreTake+0x148>
 80061e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061f0:	f001 ff4a 	bl	8008088 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80061f4:	463a      	mov	r2, r7
 80061f6:	f107 030c 	add.w	r3, r7, #12
 80061fa:	4611      	mov	r1, r2
 80061fc:	4618      	mov	r0, r3
 80061fe:	f000 ff77 	bl	80070f0 <xTaskCheckForTimeOut>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d132      	bne.n	800626e <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006208:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800620a:	f000 f9ee 	bl	80065ea <prvIsQueueEmpty>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d026      	beq.n	8006262 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d109      	bne.n	8006230 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800621c:	f001 ff06 	bl	800802c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	4618      	mov	r0, r3
 8006226:	f001 f8cf 	bl	80073c8 <xTaskPriorityInherit>
 800622a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800622c:	f001 ff2c 	bl	8008088 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006232:	3324      	adds	r3, #36	; 0x24
 8006234:	683a      	ldr	r2, [r7, #0]
 8006236:	4611      	mov	r1, r2
 8006238:	4618      	mov	r0, r3
 800623a:	f000 fe93 	bl	8006f64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800623e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006240:	f000 f981 	bl	8006546 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006244:	f000 fcce 	bl	8006be4 <xTaskResumeAll>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	f47f af69 	bne.w	8006122 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8006250:	4b18      	ldr	r3, [pc, #96]	; (80062b4 <xQueueSemaphoreTake+0x20c>)
 8006252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006256:	601a      	str	r2, [r3, #0]
 8006258:	f3bf 8f4f 	dsb	sy
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	e75f      	b.n	8006122 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006262:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006264:	f000 f96f 	bl	8006546 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006268:	f000 fcbc 	bl	8006be4 <xTaskResumeAll>
 800626c:	e759      	b.n	8006122 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800626e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006270:	f000 f969 	bl	8006546 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006274:	f000 fcb6 	bl	8006be4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006278:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800627a:	f000 f9b6 	bl	80065ea <prvIsQueueEmpty>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	f43f af4e 	beq.w	8006122 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00d      	beq.n	80062a8 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800628c:	f001 fece 	bl	800802c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006290:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006292:	f000 f8b0 	bl	80063f6 <prvGetDisinheritPriorityAfterTimeout>
 8006296:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800629e:	4618      	mov	r0, r3
 80062a0:	f001 f966 	bl	8007570 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80062a4:	f001 fef0 	bl	8008088 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80062a8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3738      	adds	r7, #56	; 0x38
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	e000ed04 	.word	0xe000ed04

080062b8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b08e      	sub	sp, #56	; 0x38
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80062c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d109      	bne.n	80062e2 <xQueueReceiveFromISR+0x2a>
 80062ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d2:	f383 8811 	msr	BASEPRI, r3
 80062d6:	f3bf 8f6f 	isb	sy
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	623b      	str	r3, [r7, #32]
 80062e0:	e7fe      	b.n	80062e0 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d103      	bne.n	80062f0 <xQueueReceiveFromISR+0x38>
 80062e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d101      	bne.n	80062f4 <xQueueReceiveFromISR+0x3c>
 80062f0:	2301      	movs	r3, #1
 80062f2:	e000      	b.n	80062f6 <xQueueReceiveFromISR+0x3e>
 80062f4:	2300      	movs	r3, #0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d109      	bne.n	800630e <xQueueReceiveFromISR+0x56>
 80062fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	61fb      	str	r3, [r7, #28]
 800630c:	e7fe      	b.n	800630c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800630e:	f001 ff69 	bl	80081e4 <vPortValidateInterruptPriority>
	__asm volatile
 8006312:	f3ef 8211 	mrs	r2, BASEPRI
 8006316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631a:	f383 8811 	msr	BASEPRI, r3
 800631e:	f3bf 8f6f 	isb	sy
 8006322:	f3bf 8f4f 	dsb	sy
 8006326:	61ba      	str	r2, [r7, #24]
 8006328:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800632a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800632c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800632e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006332:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006336:	2b00      	cmp	r3, #0
 8006338:	d02f      	beq.n	800639a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800633a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800633c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006340:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006344:	68b9      	ldr	r1, [r7, #8]
 8006346:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006348:	f000 f8d7 	bl	80064fa <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800634c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800634e:	1e5a      	subs	r2, r3, #1
 8006350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006352:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006354:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800635c:	d112      	bne.n	8006384 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800635e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d016      	beq.n	8006394 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006368:	3310      	adds	r3, #16
 800636a:	4618      	mov	r0, r3
 800636c:	f000 fe48 	bl	8007000 <xTaskRemoveFromEventList>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00e      	beq.n	8006394 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00b      	beq.n	8006394 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	601a      	str	r2, [r3, #0]
 8006382:	e007      	b.n	8006394 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006384:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006388:	3301      	adds	r3, #1
 800638a:	b2db      	uxtb	r3, r3
 800638c:	b25a      	sxtb	r2, r3
 800638e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006390:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006394:	2301      	movs	r3, #1
 8006396:	637b      	str	r3, [r7, #52]	; 0x34
 8006398:	e001      	b.n	800639e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800639a:	2300      	movs	r3, #0
 800639c:	637b      	str	r3, [r7, #52]	; 0x34
 800639e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80063a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3738      	adds	r7, #56	; 0x38
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d109      	bne.n	80063d8 <vQueueDelete+0x26>
	__asm volatile
 80063c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c8:	f383 8811 	msr	BASEPRI, r3
 80063cc:	f3bf 8f6f 	isb	sy
 80063d0:	f3bf 8f4f 	dsb	sy
 80063d4:	60bb      	str	r3, [r7, #8]
 80063d6:	e7fe      	b.n	80063d6 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f000 f95d 	bl	8006698 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d102      	bne.n	80063ee <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 80063e8:	68f8      	ldr	r0, [r7, #12]
 80063ea:	f001 fffb 	bl	80083e4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80063ee:	bf00      	nop
 80063f0:	3710      	adds	r7, #16
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80063f6:	b480      	push	{r7}
 80063f8:	b085      	sub	sp, #20
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006402:	2b00      	cmp	r3, #0
 8006404:	d006      	beq.n	8006414 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006410:	60fb      	str	r3, [r7, #12]
 8006412:	e001      	b.n	8006418 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006414:	2300      	movs	r3, #0
 8006416:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006418:	68fb      	ldr	r3, [r7, #12]
	}
 800641a:	4618      	mov	r0, r3
 800641c:	3714      	adds	r7, #20
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr

08006426 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b086      	sub	sp, #24
 800642a:	af00      	add	r7, sp, #0
 800642c:	60f8      	str	r0, [r7, #12]
 800642e:	60b9      	str	r1, [r7, #8]
 8006430:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006432:	2300      	movs	r3, #0
 8006434:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800643a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006440:	2b00      	cmp	r3, #0
 8006442:	d10d      	bne.n	8006460 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d14d      	bne.n	80064e8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	4618      	mov	r0, r3
 8006452:	f001 f821 	bl	8007498 <xTaskPriorityDisinherit>
 8006456:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2200      	movs	r2, #0
 800645c:	609a      	str	r2, [r3, #8]
 800645e:	e043      	b.n	80064e8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d119      	bne.n	800649a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6858      	ldr	r0, [r3, #4]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646e:	461a      	mov	r2, r3
 8006470:	68b9      	ldr	r1, [r7, #8]
 8006472:	f002 f8f5 	bl	8008660 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	685a      	ldr	r2, [r3, #4]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647e:	441a      	add	r2, r3
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	685a      	ldr	r2, [r3, #4]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	429a      	cmp	r2, r3
 800648e:	d32b      	bcc.n	80064e8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	605a      	str	r2, [r3, #4]
 8006498:	e026      	b.n	80064e8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	68d8      	ldr	r0, [r3, #12]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a2:	461a      	mov	r2, r3
 80064a4:	68b9      	ldr	r1, [r7, #8]
 80064a6:	f002 f8db 	bl	8008660 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	68da      	ldr	r2, [r3, #12]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b2:	425b      	negs	r3, r3
 80064b4:	441a      	add	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	68da      	ldr	r2, [r3, #12]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d207      	bcs.n	80064d6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	689a      	ldr	r2, [r3, #8]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ce:	425b      	negs	r3, r3
 80064d0:	441a      	add	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2b02      	cmp	r3, #2
 80064da:	d105      	bne.n	80064e8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	3b01      	subs	r3, #1
 80064e6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	1c5a      	adds	r2, r3, #1
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80064f0:	697b      	ldr	r3, [r7, #20]
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3718      	adds	r7, #24
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b082      	sub	sp, #8
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
 8006502:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006508:	2b00      	cmp	r3, #0
 800650a:	d018      	beq.n	800653e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	68da      	ldr	r2, [r3, #12]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006514:	441a      	add	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68da      	ldr	r2, [r3, #12]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	429a      	cmp	r2, r3
 8006524:	d303      	bcc.n	800652e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68d9      	ldr	r1, [r3, #12]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006536:	461a      	mov	r2, r3
 8006538:	6838      	ldr	r0, [r7, #0]
 800653a:	f002 f891 	bl	8008660 <memcpy>
	}
}
 800653e:	bf00      	nop
 8006540:	3708      	adds	r7, #8
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b084      	sub	sp, #16
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800654e:	f001 fd6d 	bl	800802c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006558:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800655a:	e011      	b.n	8006580 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	2b00      	cmp	r3, #0
 8006562:	d012      	beq.n	800658a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	3324      	adds	r3, #36	; 0x24
 8006568:	4618      	mov	r0, r3
 800656a:	f000 fd49 	bl	8007000 <xTaskRemoveFromEventList>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d001      	beq.n	8006578 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006574:	f000 fe2c 	bl	80071d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006578:	7bfb      	ldrb	r3, [r7, #15]
 800657a:	3b01      	subs	r3, #1
 800657c:	b2db      	uxtb	r3, r3
 800657e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006580:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006584:	2b00      	cmp	r3, #0
 8006586:	dce9      	bgt.n	800655c <prvUnlockQueue+0x16>
 8006588:	e000      	b.n	800658c <prvUnlockQueue+0x46>
					break;
 800658a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	22ff      	movs	r2, #255	; 0xff
 8006590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006594:	f001 fd78 	bl	8008088 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006598:	f001 fd48 	bl	800802c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065a2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065a4:	e011      	b.n	80065ca <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	691b      	ldr	r3, [r3, #16]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d012      	beq.n	80065d4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	3310      	adds	r3, #16
 80065b2:	4618      	mov	r0, r3
 80065b4:	f000 fd24 	bl	8007000 <xTaskRemoveFromEventList>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d001      	beq.n	80065c2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80065be:	f000 fe07 	bl	80071d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80065c2:	7bbb      	ldrb	r3, [r7, #14]
 80065c4:	3b01      	subs	r3, #1
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	dce9      	bgt.n	80065a6 <prvUnlockQueue+0x60>
 80065d2:	e000      	b.n	80065d6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80065d4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	22ff      	movs	r2, #255	; 0xff
 80065da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80065de:	f001 fd53 	bl	8008088 <vPortExitCritical>
}
 80065e2:	bf00      	nop
 80065e4:	3710      	adds	r7, #16
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b084      	sub	sp, #16
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065f2:	f001 fd1b 	bl	800802c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d102      	bne.n	8006604 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80065fe:	2301      	movs	r3, #1
 8006600:	60fb      	str	r3, [r7, #12]
 8006602:	e001      	b.n	8006608 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006604:	2300      	movs	r3, #0
 8006606:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006608:	f001 fd3e 	bl	8008088 <vPortExitCritical>

	return xReturn;
 800660c:	68fb      	ldr	r3, [r7, #12]
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}

08006616 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006616:	b580      	push	{r7, lr}
 8006618:	b084      	sub	sp, #16
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800661e:	f001 fd05 	bl	800802c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800662a:	429a      	cmp	r2, r3
 800662c:	d102      	bne.n	8006634 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800662e:	2301      	movs	r3, #1
 8006630:	60fb      	str	r3, [r7, #12]
 8006632:	e001      	b.n	8006638 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006634:	2300      	movs	r3, #0
 8006636:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006638:	f001 fd26 	bl	8008088 <vPortExitCritical>

	return xReturn;
 800663c:	68fb      	ldr	r3, [r7, #12]
}
 800663e:	4618      	mov	r0, r3
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
	...

08006648 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006652:	2300      	movs	r3, #0
 8006654:	60fb      	str	r3, [r7, #12]
 8006656:	e014      	b.n	8006682 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006658:	4a0e      	ldr	r2, [pc, #56]	; (8006694 <vQueueAddToRegistry+0x4c>)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10b      	bne.n	800667c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006664:	490b      	ldr	r1, [pc, #44]	; (8006694 <vQueueAddToRegistry+0x4c>)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	683a      	ldr	r2, [r7, #0]
 800666a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800666e:	4a09      	ldr	r2, [pc, #36]	; (8006694 <vQueueAddToRegistry+0x4c>)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	00db      	lsls	r3, r3, #3
 8006674:	4413      	add	r3, r2
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800667a:	e005      	b.n	8006688 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	3301      	adds	r3, #1
 8006680:	60fb      	str	r3, [r7, #12]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2b07      	cmp	r3, #7
 8006686:	d9e7      	bls.n	8006658 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006688:	bf00      	nop
 800668a:	3714      	adds	r7, #20
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr
 8006694:	20004b14 	.word	0x20004b14

08006698 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80066a0:	2300      	movs	r3, #0
 80066a2:	60fb      	str	r3, [r7, #12]
 80066a4:	e016      	b.n	80066d4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80066a6:	4a10      	ldr	r2, [pc, #64]	; (80066e8 <vQueueUnregisterQueue+0x50>)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	00db      	lsls	r3, r3, #3
 80066ac:	4413      	add	r3, r2
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d10b      	bne.n	80066ce <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80066b6:	4a0c      	ldr	r2, [pc, #48]	; (80066e8 <vQueueUnregisterQueue+0x50>)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2100      	movs	r1, #0
 80066bc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80066c0:	4a09      	ldr	r2, [pc, #36]	; (80066e8 <vQueueUnregisterQueue+0x50>)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	00db      	lsls	r3, r3, #3
 80066c6:	4413      	add	r3, r2
 80066c8:	2200      	movs	r2, #0
 80066ca:	605a      	str	r2, [r3, #4]
				break;
 80066cc:	e005      	b.n	80066da <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	3301      	adds	r3, #1
 80066d2:	60fb      	str	r3, [r7, #12]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2b07      	cmp	r3, #7
 80066d8:	d9e5      	bls.n	80066a6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80066da:	bf00      	nop
 80066dc:	3714      	adds	r7, #20
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop
 80066e8:	20004b14 	.word	0x20004b14

080066ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b086      	sub	sp, #24
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80066fc:	f001 fc96 	bl	800802c <vPortEnterCritical>
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006706:	b25b      	sxtb	r3, r3
 8006708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670c:	d103      	bne.n	8006716 <vQueueWaitForMessageRestricted+0x2a>
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800671c:	b25b      	sxtb	r3, r3
 800671e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006722:	d103      	bne.n	800672c <vQueueWaitForMessageRestricted+0x40>
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800672c:	f001 fcac 	bl	8008088 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006734:	2b00      	cmp	r3, #0
 8006736:	d106      	bne.n	8006746 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	3324      	adds	r3, #36	; 0x24
 800673c:	687a      	ldr	r2, [r7, #4]
 800673e:	68b9      	ldr	r1, [r7, #8]
 8006740:	4618      	mov	r0, r3
 8006742:	f000 fc33 	bl	8006fac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006746:	6978      	ldr	r0, [r7, #20]
 8006748:	f7ff fefd 	bl	8006546 <prvUnlockQueue>
	}
 800674c:	bf00      	nop
 800674e:	3718      	adds	r7, #24
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}

08006754 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006754:	b580      	push	{r7, lr}
 8006756:	b08e      	sub	sp, #56	; 0x38
 8006758:	af04      	add	r7, sp, #16
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
 8006760:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006764:	2b00      	cmp	r3, #0
 8006766:	d109      	bne.n	800677c <xTaskCreateStatic+0x28>
 8006768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800676c:	f383 8811 	msr	BASEPRI, r3
 8006770:	f3bf 8f6f 	isb	sy
 8006774:	f3bf 8f4f 	dsb	sy
 8006778:	623b      	str	r3, [r7, #32]
 800677a:	e7fe      	b.n	800677a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800677c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800677e:	2b00      	cmp	r3, #0
 8006780:	d109      	bne.n	8006796 <xTaskCreateStatic+0x42>
 8006782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006786:	f383 8811 	msr	BASEPRI, r3
 800678a:	f3bf 8f6f 	isb	sy
 800678e:	f3bf 8f4f 	dsb	sy
 8006792:	61fb      	str	r3, [r7, #28]
 8006794:	e7fe      	b.n	8006794 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006796:	235c      	movs	r3, #92	; 0x5c
 8006798:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	2b5c      	cmp	r3, #92	; 0x5c
 800679e:	d009      	beq.n	80067b4 <xTaskCreateStatic+0x60>
 80067a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a4:	f383 8811 	msr	BASEPRI, r3
 80067a8:	f3bf 8f6f 	isb	sy
 80067ac:	f3bf 8f4f 	dsb	sy
 80067b0:	61bb      	str	r3, [r7, #24]
 80067b2:	e7fe      	b.n	80067b2 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80067b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80067b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d01e      	beq.n	80067fa <xTaskCreateStatic+0xa6>
 80067bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d01b      	beq.n	80067fa <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80067c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067c4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80067c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067ca:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80067cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ce:	2202      	movs	r2, #2
 80067d0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80067d4:	2300      	movs	r3, #0
 80067d6:	9303      	str	r3, [sp, #12]
 80067d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067da:	9302      	str	r3, [sp, #8]
 80067dc:	f107 0314 	add.w	r3, r7, #20
 80067e0:	9301      	str	r3, [sp, #4]
 80067e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e4:	9300      	str	r3, [sp, #0]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	68b9      	ldr	r1, [r7, #8]
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	f000 f850 	bl	8006892 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80067f4:	f000 f8e0 	bl	80069b8 <prvAddNewTaskToReadyList>
 80067f8:	e001      	b.n	80067fe <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80067fa:	2300      	movs	r3, #0
 80067fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80067fe:	697b      	ldr	r3, [r7, #20]
	}
 8006800:	4618      	mov	r0, r3
 8006802:	3728      	adds	r7, #40	; 0x28
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08c      	sub	sp, #48	; 0x30
 800680c:	af04      	add	r7, sp, #16
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	603b      	str	r3, [r7, #0]
 8006814:	4613      	mov	r3, r2
 8006816:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006818:	88fb      	ldrh	r3, [r7, #6]
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	4618      	mov	r0, r3
 800681e:	f001 fd1f 	bl	8008260 <pvPortMalloc>
 8006822:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00e      	beq.n	8006848 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800682a:	205c      	movs	r0, #92	; 0x5c
 800682c:	f001 fd18 	bl	8008260 <pvPortMalloc>
 8006830:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d003      	beq.n	8006840 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	631a      	str	r2, [r3, #48]	; 0x30
 800683e:	e005      	b.n	800684c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006840:	6978      	ldr	r0, [r7, #20]
 8006842:	f001 fdcf 	bl	80083e4 <vPortFree>
 8006846:	e001      	b.n	800684c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006848:	2300      	movs	r3, #0
 800684a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d017      	beq.n	8006882 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800685a:	88fa      	ldrh	r2, [r7, #6]
 800685c:	2300      	movs	r3, #0
 800685e:	9303      	str	r3, [sp, #12]
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	9302      	str	r3, [sp, #8]
 8006864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006866:	9301      	str	r3, [sp, #4]
 8006868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800686a:	9300      	str	r3, [sp, #0]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	68b9      	ldr	r1, [r7, #8]
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f000 f80e 	bl	8006892 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006876:	69f8      	ldr	r0, [r7, #28]
 8006878:	f000 f89e 	bl	80069b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800687c:	2301      	movs	r3, #1
 800687e:	61bb      	str	r3, [r7, #24]
 8006880:	e002      	b.n	8006888 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006882:	f04f 33ff 	mov.w	r3, #4294967295
 8006886:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006888:	69bb      	ldr	r3, [r7, #24]
	}
 800688a:	4618      	mov	r0, r3
 800688c:	3720      	adds	r7, #32
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}

08006892 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006892:	b580      	push	{r7, lr}
 8006894:	b088      	sub	sp, #32
 8006896:	af00      	add	r7, sp, #0
 8006898:	60f8      	str	r0, [r7, #12]
 800689a:	60b9      	str	r1, [r7, #8]
 800689c:	607a      	str	r2, [r7, #4]
 800689e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80068a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068a2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	461a      	mov	r2, r3
 80068aa:	21a5      	movs	r1, #165	; 0xa5
 80068ac:	f001 fee3 	bl	8008676 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80068b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80068ba:	3b01      	subs	r3, #1
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4413      	add	r3, r2
 80068c0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	f023 0307 	bic.w	r3, r3, #7
 80068c8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	f003 0307 	and.w	r3, r3, #7
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d009      	beq.n	80068e8 <prvInitialiseNewTask+0x56>
 80068d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d8:	f383 8811 	msr	BASEPRI, r3
 80068dc:	f3bf 8f6f 	isb	sy
 80068e0:	f3bf 8f4f 	dsb	sy
 80068e4:	617b      	str	r3, [r7, #20]
 80068e6:	e7fe      	b.n	80068e6 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d01f      	beq.n	800692e <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068ee:	2300      	movs	r3, #0
 80068f0:	61fb      	str	r3, [r7, #28]
 80068f2:	e012      	b.n	800691a <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80068f4:	68ba      	ldr	r2, [r7, #8]
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	4413      	add	r3, r2
 80068fa:	7819      	ldrb	r1, [r3, #0]
 80068fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	4413      	add	r3, r2
 8006902:	3334      	adds	r3, #52	; 0x34
 8006904:	460a      	mov	r2, r1
 8006906:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006908:	68ba      	ldr	r2, [r7, #8]
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	4413      	add	r3, r2
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d006      	beq.n	8006922 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	3301      	adds	r3, #1
 8006918:	61fb      	str	r3, [r7, #28]
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	2b0f      	cmp	r3, #15
 800691e:	d9e9      	bls.n	80068f4 <prvInitialiseNewTask+0x62>
 8006920:	e000      	b.n	8006924 <prvInitialiseNewTask+0x92>
			{
				break;
 8006922:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006926:	2200      	movs	r2, #0
 8006928:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800692c:	e003      	b.n	8006936 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800692e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006930:	2200      	movs	r2, #0
 8006932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006938:	2b37      	cmp	r3, #55	; 0x37
 800693a:	d901      	bls.n	8006940 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800693c:	2337      	movs	r3, #55	; 0x37
 800693e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006942:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006944:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006948:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800694a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800694c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800694e:	2200      	movs	r2, #0
 8006950:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006954:	3304      	adds	r3, #4
 8006956:	4618      	mov	r0, r3
 8006958:	f7fe fe7a 	bl	8005650 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800695c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695e:	3318      	adds	r3, #24
 8006960:	4618      	mov	r0, r3
 8006962:	f7fe fe75 	bl	8005650 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800696a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800696c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800696e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006974:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006978:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800697a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800697c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800697e:	2200      	movs	r2, #0
 8006980:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006984:	2200      	movs	r2, #0
 8006986:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 800698a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698c:	2200      	movs	r2, #0
 800698e:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006992:	683a      	ldr	r2, [r7, #0]
 8006994:	68f9      	ldr	r1, [r7, #12]
 8006996:	69b8      	ldr	r0, [r7, #24]
 8006998:	f001 fa1e 	bl	8007dd8 <pxPortInitialiseStack>
 800699c:	4602      	mov	r2, r0
 800699e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80069a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d002      	beq.n	80069ae <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80069a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069ae:	bf00      	nop
 80069b0:	3720      	adds	r7, #32
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
	...

080069b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b082      	sub	sp, #8
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80069c0:	f001 fb34 	bl	800802c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80069c4:	4b2d      	ldr	r3, [pc, #180]	; (8006a7c <prvAddNewTaskToReadyList+0xc4>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	3301      	adds	r3, #1
 80069ca:	4a2c      	ldr	r2, [pc, #176]	; (8006a7c <prvAddNewTaskToReadyList+0xc4>)
 80069cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80069ce:	4b2c      	ldr	r3, [pc, #176]	; (8006a80 <prvAddNewTaskToReadyList+0xc8>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d109      	bne.n	80069ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80069d6:	4a2a      	ldr	r2, [pc, #168]	; (8006a80 <prvAddNewTaskToReadyList+0xc8>)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80069dc:	4b27      	ldr	r3, [pc, #156]	; (8006a7c <prvAddNewTaskToReadyList+0xc4>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d110      	bne.n	8006a06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80069e4:	f000 fc18 	bl	8007218 <prvInitialiseTaskLists>
 80069e8:	e00d      	b.n	8006a06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80069ea:	4b26      	ldr	r3, [pc, #152]	; (8006a84 <prvAddNewTaskToReadyList+0xcc>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d109      	bne.n	8006a06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80069f2:	4b23      	ldr	r3, [pc, #140]	; (8006a80 <prvAddNewTaskToReadyList+0xc8>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d802      	bhi.n	8006a06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006a00:	4a1f      	ldr	r2, [pc, #124]	; (8006a80 <prvAddNewTaskToReadyList+0xc8>)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006a06:	4b20      	ldr	r3, [pc, #128]	; (8006a88 <prvAddNewTaskToReadyList+0xd0>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	4a1e      	ldr	r2, [pc, #120]	; (8006a88 <prvAddNewTaskToReadyList+0xd0>)
 8006a0e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006a10:	4b1d      	ldr	r3, [pc, #116]	; (8006a88 <prvAddNewTaskToReadyList+0xd0>)
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a1c:	4b1b      	ldr	r3, [pc, #108]	; (8006a8c <prvAddNewTaskToReadyList+0xd4>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d903      	bls.n	8006a2c <prvAddNewTaskToReadyList+0x74>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a28:	4a18      	ldr	r2, [pc, #96]	; (8006a8c <prvAddNewTaskToReadyList+0xd4>)
 8006a2a:	6013      	str	r3, [r2, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a30:	4613      	mov	r3, r2
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	4413      	add	r3, r2
 8006a36:	009b      	lsls	r3, r3, #2
 8006a38:	4a15      	ldr	r2, [pc, #84]	; (8006a90 <prvAddNewTaskToReadyList+0xd8>)
 8006a3a:	441a      	add	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	3304      	adds	r3, #4
 8006a40:	4619      	mov	r1, r3
 8006a42:	4610      	mov	r0, r2
 8006a44:	f7fe fe11 	bl	800566a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006a48:	f001 fb1e 	bl	8008088 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006a4c:	4b0d      	ldr	r3, [pc, #52]	; (8006a84 <prvAddNewTaskToReadyList+0xcc>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d00e      	beq.n	8006a72 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006a54:	4b0a      	ldr	r3, [pc, #40]	; (8006a80 <prvAddNewTaskToReadyList+0xc8>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d207      	bcs.n	8006a72 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006a62:	4b0c      	ldr	r3, [pc, #48]	; (8006a94 <prvAddNewTaskToReadyList+0xdc>)
 8006a64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a68:	601a      	str	r2, [r3, #0]
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a72:	bf00      	nop
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	20000cd8 	.word	0x20000cd8
 8006a80:	20000804 	.word	0x20000804
 8006a84:	20000ce4 	.word	0x20000ce4
 8006a88:	20000cf4 	.word	0x20000cf4
 8006a8c:	20000ce0 	.word	0x20000ce0
 8006a90:	20000808 	.word	0x20000808
 8006a94:	e000ed04 	.word	0xe000ed04

08006a98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d016      	beq.n	8006ad8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006aaa:	4b13      	ldr	r3, [pc, #76]	; (8006af8 <vTaskDelay+0x60>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d009      	beq.n	8006ac6 <vTaskDelay+0x2e>
 8006ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab6:	f383 8811 	msr	BASEPRI, r3
 8006aba:	f3bf 8f6f 	isb	sy
 8006abe:	f3bf 8f4f 	dsb	sy
 8006ac2:	60bb      	str	r3, [r7, #8]
 8006ac4:	e7fe      	b.n	8006ac4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8006ac6:	f000 f87f 	bl	8006bc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006aca:	2100      	movs	r1, #0
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 fde3 	bl	8007698 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006ad2:	f000 f887 	bl	8006be4 <xTaskResumeAll>
 8006ad6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d107      	bne.n	8006aee <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8006ade:	4b07      	ldr	r3, [pc, #28]	; (8006afc <vTaskDelay+0x64>)
 8006ae0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ae4:	601a      	str	r2, [r3, #0]
 8006ae6:	f3bf 8f4f 	dsb	sy
 8006aea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006aee:	bf00      	nop
 8006af0:	3710      	adds	r7, #16
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	20000d00 	.word	0x20000d00
 8006afc:	e000ed04 	.word	0xe000ed04

08006b00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b08a      	sub	sp, #40	; 0x28
 8006b04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b06:	2300      	movs	r3, #0
 8006b08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b0e:	463a      	mov	r2, r7
 8006b10:	1d39      	adds	r1, r7, #4
 8006b12:	f107 0308 	add.w	r3, r7, #8
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fe fd46 	bl	80055a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006b1c:	6839      	ldr	r1, [r7, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	9202      	str	r2, [sp, #8]
 8006b24:	9301      	str	r3, [sp, #4]
 8006b26:	2300      	movs	r3, #0
 8006b28:	9300      	str	r3, [sp, #0]
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	460a      	mov	r2, r1
 8006b2e:	4920      	ldr	r1, [pc, #128]	; (8006bb0 <vTaskStartScheduler+0xb0>)
 8006b30:	4820      	ldr	r0, [pc, #128]	; (8006bb4 <vTaskStartScheduler+0xb4>)
 8006b32:	f7ff fe0f 	bl	8006754 <xTaskCreateStatic>
 8006b36:	4602      	mov	r2, r0
 8006b38:	4b1f      	ldr	r3, [pc, #124]	; (8006bb8 <vTaskStartScheduler+0xb8>)
 8006b3a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006b3c:	4b1e      	ldr	r3, [pc, #120]	; (8006bb8 <vTaskStartScheduler+0xb8>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d002      	beq.n	8006b4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006b44:	2301      	movs	r3, #1
 8006b46:	617b      	str	r3, [r7, #20]
 8006b48:	e001      	b.n	8006b4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d102      	bne.n	8006b5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006b54:	f000 fdfa 	bl	800774c <xTimerCreateTimerTask>
 8006b58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d115      	bne.n	8006b8c <vTaskStartScheduler+0x8c>
 8006b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b64:	f383 8811 	msr	BASEPRI, r3
 8006b68:	f3bf 8f6f 	isb	sy
 8006b6c:	f3bf 8f4f 	dsb	sy
 8006b70:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006b72:	4b12      	ldr	r3, [pc, #72]	; (8006bbc <vTaskStartScheduler+0xbc>)
 8006b74:	f04f 32ff 	mov.w	r2, #4294967295
 8006b78:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006b7a:	4b11      	ldr	r3, [pc, #68]	; (8006bc0 <vTaskStartScheduler+0xc0>)
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006b80:	4b10      	ldr	r3, [pc, #64]	; (8006bc4 <vTaskStartScheduler+0xc4>)
 8006b82:	2200      	movs	r2, #0
 8006b84:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006b86:	f001 f9b3 	bl	8007ef0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006b8a:	e00d      	b.n	8006ba8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b92:	d109      	bne.n	8006ba8 <vTaskStartScheduler+0xa8>
 8006b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	60fb      	str	r3, [r7, #12]
 8006ba6:	e7fe      	b.n	8006ba6 <vTaskStartScheduler+0xa6>
}
 8006ba8:	bf00      	nop
 8006baa:	3718      	adds	r7, #24
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	0800925c 	.word	0x0800925c
 8006bb4:	080071e9 	.word	0x080071e9
 8006bb8:	20000cfc 	.word	0x20000cfc
 8006bbc:	20000cf8 	.word	0x20000cf8
 8006bc0:	20000ce4 	.word	0x20000ce4
 8006bc4:	20000cdc 	.word	0x20000cdc

08006bc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006bc8:	b480      	push	{r7}
 8006bca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006bcc:	4b04      	ldr	r3, [pc, #16]	; (8006be0 <vTaskSuspendAll+0x18>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	4a03      	ldr	r2, [pc, #12]	; (8006be0 <vTaskSuspendAll+0x18>)
 8006bd4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006bd6:	bf00      	nop
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr
 8006be0:	20000d00 	.word	0x20000d00

08006be4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006bea:	2300      	movs	r3, #0
 8006bec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006bf2:	4b41      	ldr	r3, [pc, #260]	; (8006cf8 <xTaskResumeAll+0x114>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d109      	bne.n	8006c0e <xTaskResumeAll+0x2a>
 8006bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	603b      	str	r3, [r7, #0]
 8006c0c:	e7fe      	b.n	8006c0c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006c0e:	f001 fa0d 	bl	800802c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006c12:	4b39      	ldr	r3, [pc, #228]	; (8006cf8 <xTaskResumeAll+0x114>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	3b01      	subs	r3, #1
 8006c18:	4a37      	ldr	r2, [pc, #220]	; (8006cf8 <xTaskResumeAll+0x114>)
 8006c1a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c1c:	4b36      	ldr	r3, [pc, #216]	; (8006cf8 <xTaskResumeAll+0x114>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d162      	bne.n	8006cea <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006c24:	4b35      	ldr	r3, [pc, #212]	; (8006cfc <xTaskResumeAll+0x118>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d05e      	beq.n	8006cea <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c2c:	e02f      	b.n	8006c8e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c2e:	4b34      	ldr	r3, [pc, #208]	; (8006d00 <xTaskResumeAll+0x11c>)
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	3318      	adds	r3, #24
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7fe fd72 	bl	8005724 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	3304      	adds	r3, #4
 8006c44:	4618      	mov	r0, r3
 8006c46:	f7fe fd6d 	bl	8005724 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c4e:	4b2d      	ldr	r3, [pc, #180]	; (8006d04 <xTaskResumeAll+0x120>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d903      	bls.n	8006c5e <xTaskResumeAll+0x7a>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c5a:	4a2a      	ldr	r2, [pc, #168]	; (8006d04 <xTaskResumeAll+0x120>)
 8006c5c:	6013      	str	r3, [r2, #0]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c62:	4613      	mov	r3, r2
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	4413      	add	r3, r2
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	4a27      	ldr	r2, [pc, #156]	; (8006d08 <xTaskResumeAll+0x124>)
 8006c6c:	441a      	add	r2, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	3304      	adds	r3, #4
 8006c72:	4619      	mov	r1, r3
 8006c74:	4610      	mov	r0, r2
 8006c76:	f7fe fcf8 	bl	800566a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c7e:	4b23      	ldr	r3, [pc, #140]	; (8006d0c <xTaskResumeAll+0x128>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d302      	bcc.n	8006c8e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006c88:	4b21      	ldr	r3, [pc, #132]	; (8006d10 <xTaskResumeAll+0x12c>)
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c8e:	4b1c      	ldr	r3, [pc, #112]	; (8006d00 <xTaskResumeAll+0x11c>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1cb      	bne.n	8006c2e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d001      	beq.n	8006ca0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006c9c:	f000 fb56 	bl	800734c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006ca0:	4b1c      	ldr	r3, [pc, #112]	; (8006d14 <xTaskResumeAll+0x130>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d010      	beq.n	8006cce <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006cac:	f000 f846 	bl	8006d3c <xTaskIncrementTick>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d002      	beq.n	8006cbc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006cb6:	4b16      	ldr	r3, [pc, #88]	; (8006d10 <xTaskResumeAll+0x12c>)
 8006cb8:	2201      	movs	r2, #1
 8006cba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1f1      	bne.n	8006cac <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006cc8:	4b12      	ldr	r3, [pc, #72]	; (8006d14 <xTaskResumeAll+0x130>)
 8006cca:	2200      	movs	r2, #0
 8006ccc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006cce:	4b10      	ldr	r3, [pc, #64]	; (8006d10 <xTaskResumeAll+0x12c>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d009      	beq.n	8006cea <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006cda:	4b0f      	ldr	r3, [pc, #60]	; (8006d18 <xTaskResumeAll+0x134>)
 8006cdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ce0:	601a      	str	r2, [r3, #0]
 8006ce2:	f3bf 8f4f 	dsb	sy
 8006ce6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006cea:	f001 f9cd 	bl	8008088 <vPortExitCritical>

	return xAlreadyYielded;
 8006cee:	68bb      	ldr	r3, [r7, #8]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	20000d00 	.word	0x20000d00
 8006cfc:	20000cd8 	.word	0x20000cd8
 8006d00:	20000c98 	.word	0x20000c98
 8006d04:	20000ce0 	.word	0x20000ce0
 8006d08:	20000808 	.word	0x20000808
 8006d0c:	20000804 	.word	0x20000804
 8006d10:	20000cec 	.word	0x20000cec
 8006d14:	20000ce8 	.word	0x20000ce8
 8006d18:	e000ed04 	.word	0xe000ed04

08006d1c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006d22:	4b05      	ldr	r3, [pc, #20]	; (8006d38 <xTaskGetTickCount+0x1c>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006d28:	687b      	ldr	r3, [r7, #4]
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	20000cdc 	.word	0x20000cdc

08006d3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b086      	sub	sp, #24
 8006d40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006d42:	2300      	movs	r3, #0
 8006d44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d46:	4b4e      	ldr	r3, [pc, #312]	; (8006e80 <xTaskIncrementTick+0x144>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f040 8088 	bne.w	8006e60 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006d50:	4b4c      	ldr	r3, [pc, #304]	; (8006e84 <xTaskIncrementTick+0x148>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	3301      	adds	r3, #1
 8006d56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006d58:	4a4a      	ldr	r2, [pc, #296]	; (8006e84 <xTaskIncrementTick+0x148>)
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d11f      	bne.n	8006da4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8006d64:	4b48      	ldr	r3, [pc, #288]	; (8006e88 <xTaskIncrementTick+0x14c>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d009      	beq.n	8006d82 <xTaskIncrementTick+0x46>
 8006d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d72:	f383 8811 	msr	BASEPRI, r3
 8006d76:	f3bf 8f6f 	isb	sy
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	603b      	str	r3, [r7, #0]
 8006d80:	e7fe      	b.n	8006d80 <xTaskIncrementTick+0x44>
 8006d82:	4b41      	ldr	r3, [pc, #260]	; (8006e88 <xTaskIncrementTick+0x14c>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	60fb      	str	r3, [r7, #12]
 8006d88:	4b40      	ldr	r3, [pc, #256]	; (8006e8c <xTaskIncrementTick+0x150>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a3e      	ldr	r2, [pc, #248]	; (8006e88 <xTaskIncrementTick+0x14c>)
 8006d8e:	6013      	str	r3, [r2, #0]
 8006d90:	4a3e      	ldr	r2, [pc, #248]	; (8006e8c <xTaskIncrementTick+0x150>)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6013      	str	r3, [r2, #0]
 8006d96:	4b3e      	ldr	r3, [pc, #248]	; (8006e90 <xTaskIncrementTick+0x154>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	4a3c      	ldr	r2, [pc, #240]	; (8006e90 <xTaskIncrementTick+0x154>)
 8006d9e:	6013      	str	r3, [r2, #0]
 8006da0:	f000 fad4 	bl	800734c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006da4:	4b3b      	ldr	r3, [pc, #236]	; (8006e94 <xTaskIncrementTick+0x158>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	693a      	ldr	r2, [r7, #16]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d349      	bcc.n	8006e42 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dae:	4b36      	ldr	r3, [pc, #216]	; (8006e88 <xTaskIncrementTick+0x14c>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d104      	bne.n	8006dc2 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006db8:	4b36      	ldr	r3, [pc, #216]	; (8006e94 <xTaskIncrementTick+0x158>)
 8006dba:	f04f 32ff 	mov.w	r2, #4294967295
 8006dbe:	601a      	str	r2, [r3, #0]
					break;
 8006dc0:	e03f      	b.n	8006e42 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dc2:	4b31      	ldr	r3, [pc, #196]	; (8006e88 <xTaskIncrementTick+0x14c>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d203      	bcs.n	8006de2 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006dda:	4a2e      	ldr	r2, [pc, #184]	; (8006e94 <xTaskIncrementTick+0x158>)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006de0:	e02f      	b.n	8006e42 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	3304      	adds	r3, #4
 8006de6:	4618      	mov	r0, r3
 8006de8:	f7fe fc9c 	bl	8005724 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d004      	beq.n	8006dfe <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	3318      	adds	r3, #24
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f7fe fc93 	bl	8005724 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e02:	4b25      	ldr	r3, [pc, #148]	; (8006e98 <xTaskIncrementTick+0x15c>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d903      	bls.n	8006e12 <xTaskIncrementTick+0xd6>
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0e:	4a22      	ldr	r2, [pc, #136]	; (8006e98 <xTaskIncrementTick+0x15c>)
 8006e10:	6013      	str	r3, [r2, #0]
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e16:	4613      	mov	r3, r2
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	4413      	add	r3, r2
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	4a1f      	ldr	r2, [pc, #124]	; (8006e9c <xTaskIncrementTick+0x160>)
 8006e20:	441a      	add	r2, r3
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	3304      	adds	r3, #4
 8006e26:	4619      	mov	r1, r3
 8006e28:	4610      	mov	r0, r2
 8006e2a:	f7fe fc1e 	bl	800566a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e32:	4b1b      	ldr	r3, [pc, #108]	; (8006ea0 <xTaskIncrementTick+0x164>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d3b8      	bcc.n	8006dae <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e40:	e7b5      	b.n	8006dae <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006e42:	4b17      	ldr	r3, [pc, #92]	; (8006ea0 <xTaskIncrementTick+0x164>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e48:	4914      	ldr	r1, [pc, #80]	; (8006e9c <xTaskIncrementTick+0x160>)
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	4413      	add	r3, r2
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	440b      	add	r3, r1
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d907      	bls.n	8006e6a <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	617b      	str	r3, [r7, #20]
 8006e5e:	e004      	b.n	8006e6a <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006e60:	4b10      	ldr	r3, [pc, #64]	; (8006ea4 <xTaskIncrementTick+0x168>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3301      	adds	r3, #1
 8006e66:	4a0f      	ldr	r2, [pc, #60]	; (8006ea4 <xTaskIncrementTick+0x168>)
 8006e68:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006e6a:	4b0f      	ldr	r3, [pc, #60]	; (8006ea8 <xTaskIncrementTick+0x16c>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d001      	beq.n	8006e76 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8006e72:	2301      	movs	r3, #1
 8006e74:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006e76:	697b      	ldr	r3, [r7, #20]
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3718      	adds	r7, #24
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	20000d00 	.word	0x20000d00
 8006e84:	20000cdc 	.word	0x20000cdc
 8006e88:	20000c90 	.word	0x20000c90
 8006e8c:	20000c94 	.word	0x20000c94
 8006e90:	20000cf0 	.word	0x20000cf0
 8006e94:	20000cf8 	.word	0x20000cf8
 8006e98:	20000ce0 	.word	0x20000ce0
 8006e9c:	20000808 	.word	0x20000808
 8006ea0:	20000804 	.word	0x20000804
 8006ea4:	20000ce8 	.word	0x20000ce8
 8006ea8:	20000cec 	.word	0x20000cec

08006eac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006eac:	b480      	push	{r7}
 8006eae:	b085      	sub	sp, #20
 8006eb0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006eb2:	4b27      	ldr	r3, [pc, #156]	; (8006f50 <vTaskSwitchContext+0xa4>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d003      	beq.n	8006ec2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006eba:	4b26      	ldr	r3, [pc, #152]	; (8006f54 <vTaskSwitchContext+0xa8>)
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ec0:	e040      	b.n	8006f44 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8006ec2:	4b24      	ldr	r3, [pc, #144]	; (8006f54 <vTaskSwitchContext+0xa8>)
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ec8:	4b23      	ldr	r3, [pc, #140]	; (8006f58 <vTaskSwitchContext+0xac>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	60fb      	str	r3, [r7, #12]
 8006ece:	e00f      	b.n	8006ef0 <vTaskSwitchContext+0x44>
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d109      	bne.n	8006eea <vTaskSwitchContext+0x3e>
 8006ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eda:	f383 8811 	msr	BASEPRI, r3
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	f3bf 8f4f 	dsb	sy
 8006ee6:	607b      	str	r3, [r7, #4]
 8006ee8:	e7fe      	b.n	8006ee8 <vTaskSwitchContext+0x3c>
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	3b01      	subs	r3, #1
 8006eee:	60fb      	str	r3, [r7, #12]
 8006ef0:	491a      	ldr	r1, [pc, #104]	; (8006f5c <vTaskSwitchContext+0xb0>)
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	4613      	mov	r3, r2
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	4413      	add	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	440b      	add	r3, r1
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d0e5      	beq.n	8006ed0 <vTaskSwitchContext+0x24>
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	4613      	mov	r3, r2
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	4413      	add	r3, r2
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	4a13      	ldr	r2, [pc, #76]	; (8006f5c <vTaskSwitchContext+0xb0>)
 8006f10:	4413      	add	r3, r2
 8006f12:	60bb      	str	r3, [r7, #8]
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	605a      	str	r2, [r3, #4]
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	3308      	adds	r3, #8
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d104      	bne.n	8006f34 <vTaskSwitchContext+0x88>
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	605a      	str	r2, [r3, #4]
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	4a09      	ldr	r2, [pc, #36]	; (8006f60 <vTaskSwitchContext+0xb4>)
 8006f3c:	6013      	str	r3, [r2, #0]
 8006f3e:	4a06      	ldr	r2, [pc, #24]	; (8006f58 <vTaskSwitchContext+0xac>)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6013      	str	r3, [r2, #0]
}
 8006f44:	bf00      	nop
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr
 8006f50:	20000d00 	.word	0x20000d00
 8006f54:	20000cec 	.word	0x20000cec
 8006f58:	20000ce0 	.word	0x20000ce0
 8006f5c:	20000808 	.word	0x20000808
 8006f60:	20000804 	.word	0x20000804

08006f64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d109      	bne.n	8006f88 <vTaskPlaceOnEventList+0x24>
 8006f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	60fb      	str	r3, [r7, #12]
 8006f86:	e7fe      	b.n	8006f86 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f88:	4b07      	ldr	r3, [pc, #28]	; (8006fa8 <vTaskPlaceOnEventList+0x44>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	3318      	adds	r3, #24
 8006f8e:	4619      	mov	r1, r3
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7fe fb8e 	bl	80056b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f96:	2101      	movs	r1, #1
 8006f98:	6838      	ldr	r0, [r7, #0]
 8006f9a:	f000 fb7d 	bl	8007698 <prvAddCurrentTaskToDelayedList>
}
 8006f9e:	bf00      	nop
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	20000804 	.word	0x20000804

08006fac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b086      	sub	sp, #24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d109      	bne.n	8006fd2 <vTaskPlaceOnEventListRestricted+0x26>
 8006fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fc2:	f383 8811 	msr	BASEPRI, r3
 8006fc6:	f3bf 8f6f 	isb	sy
 8006fca:	f3bf 8f4f 	dsb	sy
 8006fce:	617b      	str	r3, [r7, #20]
 8006fd0:	e7fe      	b.n	8006fd0 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006fd2:	4b0a      	ldr	r3, [pc, #40]	; (8006ffc <vTaskPlaceOnEventListRestricted+0x50>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	3318      	adds	r3, #24
 8006fd8:	4619      	mov	r1, r3
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f7fe fb45 	bl	800566a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8006fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8006fea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006fec:	6879      	ldr	r1, [r7, #4]
 8006fee:	68b8      	ldr	r0, [r7, #8]
 8006ff0:	f000 fb52 	bl	8007698 <prvAddCurrentTaskToDelayedList>
	}
 8006ff4:	bf00      	nop
 8006ff6:	3718      	adds	r7, #24
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	20000804 	.word	0x20000804

08007000 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d109      	bne.n	800702a <xTaskRemoveFromEventList+0x2a>
 8007016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800701a:	f383 8811 	msr	BASEPRI, r3
 800701e:	f3bf 8f6f 	isb	sy
 8007022:	f3bf 8f4f 	dsb	sy
 8007026:	60fb      	str	r3, [r7, #12]
 8007028:	e7fe      	b.n	8007028 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	3318      	adds	r3, #24
 800702e:	4618      	mov	r0, r3
 8007030:	f7fe fb78 	bl	8005724 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007034:	4b1d      	ldr	r3, [pc, #116]	; (80070ac <xTaskRemoveFromEventList+0xac>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d11d      	bne.n	8007078 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	3304      	adds	r3, #4
 8007040:	4618      	mov	r0, r3
 8007042:	f7fe fb6f 	bl	8005724 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800704a:	4b19      	ldr	r3, [pc, #100]	; (80070b0 <xTaskRemoveFromEventList+0xb0>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	429a      	cmp	r2, r3
 8007050:	d903      	bls.n	800705a <xTaskRemoveFromEventList+0x5a>
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007056:	4a16      	ldr	r2, [pc, #88]	; (80070b0 <xTaskRemoveFromEventList+0xb0>)
 8007058:	6013      	str	r3, [r2, #0]
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800705e:	4613      	mov	r3, r2
 8007060:	009b      	lsls	r3, r3, #2
 8007062:	4413      	add	r3, r2
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4a13      	ldr	r2, [pc, #76]	; (80070b4 <xTaskRemoveFromEventList+0xb4>)
 8007068:	441a      	add	r2, r3
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	3304      	adds	r3, #4
 800706e:	4619      	mov	r1, r3
 8007070:	4610      	mov	r0, r2
 8007072:	f7fe fafa 	bl	800566a <vListInsertEnd>
 8007076:	e005      	b.n	8007084 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	3318      	adds	r3, #24
 800707c:	4619      	mov	r1, r3
 800707e:	480e      	ldr	r0, [pc, #56]	; (80070b8 <xTaskRemoveFromEventList+0xb8>)
 8007080:	f7fe faf3 	bl	800566a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007088:	4b0c      	ldr	r3, [pc, #48]	; (80070bc <xTaskRemoveFromEventList+0xbc>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800708e:	429a      	cmp	r2, r3
 8007090:	d905      	bls.n	800709e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007092:	2301      	movs	r3, #1
 8007094:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007096:	4b0a      	ldr	r3, [pc, #40]	; (80070c0 <xTaskRemoveFromEventList+0xc0>)
 8007098:	2201      	movs	r2, #1
 800709a:	601a      	str	r2, [r3, #0]
 800709c:	e001      	b.n	80070a2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800709e:	2300      	movs	r3, #0
 80070a0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80070a2:	697b      	ldr	r3, [r7, #20]
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3718      	adds	r7, #24
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	20000d00 	.word	0x20000d00
 80070b0:	20000ce0 	.word	0x20000ce0
 80070b4:	20000808 	.word	0x20000808
 80070b8:	20000c98 	.word	0x20000c98
 80070bc:	20000804 	.word	0x20000804
 80070c0:	20000cec 	.word	0x20000cec

080070c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80070cc:	4b06      	ldr	r3, [pc, #24]	; (80070e8 <vTaskInternalSetTimeOutState+0x24>)
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80070d4:	4b05      	ldr	r3, [pc, #20]	; (80070ec <vTaskInternalSetTimeOutState+0x28>)
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	605a      	str	r2, [r3, #4]
}
 80070dc:	bf00      	nop
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr
 80070e8:	20000cf0 	.word	0x20000cf0
 80070ec:	20000cdc 	.word	0x20000cdc

080070f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b088      	sub	sp, #32
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d109      	bne.n	8007114 <xTaskCheckForTimeOut+0x24>
 8007100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007104:	f383 8811 	msr	BASEPRI, r3
 8007108:	f3bf 8f6f 	isb	sy
 800710c:	f3bf 8f4f 	dsb	sy
 8007110:	613b      	str	r3, [r7, #16]
 8007112:	e7fe      	b.n	8007112 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d109      	bne.n	800712e <xTaskCheckForTimeOut+0x3e>
 800711a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800711e:	f383 8811 	msr	BASEPRI, r3
 8007122:	f3bf 8f6f 	isb	sy
 8007126:	f3bf 8f4f 	dsb	sy
 800712a:	60fb      	str	r3, [r7, #12]
 800712c:	e7fe      	b.n	800712c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800712e:	f000 ff7d 	bl	800802c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007132:	4b24      	ldr	r3, [pc, #144]	; (80071c4 <xTaskCheckForTimeOut+0xd4>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	69ba      	ldr	r2, [r7, #24]
 800713e:	1ad3      	subs	r3, r2, r3
 8007140:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8007142:	4b21      	ldr	r3, [pc, #132]	; (80071c8 <xTaskCheckForTimeOut+0xd8>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800714a:	2b00      	cmp	r3, #0
 800714c:	d007      	beq.n	800715e <xTaskCheckForTimeOut+0x6e>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 800714e:	4b1e      	ldr	r3, [pc, #120]	; (80071c8 <xTaskCheckForTimeOut+0xd8>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	2200      	movs	r2, #0
 8007154:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
				xReturn = pdTRUE;
 8007158:	2301      	movs	r3, #1
 800715a:	61fb      	str	r3, [r7, #28]
 800715c:	e02b      	b.n	80071b6 <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007166:	d102      	bne.n	800716e <xTaskCheckForTimeOut+0x7e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007168:	2300      	movs	r3, #0
 800716a:	61fb      	str	r3, [r7, #28]
 800716c:	e023      	b.n	80071b6 <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	4b16      	ldr	r3, [pc, #88]	; (80071cc <xTaskCheckForTimeOut+0xdc>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	429a      	cmp	r2, r3
 8007178:	d007      	beq.n	800718a <xTaskCheckForTimeOut+0x9a>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	69ba      	ldr	r2, [r7, #24]
 8007180:	429a      	cmp	r2, r3
 8007182:	d302      	bcc.n	800718a <xTaskCheckForTimeOut+0x9a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007184:	2301      	movs	r3, #1
 8007186:	61fb      	str	r3, [r7, #28]
 8007188:	e015      	b.n	80071b6 <xTaskCheckForTimeOut+0xc6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	429a      	cmp	r2, r3
 8007192:	d20b      	bcs.n	80071ac <xTaskCheckForTimeOut+0xbc>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	1ad2      	subs	r2, r2, r3
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f7ff ff8f 	bl	80070c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80071a6:	2300      	movs	r3, #0
 80071a8:	61fb      	str	r3, [r7, #28]
 80071aa:	e004      	b.n	80071b6 <xTaskCheckForTimeOut+0xc6>
		}
		else
		{
			*pxTicksToWait = 0;
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	2200      	movs	r2, #0
 80071b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80071b2:	2301      	movs	r3, #1
 80071b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80071b6:	f000 ff67 	bl	8008088 <vPortExitCritical>

	return xReturn;
 80071ba:	69fb      	ldr	r3, [r7, #28]
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3720      	adds	r7, #32
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	20000cdc 	.word	0x20000cdc
 80071c8:	20000804 	.word	0x20000804
 80071cc:	20000cf0 	.word	0x20000cf0

080071d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80071d0:	b480      	push	{r7}
 80071d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80071d4:	4b03      	ldr	r3, [pc, #12]	; (80071e4 <vTaskMissedYield+0x14>)
 80071d6:	2201      	movs	r2, #1
 80071d8:	601a      	str	r2, [r3, #0]
}
 80071da:	bf00      	nop
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr
 80071e4:	20000cec 	.word	0x20000cec

080071e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b082      	sub	sp, #8
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071f0:	f000 f852 	bl	8007298 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80071f4:	4b06      	ldr	r3, [pc, #24]	; (8007210 <prvIdleTask+0x28>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d9f9      	bls.n	80071f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80071fc:	4b05      	ldr	r3, [pc, #20]	; (8007214 <prvIdleTask+0x2c>)
 80071fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007202:	601a      	str	r2, [r3, #0]
 8007204:	f3bf 8f4f 	dsb	sy
 8007208:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800720c:	e7f0      	b.n	80071f0 <prvIdleTask+0x8>
 800720e:	bf00      	nop
 8007210:	20000808 	.word	0x20000808
 8007214:	e000ed04 	.word	0xe000ed04

08007218 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800721e:	2300      	movs	r3, #0
 8007220:	607b      	str	r3, [r7, #4]
 8007222:	e00c      	b.n	800723e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	4613      	mov	r3, r2
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	4413      	add	r3, r2
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	4a12      	ldr	r2, [pc, #72]	; (8007278 <prvInitialiseTaskLists+0x60>)
 8007230:	4413      	add	r3, r2
 8007232:	4618      	mov	r0, r3
 8007234:	f7fe f9ec 	bl	8005610 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	3301      	adds	r3, #1
 800723c:	607b      	str	r3, [r7, #4]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2b37      	cmp	r3, #55	; 0x37
 8007242:	d9ef      	bls.n	8007224 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007244:	480d      	ldr	r0, [pc, #52]	; (800727c <prvInitialiseTaskLists+0x64>)
 8007246:	f7fe f9e3 	bl	8005610 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800724a:	480d      	ldr	r0, [pc, #52]	; (8007280 <prvInitialiseTaskLists+0x68>)
 800724c:	f7fe f9e0 	bl	8005610 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007250:	480c      	ldr	r0, [pc, #48]	; (8007284 <prvInitialiseTaskLists+0x6c>)
 8007252:	f7fe f9dd 	bl	8005610 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007256:	480c      	ldr	r0, [pc, #48]	; (8007288 <prvInitialiseTaskLists+0x70>)
 8007258:	f7fe f9da 	bl	8005610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800725c:	480b      	ldr	r0, [pc, #44]	; (800728c <prvInitialiseTaskLists+0x74>)
 800725e:	f7fe f9d7 	bl	8005610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007262:	4b0b      	ldr	r3, [pc, #44]	; (8007290 <prvInitialiseTaskLists+0x78>)
 8007264:	4a05      	ldr	r2, [pc, #20]	; (800727c <prvInitialiseTaskLists+0x64>)
 8007266:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007268:	4b0a      	ldr	r3, [pc, #40]	; (8007294 <prvInitialiseTaskLists+0x7c>)
 800726a:	4a05      	ldr	r2, [pc, #20]	; (8007280 <prvInitialiseTaskLists+0x68>)
 800726c:	601a      	str	r2, [r3, #0]
}
 800726e:	bf00      	nop
 8007270:	3708      	adds	r7, #8
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	20000808 	.word	0x20000808
 800727c:	20000c68 	.word	0x20000c68
 8007280:	20000c7c 	.word	0x20000c7c
 8007284:	20000c98 	.word	0x20000c98
 8007288:	20000cac 	.word	0x20000cac
 800728c:	20000cc4 	.word	0x20000cc4
 8007290:	20000c90 	.word	0x20000c90
 8007294:	20000c94 	.word	0x20000c94

08007298 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800729e:	e019      	b.n	80072d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80072a0:	f000 fec4 	bl	800802c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072a4:	4b0f      	ldr	r3, [pc, #60]	; (80072e4 <prvCheckTasksWaitingTermination+0x4c>)
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	3304      	adds	r3, #4
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7fe fa37 	bl	8005724 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80072b6:	4b0c      	ldr	r3, [pc, #48]	; (80072e8 <prvCheckTasksWaitingTermination+0x50>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	3b01      	subs	r3, #1
 80072bc:	4a0a      	ldr	r2, [pc, #40]	; (80072e8 <prvCheckTasksWaitingTermination+0x50>)
 80072be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80072c0:	4b0a      	ldr	r3, [pc, #40]	; (80072ec <prvCheckTasksWaitingTermination+0x54>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	3b01      	subs	r3, #1
 80072c6:	4a09      	ldr	r2, [pc, #36]	; (80072ec <prvCheckTasksWaitingTermination+0x54>)
 80072c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80072ca:	f000 fedd 	bl	8008088 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 f80e 	bl	80072f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072d4:	4b05      	ldr	r3, [pc, #20]	; (80072ec <prvCheckTasksWaitingTermination+0x54>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1e1      	bne.n	80072a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80072dc:	bf00      	nop
 80072de:	3708      	adds	r7, #8
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	20000cac 	.word	0x20000cac
 80072e8:	20000cd8 	.word	0x20000cd8
 80072ec:	20000cc0 	.word	0x20000cc0

080072f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d108      	bne.n	8007314 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007306:	4618      	mov	r0, r3
 8007308:	f001 f86c 	bl	80083e4 <vPortFree>
				vPortFree( pxTCB );
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f001 f869 	bl	80083e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007312:	e017      	b.n	8007344 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800731a:	2b01      	cmp	r3, #1
 800731c:	d103      	bne.n	8007326 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f001 f860 	bl	80083e4 <vPortFree>
	}
 8007324:	e00e      	b.n	8007344 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800732c:	2b02      	cmp	r3, #2
 800732e:	d009      	beq.n	8007344 <prvDeleteTCB+0x54>
 8007330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007334:	f383 8811 	msr	BASEPRI, r3
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	60fb      	str	r3, [r7, #12]
 8007342:	e7fe      	b.n	8007342 <prvDeleteTCB+0x52>
	}
 8007344:	bf00      	nop
 8007346:	3710      	adds	r7, #16
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007352:	4b0c      	ldr	r3, [pc, #48]	; (8007384 <prvResetNextTaskUnblockTime+0x38>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d104      	bne.n	8007366 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800735c:	4b0a      	ldr	r3, [pc, #40]	; (8007388 <prvResetNextTaskUnblockTime+0x3c>)
 800735e:	f04f 32ff 	mov.w	r2, #4294967295
 8007362:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007364:	e008      	b.n	8007378 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007366:	4b07      	ldr	r3, [pc, #28]	; (8007384 <prvResetNextTaskUnblockTime+0x38>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	4a04      	ldr	r2, [pc, #16]	; (8007388 <prvResetNextTaskUnblockTime+0x3c>)
 8007376:	6013      	str	r3, [r2, #0]
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr
 8007384:	20000c90 	.word	0x20000c90
 8007388:	20000cf8 	.word	0x20000cf8

0800738c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007392:	4b0b      	ldr	r3, [pc, #44]	; (80073c0 <xTaskGetSchedulerState+0x34>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d102      	bne.n	80073a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800739a:	2301      	movs	r3, #1
 800739c:	607b      	str	r3, [r7, #4]
 800739e:	e008      	b.n	80073b2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073a0:	4b08      	ldr	r3, [pc, #32]	; (80073c4 <xTaskGetSchedulerState+0x38>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d102      	bne.n	80073ae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80073a8:	2302      	movs	r3, #2
 80073aa:	607b      	str	r3, [r7, #4]
 80073ac:	e001      	b.n	80073b2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80073ae:	2300      	movs	r3, #0
 80073b0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80073b2:	687b      	ldr	r3, [r7, #4]
	}
 80073b4:	4618      	mov	r0, r3
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr
 80073c0:	20000ce4 	.word	0x20000ce4
 80073c4:	20000d00 	.word	0x20000d00

080073c8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80073d4:	2300      	movs	r3, #0
 80073d6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d051      	beq.n	8007482 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073e2:	4b2a      	ldr	r3, [pc, #168]	; (800748c <xTaskPriorityInherit+0xc4>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d241      	bcs.n	8007470 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	db06      	blt.n	8007402 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073f4:	4b25      	ldr	r3, [pc, #148]	; (800748c <xTaskPriorityInherit+0xc4>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073fa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	6959      	ldr	r1, [r3, #20]
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800740a:	4613      	mov	r3, r2
 800740c:	009b      	lsls	r3, r3, #2
 800740e:	4413      	add	r3, r2
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	4a1f      	ldr	r2, [pc, #124]	; (8007490 <xTaskPriorityInherit+0xc8>)
 8007414:	4413      	add	r3, r2
 8007416:	4299      	cmp	r1, r3
 8007418:	d122      	bne.n	8007460 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	3304      	adds	r3, #4
 800741e:	4618      	mov	r0, r3
 8007420:	f7fe f980 	bl	8005724 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007424:	4b19      	ldr	r3, [pc, #100]	; (800748c <xTaskPriorityInherit+0xc4>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007432:	4b18      	ldr	r3, [pc, #96]	; (8007494 <xTaskPriorityInherit+0xcc>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	429a      	cmp	r2, r3
 8007438:	d903      	bls.n	8007442 <xTaskPriorityInherit+0x7a>
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800743e:	4a15      	ldr	r2, [pc, #84]	; (8007494 <xTaskPriorityInherit+0xcc>)
 8007440:	6013      	str	r3, [r2, #0]
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007446:	4613      	mov	r3, r2
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	4413      	add	r3, r2
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	4a10      	ldr	r2, [pc, #64]	; (8007490 <xTaskPriorityInherit+0xc8>)
 8007450:	441a      	add	r2, r3
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	3304      	adds	r3, #4
 8007456:	4619      	mov	r1, r3
 8007458:	4610      	mov	r0, r2
 800745a:	f7fe f906 	bl	800566a <vListInsertEnd>
 800745e:	e004      	b.n	800746a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007460:	4b0a      	ldr	r3, [pc, #40]	; (800748c <xTaskPriorityInherit+0xc4>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800746a:	2301      	movs	r3, #1
 800746c:	60fb      	str	r3, [r7, #12]
 800746e:	e008      	b.n	8007482 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007474:	4b05      	ldr	r3, [pc, #20]	; (800748c <xTaskPriorityInherit+0xc4>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800747a:	429a      	cmp	r2, r3
 800747c:	d201      	bcs.n	8007482 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800747e:	2301      	movs	r3, #1
 8007480:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007482:	68fb      	ldr	r3, [r7, #12]
	}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}
 800748c:	20000804 	.word	0x20000804
 8007490:	20000808 	.word	0x20000808
 8007494:	20000ce0 	.word	0x20000ce0

08007498 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007498:	b580      	push	{r7, lr}
 800749a:	b086      	sub	sp, #24
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80074a4:	2300      	movs	r3, #0
 80074a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d054      	beq.n	8007558 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80074ae:	4b2d      	ldr	r3, [pc, #180]	; (8007564 <xTaskPriorityDisinherit+0xcc>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	693a      	ldr	r2, [r7, #16]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d009      	beq.n	80074cc <xTaskPriorityDisinherit+0x34>
 80074b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074bc:	f383 8811 	msr	BASEPRI, r3
 80074c0:	f3bf 8f6f 	isb	sy
 80074c4:	f3bf 8f4f 	dsb	sy
 80074c8:	60fb      	str	r3, [r7, #12]
 80074ca:	e7fe      	b.n	80074ca <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d109      	bne.n	80074e8 <xTaskPriorityDisinherit+0x50>
 80074d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d8:	f383 8811 	msr	BASEPRI, r3
 80074dc:	f3bf 8f6f 	isb	sy
 80074e0:	f3bf 8f4f 	dsb	sy
 80074e4:	60bb      	str	r3, [r7, #8]
 80074e6:	e7fe      	b.n	80074e6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074ec:	1e5a      	subs	r2, r3, #1
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d02c      	beq.n	8007558 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007502:	2b00      	cmp	r3, #0
 8007504:	d128      	bne.n	8007558 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	3304      	adds	r3, #4
 800750a:	4618      	mov	r0, r3
 800750c:	f7fe f90a 	bl	8005724 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800751c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007528:	4b0f      	ldr	r3, [pc, #60]	; (8007568 <xTaskPriorityDisinherit+0xd0>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	429a      	cmp	r2, r3
 800752e:	d903      	bls.n	8007538 <xTaskPriorityDisinherit+0xa0>
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007534:	4a0c      	ldr	r2, [pc, #48]	; (8007568 <xTaskPriorityDisinherit+0xd0>)
 8007536:	6013      	str	r3, [r2, #0]
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800753c:	4613      	mov	r3, r2
 800753e:	009b      	lsls	r3, r3, #2
 8007540:	4413      	add	r3, r2
 8007542:	009b      	lsls	r3, r3, #2
 8007544:	4a09      	ldr	r2, [pc, #36]	; (800756c <xTaskPriorityDisinherit+0xd4>)
 8007546:	441a      	add	r2, r3
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	3304      	adds	r3, #4
 800754c:	4619      	mov	r1, r3
 800754e:	4610      	mov	r0, r2
 8007550:	f7fe f88b 	bl	800566a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007554:	2301      	movs	r3, #1
 8007556:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007558:	697b      	ldr	r3, [r7, #20]
	}
 800755a:	4618      	mov	r0, r3
 800755c:	3718      	adds	r7, #24
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	20000804 	.word	0x20000804
 8007568:	20000ce0 	.word	0x20000ce0
 800756c:	20000808 	.word	0x20000808

08007570 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007570:	b580      	push	{r7, lr}
 8007572:	b088      	sub	sp, #32
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800757e:	2301      	movs	r3, #1
 8007580:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d068      	beq.n	800765a <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007588:	69bb      	ldr	r3, [r7, #24]
 800758a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800758c:	2b00      	cmp	r3, #0
 800758e:	d109      	bne.n	80075a4 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8007590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007594:	f383 8811 	msr	BASEPRI, r3
 8007598:	f3bf 8f6f 	isb	sy
 800759c:	f3bf 8f4f 	dsb	sy
 80075a0:	60fb      	str	r3, [r7, #12]
 80075a2:	e7fe      	b.n	80075a2 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80075a4:	69bb      	ldr	r3, [r7, #24]
 80075a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075a8:	683a      	ldr	r2, [r7, #0]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d902      	bls.n	80075b4 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	61fb      	str	r3, [r7, #28]
 80075b2:	e002      	b.n	80075ba <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075b8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075be:	69fa      	ldr	r2, [r7, #28]
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d04a      	beq.n	800765a <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d145      	bne.n	800765a <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80075ce:	4b25      	ldr	r3, [pc, #148]	; (8007664 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d109      	bne.n	80075ec <vTaskPriorityDisinheritAfterTimeout+0x7c>
 80075d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075dc:	f383 8811 	msr	BASEPRI, r3
 80075e0:	f3bf 8f6f 	isb	sy
 80075e4:	f3bf 8f4f 	dsb	sy
 80075e8:	60bb      	str	r3, [r7, #8]
 80075ea:	e7fe      	b.n	80075ea <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075f0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	69fa      	ldr	r2, [r7, #28]
 80075f6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80075f8:	69bb      	ldr	r3, [r7, #24]
 80075fa:	699b      	ldr	r3, [r3, #24]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	db04      	blt.n	800760a <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	6959      	ldr	r1, [r3, #20]
 800760e:	693a      	ldr	r2, [r7, #16]
 8007610:	4613      	mov	r3, r2
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	4413      	add	r3, r2
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	4a13      	ldr	r2, [pc, #76]	; (8007668 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800761a:	4413      	add	r3, r2
 800761c:	4299      	cmp	r1, r3
 800761e:	d11c      	bne.n	800765a <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007620:	69bb      	ldr	r3, [r7, #24]
 8007622:	3304      	adds	r3, #4
 8007624:	4618      	mov	r0, r3
 8007626:	f7fe f87d 	bl	8005724 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800762e:	4b0f      	ldr	r3, [pc, #60]	; (800766c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	429a      	cmp	r2, r3
 8007634:	d903      	bls.n	800763e <vTaskPriorityDisinheritAfterTimeout+0xce>
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800763a:	4a0c      	ldr	r2, [pc, #48]	; (800766c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800763c:	6013      	str	r3, [r2, #0]
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007642:	4613      	mov	r3, r2
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	4413      	add	r3, r2
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	4a07      	ldr	r2, [pc, #28]	; (8007668 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800764c:	441a      	add	r2, r3
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	3304      	adds	r3, #4
 8007652:	4619      	mov	r1, r3
 8007654:	4610      	mov	r0, r2
 8007656:	f7fe f808 	bl	800566a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800765a:	bf00      	nop
 800765c:	3720      	adds	r7, #32
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	20000804 	.word	0x20000804
 8007668:	20000808 	.word	0x20000808
 800766c:	20000ce0 	.word	0x20000ce0

08007670 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007670:	b480      	push	{r7}
 8007672:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007674:	4b07      	ldr	r3, [pc, #28]	; (8007694 <pvTaskIncrementMutexHeldCount+0x24>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d004      	beq.n	8007686 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800767c:	4b05      	ldr	r3, [pc, #20]	; (8007694 <pvTaskIncrementMutexHeldCount+0x24>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007682:	3201      	adds	r2, #1
 8007684:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007686:	4b03      	ldr	r3, [pc, #12]	; (8007694 <pvTaskIncrementMutexHeldCount+0x24>)
 8007688:	681b      	ldr	r3, [r3, #0]
	}
 800768a:	4618      	mov	r0, r3
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr
 8007694:	20000804 	.word	0x20000804

08007698 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80076a2:	4b24      	ldr	r3, [pc, #144]	; (8007734 <prvAddCurrentTaskToDelayedList+0x9c>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80076a8:	4b23      	ldr	r3, [pc, #140]	; (8007738 <prvAddCurrentTaskToDelayedList+0xa0>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076b2:	4b21      	ldr	r3, [pc, #132]	; (8007738 <prvAddCurrentTaskToDelayedList+0xa0>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	3304      	adds	r3, #4
 80076b8:	4618      	mov	r0, r3
 80076ba:	f7fe f833 	bl	8005724 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c4:	d10a      	bne.n	80076dc <prvAddCurrentTaskToDelayedList+0x44>
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d007      	beq.n	80076dc <prvAddCurrentTaskToDelayedList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076cc:	4b1a      	ldr	r3, [pc, #104]	; (8007738 <prvAddCurrentTaskToDelayedList+0xa0>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	3304      	adds	r3, #4
 80076d2:	4619      	mov	r1, r3
 80076d4:	4819      	ldr	r0, [pc, #100]	; (800773c <prvAddCurrentTaskToDelayedList+0xa4>)
 80076d6:	f7fd ffc8 	bl	800566a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80076da:	e026      	b.n	800772a <prvAddCurrentTaskToDelayedList+0x92>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4413      	add	r3, r2
 80076e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80076e4:	4b14      	ldr	r3, [pc, #80]	; (8007738 <prvAddCurrentTaskToDelayedList+0xa0>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68ba      	ldr	r2, [r7, #8]
 80076ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80076ec:	68ba      	ldr	r2, [r7, #8]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d209      	bcs.n	8007708 <prvAddCurrentTaskToDelayedList+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076f4:	4b12      	ldr	r3, [pc, #72]	; (8007740 <prvAddCurrentTaskToDelayedList+0xa8>)
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	4b0f      	ldr	r3, [pc, #60]	; (8007738 <prvAddCurrentTaskToDelayedList+0xa0>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	3304      	adds	r3, #4
 80076fe:	4619      	mov	r1, r3
 8007700:	4610      	mov	r0, r2
 8007702:	f7fd ffd6 	bl	80056b2 <vListInsert>
}
 8007706:	e010      	b.n	800772a <prvAddCurrentTaskToDelayedList+0x92>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007708:	4b0e      	ldr	r3, [pc, #56]	; (8007744 <prvAddCurrentTaskToDelayedList+0xac>)
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	4b0a      	ldr	r3, [pc, #40]	; (8007738 <prvAddCurrentTaskToDelayedList+0xa0>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	3304      	adds	r3, #4
 8007712:	4619      	mov	r1, r3
 8007714:	4610      	mov	r0, r2
 8007716:	f7fd ffcc 	bl	80056b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800771a:	4b0b      	ldr	r3, [pc, #44]	; (8007748 <prvAddCurrentTaskToDelayedList+0xb0>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68ba      	ldr	r2, [r7, #8]
 8007720:	429a      	cmp	r2, r3
 8007722:	d202      	bcs.n	800772a <prvAddCurrentTaskToDelayedList+0x92>
					xNextTaskUnblockTime = xTimeToWake;
 8007724:	4a08      	ldr	r2, [pc, #32]	; (8007748 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	6013      	str	r3, [r2, #0]
}
 800772a:	bf00      	nop
 800772c:	3710      	adds	r7, #16
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}
 8007732:	bf00      	nop
 8007734:	20000cdc 	.word	0x20000cdc
 8007738:	20000804 	.word	0x20000804
 800773c:	20000cc4 	.word	0x20000cc4
 8007740:	20000c94 	.word	0x20000c94
 8007744:	20000c90 	.word	0x20000c90
 8007748:	20000cf8 	.word	0x20000cf8

0800774c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b08a      	sub	sp, #40	; 0x28
 8007750:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007752:	2300      	movs	r3, #0
 8007754:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007756:	f000 faff 	bl	8007d58 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800775a:	4b1c      	ldr	r3, [pc, #112]	; (80077cc <xTimerCreateTimerTask+0x80>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d021      	beq.n	80077a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007762:	2300      	movs	r3, #0
 8007764:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007766:	2300      	movs	r3, #0
 8007768:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800776a:	1d3a      	adds	r2, r7, #4
 800776c:	f107 0108 	add.w	r1, r7, #8
 8007770:	f107 030c 	add.w	r3, r7, #12
 8007774:	4618      	mov	r0, r3
 8007776:	f7fd ff31 	bl	80055dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800777a:	6879      	ldr	r1, [r7, #4]
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	68fa      	ldr	r2, [r7, #12]
 8007780:	9202      	str	r2, [sp, #8]
 8007782:	9301      	str	r3, [sp, #4]
 8007784:	2302      	movs	r3, #2
 8007786:	9300      	str	r3, [sp, #0]
 8007788:	2300      	movs	r3, #0
 800778a:	460a      	mov	r2, r1
 800778c:	4910      	ldr	r1, [pc, #64]	; (80077d0 <xTimerCreateTimerTask+0x84>)
 800778e:	4811      	ldr	r0, [pc, #68]	; (80077d4 <xTimerCreateTimerTask+0x88>)
 8007790:	f7fe ffe0 	bl	8006754 <xTaskCreateStatic>
 8007794:	4602      	mov	r2, r0
 8007796:	4b10      	ldr	r3, [pc, #64]	; (80077d8 <xTimerCreateTimerTask+0x8c>)
 8007798:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800779a:	4b0f      	ldr	r3, [pc, #60]	; (80077d8 <xTimerCreateTimerTask+0x8c>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d001      	beq.n	80077a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80077a2:	2301      	movs	r3, #1
 80077a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d109      	bne.n	80077c0 <xTimerCreateTimerTask+0x74>
 80077ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b0:	f383 8811 	msr	BASEPRI, r3
 80077b4:	f3bf 8f6f 	isb	sy
 80077b8:	f3bf 8f4f 	dsb	sy
 80077bc:	613b      	str	r3, [r7, #16]
 80077be:	e7fe      	b.n	80077be <xTimerCreateTimerTask+0x72>
	return xReturn;
 80077c0:	697b      	ldr	r3, [r7, #20]
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3718      	adds	r7, #24
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	20000d34 	.word	0x20000d34
 80077d0:	08009264 	.word	0x08009264
 80077d4:	0800790d 	.word	0x0800790d
 80077d8:	20000d38 	.word	0x20000d38

080077dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b08a      	sub	sp, #40	; 0x28
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	60f8      	str	r0, [r7, #12]
 80077e4:	60b9      	str	r1, [r7, #8]
 80077e6:	607a      	str	r2, [r7, #4]
 80077e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80077ea:	2300      	movs	r3, #0
 80077ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d109      	bne.n	8007808 <xTimerGenericCommand+0x2c>
 80077f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f8:	f383 8811 	msr	BASEPRI, r3
 80077fc:	f3bf 8f6f 	isb	sy
 8007800:	f3bf 8f4f 	dsb	sy
 8007804:	623b      	str	r3, [r7, #32]
 8007806:	e7fe      	b.n	8007806 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007808:	4b19      	ldr	r3, [pc, #100]	; (8007870 <xTimerGenericCommand+0x94>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d02a      	beq.n	8007866 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	2b05      	cmp	r3, #5
 8007820:	dc18      	bgt.n	8007854 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007822:	f7ff fdb3 	bl	800738c <xTaskGetSchedulerState>
 8007826:	4603      	mov	r3, r0
 8007828:	2b02      	cmp	r3, #2
 800782a:	d109      	bne.n	8007840 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800782c:	4b10      	ldr	r3, [pc, #64]	; (8007870 <xTimerGenericCommand+0x94>)
 800782e:	6818      	ldr	r0, [r3, #0]
 8007830:	f107 0110 	add.w	r1, r7, #16
 8007834:	2300      	movs	r3, #0
 8007836:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007838:	f7fe f942 	bl	8005ac0 <xQueueGenericSend>
 800783c:	6278      	str	r0, [r7, #36]	; 0x24
 800783e:	e012      	b.n	8007866 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007840:	4b0b      	ldr	r3, [pc, #44]	; (8007870 <xTimerGenericCommand+0x94>)
 8007842:	6818      	ldr	r0, [r3, #0]
 8007844:	f107 0110 	add.w	r1, r7, #16
 8007848:	2300      	movs	r3, #0
 800784a:	2200      	movs	r2, #0
 800784c:	f7fe f938 	bl	8005ac0 <xQueueGenericSend>
 8007850:	6278      	str	r0, [r7, #36]	; 0x24
 8007852:	e008      	b.n	8007866 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007854:	4b06      	ldr	r3, [pc, #24]	; (8007870 <xTimerGenericCommand+0x94>)
 8007856:	6818      	ldr	r0, [r3, #0]
 8007858:	f107 0110 	add.w	r1, r7, #16
 800785c:	2300      	movs	r3, #0
 800785e:	683a      	ldr	r2, [r7, #0]
 8007860:	f7fe fa28 	bl	8005cb4 <xQueueGenericSendFromISR>
 8007864:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007868:	4618      	mov	r0, r3
 800786a:	3728      	adds	r7, #40	; 0x28
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}
 8007870:	20000d34 	.word	0x20000d34

08007874 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b088      	sub	sp, #32
 8007878:	af02      	add	r7, sp, #8
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800787e:	4b22      	ldr	r3, [pc, #136]	; (8007908 <prvProcessExpiredTimer+0x94>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	3304      	adds	r3, #4
 800788c:	4618      	mov	r0, r3
 800788e:	f7fd ff49 	bl	8005724 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007898:	f003 0304 	and.w	r3, r3, #4
 800789c:	2b00      	cmp	r3, #0
 800789e:	d021      	beq.n	80078e4 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	699a      	ldr	r2, [r3, #24]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	18d1      	adds	r1, r2, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	6978      	ldr	r0, [r7, #20]
 80078ae:	f000 f8d1 	bl	8007a54 <prvInsertTimerInActiveList>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d01e      	beq.n	80078f6 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80078b8:	2300      	movs	r3, #0
 80078ba:	9300      	str	r3, [sp, #0]
 80078bc:	2300      	movs	r3, #0
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	2100      	movs	r1, #0
 80078c2:	6978      	ldr	r0, [r7, #20]
 80078c4:	f7ff ff8a 	bl	80077dc <xTimerGenericCommand>
 80078c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d112      	bne.n	80078f6 <prvProcessExpiredTimer+0x82>
 80078d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d4:	f383 8811 	msr	BASEPRI, r3
 80078d8:	f3bf 8f6f 	isb	sy
 80078dc:	f3bf 8f4f 	dsb	sy
 80078e0:	60fb      	str	r3, [r7, #12]
 80078e2:	e7fe      	b.n	80078e2 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078ea:	f023 0301 	bic.w	r3, r3, #1
 80078ee:	b2da      	uxtb	r2, r3
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	6a1b      	ldr	r3, [r3, #32]
 80078fa:	6978      	ldr	r0, [r7, #20]
 80078fc:	4798      	blx	r3
}
 80078fe:	bf00      	nop
 8007900:	3718      	adds	r7, #24
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	20000d2c 	.word	0x20000d2c

0800790c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007914:	f107 0308 	add.w	r3, r7, #8
 8007918:	4618      	mov	r0, r3
 800791a:	f000 f857 	bl	80079cc <prvGetNextExpireTime>
 800791e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	4619      	mov	r1, r3
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f000 f803 	bl	8007930 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800792a:	f000 f8d5 	bl	8007ad8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800792e:	e7f1      	b.n	8007914 <prvTimerTask+0x8>

08007930 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800793a:	f7ff f945 	bl	8006bc8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800793e:	f107 0308 	add.w	r3, r7, #8
 8007942:	4618      	mov	r0, r3
 8007944:	f000 f866 	bl	8007a14 <prvSampleTimeNow>
 8007948:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d130      	bne.n	80079b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d10a      	bne.n	800796c <prvProcessTimerOrBlockTask+0x3c>
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	429a      	cmp	r2, r3
 800795c:	d806      	bhi.n	800796c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800795e:	f7ff f941 	bl	8006be4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007962:	68f9      	ldr	r1, [r7, #12]
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7ff ff85 	bl	8007874 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800796a:	e024      	b.n	80079b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d008      	beq.n	8007984 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007972:	4b13      	ldr	r3, [pc, #76]	; (80079c0 <prvProcessTimerOrBlockTask+0x90>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d101      	bne.n	8007980 <prvProcessTimerOrBlockTask+0x50>
 800797c:	2301      	movs	r3, #1
 800797e:	e000      	b.n	8007982 <prvProcessTimerOrBlockTask+0x52>
 8007980:	2300      	movs	r3, #0
 8007982:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007984:	4b0f      	ldr	r3, [pc, #60]	; (80079c4 <prvProcessTimerOrBlockTask+0x94>)
 8007986:	6818      	ldr	r0, [r3, #0]
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	1ad3      	subs	r3, r2, r3
 800798e:	683a      	ldr	r2, [r7, #0]
 8007990:	4619      	mov	r1, r3
 8007992:	f7fe feab 	bl	80066ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007996:	f7ff f925 	bl	8006be4 <xTaskResumeAll>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10a      	bne.n	80079b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80079a0:	4b09      	ldr	r3, [pc, #36]	; (80079c8 <prvProcessTimerOrBlockTask+0x98>)
 80079a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079a6:	601a      	str	r2, [r3, #0]
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	f3bf 8f6f 	isb	sy
}
 80079b0:	e001      	b.n	80079b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80079b2:	f7ff f917 	bl	8006be4 <xTaskResumeAll>
}
 80079b6:	bf00      	nop
 80079b8:	3710      	adds	r7, #16
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	20000d30 	.word	0x20000d30
 80079c4:	20000d34 	.word	0x20000d34
 80079c8:	e000ed04 	.word	0xe000ed04

080079cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80079d4:	4b0e      	ldr	r3, [pc, #56]	; (8007a10 <prvGetNextExpireTime+0x44>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <prvGetNextExpireTime+0x16>
 80079de:	2201      	movs	r2, #1
 80079e0:	e000      	b.n	80079e4 <prvGetNextExpireTime+0x18>
 80079e2:	2200      	movs	r2, #0
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d105      	bne.n	80079fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079f0:	4b07      	ldr	r3, [pc, #28]	; (8007a10 <prvGetNextExpireTime+0x44>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	60fb      	str	r3, [r7, #12]
 80079fa:	e001      	b.n	8007a00 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80079fc:	2300      	movs	r3, #0
 80079fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007a00:	68fb      	ldr	r3, [r7, #12]
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3714      	adds	r7, #20
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	20000d2c 	.word	0x20000d2c

08007a14 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b084      	sub	sp, #16
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007a1c:	f7ff f97e 	bl	8006d1c <xTaskGetTickCount>
 8007a20:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007a22:	4b0b      	ldr	r3, [pc, #44]	; (8007a50 <prvSampleTimeNow+0x3c>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68fa      	ldr	r2, [r7, #12]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d205      	bcs.n	8007a38 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007a2c:	f000 f930 	bl	8007c90 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	601a      	str	r2, [r3, #0]
 8007a36:	e002      	b.n	8007a3e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007a3e:	4a04      	ldr	r2, [pc, #16]	; (8007a50 <prvSampleTimeNow+0x3c>)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007a44:	68fb      	ldr	r3, [r7, #12]
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3710      	adds	r7, #16
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	20000d3c 	.word	0x20000d3c

08007a54 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b086      	sub	sp, #24
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	607a      	str	r2, [r7, #4]
 8007a60:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007a62:	2300      	movs	r3, #0
 8007a64:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	68ba      	ldr	r2, [r7, #8]
 8007a6a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007a72:	68ba      	ldr	r2, [r7, #8]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d812      	bhi.n	8007aa0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	1ad2      	subs	r2, r2, r3
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d302      	bcc.n	8007a8e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	617b      	str	r3, [r7, #20]
 8007a8c:	e01b      	b.n	8007ac6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007a8e:	4b10      	ldr	r3, [pc, #64]	; (8007ad0 <prvInsertTimerInActiveList+0x7c>)
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	3304      	adds	r3, #4
 8007a96:	4619      	mov	r1, r3
 8007a98:	4610      	mov	r0, r2
 8007a9a:	f7fd fe0a 	bl	80056b2 <vListInsert>
 8007a9e:	e012      	b.n	8007ac6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d206      	bcs.n	8007ab6 <prvInsertTimerInActiveList+0x62>
 8007aa8:	68ba      	ldr	r2, [r7, #8]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d302      	bcc.n	8007ab6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	617b      	str	r3, [r7, #20]
 8007ab4:	e007      	b.n	8007ac6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ab6:	4b07      	ldr	r3, [pc, #28]	; (8007ad4 <prvInsertTimerInActiveList+0x80>)
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	3304      	adds	r3, #4
 8007abe:	4619      	mov	r1, r3
 8007ac0:	4610      	mov	r0, r2
 8007ac2:	f7fd fdf6 	bl	80056b2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007ac6:	697b      	ldr	r3, [r7, #20]
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3718      	adds	r7, #24
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	20000d30 	.word	0x20000d30
 8007ad4:	20000d2c 	.word	0x20000d2c

08007ad8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b08e      	sub	sp, #56	; 0x38
 8007adc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ade:	e0c6      	b.n	8007c6e <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	da17      	bge.n	8007b16 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ae6:	1d3b      	adds	r3, r7, #4
 8007ae8:	3304      	adds	r3, #4
 8007aea:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d109      	bne.n	8007b06 <prvProcessReceivedCommands+0x2e>
 8007af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af6:	f383 8811 	msr	BASEPRI, r3
 8007afa:	f3bf 8f6f 	isb	sy
 8007afe:	f3bf 8f4f 	dsb	sy
 8007b02:	61fb      	str	r3, [r7, #28]
 8007b04:	e7fe      	b.n	8007b04 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b0c:	6850      	ldr	r0, [r2, #4]
 8007b0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b10:	6892      	ldr	r2, [r2, #8]
 8007b12:	4611      	mov	r1, r2
 8007b14:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	f2c0 80a7 	blt.w	8007c6c <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b24:	695b      	ldr	r3, [r3, #20]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d004      	beq.n	8007b34 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b2c:	3304      	adds	r3, #4
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7fd fdf8 	bl	8005724 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b34:	463b      	mov	r3, r7
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7ff ff6c 	bl	8007a14 <prvSampleTimeNow>
 8007b3c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2b09      	cmp	r3, #9
 8007b42:	f200 8094 	bhi.w	8007c6e <prvProcessReceivedCommands+0x196>
 8007b46:	a201      	add	r2, pc, #4	; (adr r2, 8007b4c <prvProcessReceivedCommands+0x74>)
 8007b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b4c:	08007b75 	.word	0x08007b75
 8007b50:	08007b75 	.word	0x08007b75
 8007b54:	08007b75 	.word	0x08007b75
 8007b58:	08007be7 	.word	0x08007be7
 8007b5c:	08007bfb 	.word	0x08007bfb
 8007b60:	08007c43 	.word	0x08007c43
 8007b64:	08007b75 	.word	0x08007b75
 8007b68:	08007b75 	.word	0x08007b75
 8007b6c:	08007be7 	.word	0x08007be7
 8007b70:	08007bfb 	.word	0x08007bfb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b7a:	f043 0301 	orr.w	r3, r3, #1
 8007b7e:	b2da      	uxtb	r2, r3
 8007b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b86:	68ba      	ldr	r2, [r7, #8]
 8007b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b8a:	699b      	ldr	r3, [r3, #24]
 8007b8c:	18d1      	adds	r1, r2, r3
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b94:	f7ff ff5e 	bl	8007a54 <prvInsertTimerInActiveList>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d067      	beq.n	8007c6e <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ba0:	6a1b      	ldr	r3, [r3, #32]
 8007ba2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ba4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ba8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bac:	f003 0304 	and.w	r3, r3, #4
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d05c      	beq.n	8007c6e <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007bb4:	68ba      	ldr	r2, [r7, #8]
 8007bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bb8:	699b      	ldr	r3, [r3, #24]
 8007bba:	441a      	add	r2, r3
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007bc6:	f7ff fe09 	bl	80077dc <xTimerGenericCommand>
 8007bca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007bcc:	6a3b      	ldr	r3, [r7, #32]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d14d      	bne.n	8007c6e <prvProcessReceivedCommands+0x196>
 8007bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd6:	f383 8811 	msr	BASEPRI, r3
 8007bda:	f3bf 8f6f 	isb	sy
 8007bde:	f3bf 8f4f 	dsb	sy
 8007be2:	61bb      	str	r3, [r7, #24]
 8007be4:	e7fe      	b.n	8007be4 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bec:	f023 0301 	bic.w	r3, r3, #1
 8007bf0:	b2da      	uxtb	r2, r3
 8007bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007bf8:	e039      	b.n	8007c6e <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bfc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c00:	f043 0301 	orr.w	r3, r3, #1
 8007c04:	b2da      	uxtb	r2, r3
 8007c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c08:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007c0c:	68ba      	ldr	r2, [r7, #8]
 8007c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c10:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c14:	699b      	ldr	r3, [r3, #24]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d109      	bne.n	8007c2e <prvProcessReceivedCommands+0x156>
 8007c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c1e:	f383 8811 	msr	BASEPRI, r3
 8007c22:	f3bf 8f6f 	isb	sy
 8007c26:	f3bf 8f4f 	dsb	sy
 8007c2a:	617b      	str	r3, [r7, #20]
 8007c2c:	e7fe      	b.n	8007c2c <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c30:	699a      	ldr	r2, [r3, #24]
 8007c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c34:	18d1      	adds	r1, r2, r3
 8007c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c3c:	f7ff ff0a 	bl	8007a54 <prvInsertTimerInActiveList>
					break;
 8007c40:	e015      	b.n	8007c6e <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c48:	f003 0302 	and.w	r3, r3, #2
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d103      	bne.n	8007c58 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8007c50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c52:	f000 fbc7 	bl	80083e4 <vPortFree>
 8007c56:	e00a      	b.n	8007c6e <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c5e:	f023 0301 	bic.w	r3, r3, #1
 8007c62:	b2da      	uxtb	r2, r3
 8007c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007c6a:	e000      	b.n	8007c6e <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007c6c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c6e:	4b07      	ldr	r3, [pc, #28]	; (8007c8c <prvProcessReceivedCommands+0x1b4>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	1d39      	adds	r1, r7, #4
 8007c74:	2200      	movs	r2, #0
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7fe f93a 	bl	8005ef0 <xQueueReceive>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f47f af2e 	bne.w	8007ae0 <prvProcessReceivedCommands+0x8>
	}
}
 8007c84:	bf00      	nop
 8007c86:	3730      	adds	r7, #48	; 0x30
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	20000d34 	.word	0x20000d34

08007c90 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b088      	sub	sp, #32
 8007c94:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c96:	e047      	b.n	8007d28 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c98:	4b2d      	ldr	r3, [pc, #180]	; (8007d50 <prvSwitchTimerLists+0xc0>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ca2:	4b2b      	ldr	r3, [pc, #172]	; (8007d50 <prvSwitchTimerLists+0xc0>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	3304      	adds	r3, #4
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f7fd fd37 	bl	8005724 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	68f8      	ldr	r0, [r7, #12]
 8007cbc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cc4:	f003 0304 	and.w	r3, r3, #4
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d02d      	beq.n	8007d28 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	699b      	ldr	r3, [r3, #24]
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007cd6:	68ba      	ldr	r2, [r7, #8]
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d90e      	bls.n	8007cfc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	68fa      	ldr	r2, [r7, #12]
 8007ce8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007cea:	4b19      	ldr	r3, [pc, #100]	; (8007d50 <prvSwitchTimerLists+0xc0>)
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	3304      	adds	r3, #4
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	4610      	mov	r0, r2
 8007cf6:	f7fd fcdc 	bl	80056b2 <vListInsert>
 8007cfa:	e015      	b.n	8007d28 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	2300      	movs	r3, #0
 8007d02:	693a      	ldr	r2, [r7, #16]
 8007d04:	2100      	movs	r1, #0
 8007d06:	68f8      	ldr	r0, [r7, #12]
 8007d08:	f7ff fd68 	bl	80077dc <xTimerGenericCommand>
 8007d0c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d109      	bne.n	8007d28 <prvSwitchTimerLists+0x98>
 8007d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
 8007d24:	603b      	str	r3, [r7, #0]
 8007d26:	e7fe      	b.n	8007d26 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d28:	4b09      	ldr	r3, [pc, #36]	; (8007d50 <prvSwitchTimerLists+0xc0>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1b2      	bne.n	8007c98 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007d32:	4b07      	ldr	r3, [pc, #28]	; (8007d50 <prvSwitchTimerLists+0xc0>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007d38:	4b06      	ldr	r3, [pc, #24]	; (8007d54 <prvSwitchTimerLists+0xc4>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a04      	ldr	r2, [pc, #16]	; (8007d50 <prvSwitchTimerLists+0xc0>)
 8007d3e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007d40:	4a04      	ldr	r2, [pc, #16]	; (8007d54 <prvSwitchTimerLists+0xc4>)
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	6013      	str	r3, [r2, #0]
}
 8007d46:	bf00      	nop
 8007d48:	3718      	adds	r7, #24
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	20000d2c 	.word	0x20000d2c
 8007d54:	20000d30 	.word	0x20000d30

08007d58 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b082      	sub	sp, #8
 8007d5c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007d5e:	f000 f965 	bl	800802c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007d62:	4b15      	ldr	r3, [pc, #84]	; (8007db8 <prvCheckForValidListAndQueue+0x60>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d120      	bne.n	8007dac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007d6a:	4814      	ldr	r0, [pc, #80]	; (8007dbc <prvCheckForValidListAndQueue+0x64>)
 8007d6c:	f7fd fc50 	bl	8005610 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007d70:	4813      	ldr	r0, [pc, #76]	; (8007dc0 <prvCheckForValidListAndQueue+0x68>)
 8007d72:	f7fd fc4d 	bl	8005610 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007d76:	4b13      	ldr	r3, [pc, #76]	; (8007dc4 <prvCheckForValidListAndQueue+0x6c>)
 8007d78:	4a10      	ldr	r2, [pc, #64]	; (8007dbc <prvCheckForValidListAndQueue+0x64>)
 8007d7a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007d7c:	4b12      	ldr	r3, [pc, #72]	; (8007dc8 <prvCheckForValidListAndQueue+0x70>)
 8007d7e:	4a10      	ldr	r2, [pc, #64]	; (8007dc0 <prvCheckForValidListAndQueue+0x68>)
 8007d80:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007d82:	2300      	movs	r3, #0
 8007d84:	9300      	str	r3, [sp, #0]
 8007d86:	4b11      	ldr	r3, [pc, #68]	; (8007dcc <prvCheckForValidListAndQueue+0x74>)
 8007d88:	4a11      	ldr	r2, [pc, #68]	; (8007dd0 <prvCheckForValidListAndQueue+0x78>)
 8007d8a:	2110      	movs	r1, #16
 8007d8c:	200a      	movs	r0, #10
 8007d8e:	f7fd fd5b 	bl	8005848 <xQueueGenericCreateStatic>
 8007d92:	4602      	mov	r2, r0
 8007d94:	4b08      	ldr	r3, [pc, #32]	; (8007db8 <prvCheckForValidListAndQueue+0x60>)
 8007d96:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007d98:	4b07      	ldr	r3, [pc, #28]	; (8007db8 <prvCheckForValidListAndQueue+0x60>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d005      	beq.n	8007dac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007da0:	4b05      	ldr	r3, [pc, #20]	; (8007db8 <prvCheckForValidListAndQueue+0x60>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	490b      	ldr	r1, [pc, #44]	; (8007dd4 <prvCheckForValidListAndQueue+0x7c>)
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7fe fc4e 	bl	8006648 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007dac:	f000 f96c 	bl	8008088 <vPortExitCritical>
}
 8007db0:	bf00      	nop
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
 8007db6:	bf00      	nop
 8007db8:	20000d34 	.word	0x20000d34
 8007dbc:	20000d04 	.word	0x20000d04
 8007dc0:	20000d18 	.word	0x20000d18
 8007dc4:	20000d2c 	.word	0x20000d2c
 8007dc8:	20000d30 	.word	0x20000d30
 8007dcc:	20000de0 	.word	0x20000de0
 8007dd0:	20000d40 	.word	0x20000d40
 8007dd4:	0800926c 	.word	0x0800926c

08007dd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	60f8      	str	r0, [r7, #12]
 8007de0:	60b9      	str	r1, [r7, #8]
 8007de2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	3b04      	subs	r3, #4
 8007de8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007df0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	3b04      	subs	r3, #4
 8007df6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	f023 0201 	bic.w	r2, r3, #1
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	3b04      	subs	r3, #4
 8007e06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007e08:	4a0c      	ldr	r2, [pc, #48]	; (8007e3c <pxPortInitialiseStack+0x64>)
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	3b14      	subs	r3, #20
 8007e12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007e14:	687a      	ldr	r2, [r7, #4]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	3b04      	subs	r3, #4
 8007e1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f06f 0202 	mvn.w	r2, #2
 8007e26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	3b20      	subs	r3, #32
 8007e2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3714      	adds	r7, #20
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr
 8007e3c:	08007e41 	.word	0x08007e41

08007e40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007e46:	2300      	movs	r3, #0
 8007e48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007e4a:	4b11      	ldr	r3, [pc, #68]	; (8007e90 <prvTaskExitError+0x50>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e52:	d009      	beq.n	8007e68 <prvTaskExitError+0x28>
 8007e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	60fb      	str	r3, [r7, #12]
 8007e66:	e7fe      	b.n	8007e66 <prvTaskExitError+0x26>
 8007e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e6c:	f383 8811 	msr	BASEPRI, r3
 8007e70:	f3bf 8f6f 	isb	sy
 8007e74:	f3bf 8f4f 	dsb	sy
 8007e78:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007e7a:	bf00      	nop
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d0fc      	beq.n	8007e7c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007e82:	bf00      	nop
 8007e84:	3714      	adds	r7, #20
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr
 8007e8e:	bf00      	nop
 8007e90:	20000010 	.word	0x20000010
	...

08007ea0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007ea0:	4b07      	ldr	r3, [pc, #28]	; (8007ec0 <pxCurrentTCBConst2>)
 8007ea2:	6819      	ldr	r1, [r3, #0]
 8007ea4:	6808      	ldr	r0, [r1, #0]
 8007ea6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eaa:	f380 8809 	msr	PSP, r0
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f04f 0000 	mov.w	r0, #0
 8007eb6:	f380 8811 	msr	BASEPRI, r0
 8007eba:	4770      	bx	lr
 8007ebc:	f3af 8000 	nop.w

08007ec0 <pxCurrentTCBConst2>:
 8007ec0:	20000804 	.word	0x20000804
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007ec4:	bf00      	nop
 8007ec6:	bf00      	nop

08007ec8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007ec8:	4808      	ldr	r0, [pc, #32]	; (8007eec <prvPortStartFirstTask+0x24>)
 8007eca:	6800      	ldr	r0, [r0, #0]
 8007ecc:	6800      	ldr	r0, [r0, #0]
 8007ece:	f380 8808 	msr	MSP, r0
 8007ed2:	f04f 0000 	mov.w	r0, #0
 8007ed6:	f380 8814 	msr	CONTROL, r0
 8007eda:	b662      	cpsie	i
 8007edc:	b661      	cpsie	f
 8007ede:	f3bf 8f4f 	dsb	sy
 8007ee2:	f3bf 8f6f 	isb	sy
 8007ee6:	df00      	svc	0
 8007ee8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007eea:	bf00      	nop
 8007eec:	e000ed08 	.word	0xe000ed08

08007ef0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b086      	sub	sp, #24
 8007ef4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007ef6:	4b44      	ldr	r3, [pc, #272]	; (8008008 <xPortStartScheduler+0x118>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a44      	ldr	r2, [pc, #272]	; (800800c <xPortStartScheduler+0x11c>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d109      	bne.n	8007f14 <xPortStartScheduler+0x24>
 8007f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f04:	f383 8811 	msr	BASEPRI, r3
 8007f08:	f3bf 8f6f 	isb	sy
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	613b      	str	r3, [r7, #16]
 8007f12:	e7fe      	b.n	8007f12 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f14:	4b3c      	ldr	r3, [pc, #240]	; (8008008 <xPortStartScheduler+0x118>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a3d      	ldr	r2, [pc, #244]	; (8008010 <xPortStartScheduler+0x120>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d109      	bne.n	8007f32 <xPortStartScheduler+0x42>
 8007f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f22:	f383 8811 	msr	BASEPRI, r3
 8007f26:	f3bf 8f6f 	isb	sy
 8007f2a:	f3bf 8f4f 	dsb	sy
 8007f2e:	60fb      	str	r3, [r7, #12]
 8007f30:	e7fe      	b.n	8007f30 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f32:	4b38      	ldr	r3, [pc, #224]	; (8008014 <xPortStartScheduler+0x124>)
 8007f34:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	22ff      	movs	r2, #255	; 0xff
 8007f42:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f4c:	78fb      	ldrb	r3, [r7, #3]
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007f54:	b2da      	uxtb	r2, r3
 8007f56:	4b30      	ldr	r3, [pc, #192]	; (8008018 <xPortStartScheduler+0x128>)
 8007f58:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007f5a:	4b30      	ldr	r3, [pc, #192]	; (800801c <xPortStartScheduler+0x12c>)
 8007f5c:	2207      	movs	r2, #7
 8007f5e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f60:	e009      	b.n	8007f76 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8007f62:	4b2e      	ldr	r3, [pc, #184]	; (800801c <xPortStartScheduler+0x12c>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3b01      	subs	r3, #1
 8007f68:	4a2c      	ldr	r2, [pc, #176]	; (800801c <xPortStartScheduler+0x12c>)
 8007f6a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007f6c:	78fb      	ldrb	r3, [r7, #3]
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	005b      	lsls	r3, r3, #1
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f76:	78fb      	ldrb	r3, [r7, #3]
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f7e:	2b80      	cmp	r3, #128	; 0x80
 8007f80:	d0ef      	beq.n	8007f62 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007f82:	4b26      	ldr	r3, [pc, #152]	; (800801c <xPortStartScheduler+0x12c>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f1c3 0307 	rsb	r3, r3, #7
 8007f8a:	2b04      	cmp	r3, #4
 8007f8c:	d009      	beq.n	8007fa2 <xPortStartScheduler+0xb2>
 8007f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f92:	f383 8811 	msr	BASEPRI, r3
 8007f96:	f3bf 8f6f 	isb	sy
 8007f9a:	f3bf 8f4f 	dsb	sy
 8007f9e:	60bb      	str	r3, [r7, #8]
 8007fa0:	e7fe      	b.n	8007fa0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007fa2:	4b1e      	ldr	r3, [pc, #120]	; (800801c <xPortStartScheduler+0x12c>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	021b      	lsls	r3, r3, #8
 8007fa8:	4a1c      	ldr	r2, [pc, #112]	; (800801c <xPortStartScheduler+0x12c>)
 8007faa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007fac:	4b1b      	ldr	r3, [pc, #108]	; (800801c <xPortStartScheduler+0x12c>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007fb4:	4a19      	ldr	r2, [pc, #100]	; (800801c <xPortStartScheduler+0x12c>)
 8007fb6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	b2da      	uxtb	r2, r3
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007fc0:	4b17      	ldr	r3, [pc, #92]	; (8008020 <xPortStartScheduler+0x130>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a16      	ldr	r2, [pc, #88]	; (8008020 <xPortStartScheduler+0x130>)
 8007fc6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007fca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007fcc:	4b14      	ldr	r3, [pc, #80]	; (8008020 <xPortStartScheduler+0x130>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a13      	ldr	r2, [pc, #76]	; (8008020 <xPortStartScheduler+0x130>)
 8007fd2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007fd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007fd8:	f000 f8d6 	bl	8008188 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007fdc:	4b11      	ldr	r3, [pc, #68]	; (8008024 <xPortStartScheduler+0x134>)
 8007fde:	2200      	movs	r2, #0
 8007fe0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007fe2:	f000 f8f5 	bl	80081d0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007fe6:	4b10      	ldr	r3, [pc, #64]	; (8008028 <xPortStartScheduler+0x138>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a0f      	ldr	r2, [pc, #60]	; (8008028 <xPortStartScheduler+0x138>)
 8007fec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007ff0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007ff2:	f7ff ff69 	bl	8007ec8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ff6:	f7fe ff59 	bl	8006eac <vTaskSwitchContext>
	prvTaskExitError();
 8007ffa:	f7ff ff21 	bl	8007e40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007ffe:	2300      	movs	r3, #0
}
 8008000:	4618      	mov	r0, r3
 8008002:	3718      	adds	r7, #24
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}
 8008008:	e000ed00 	.word	0xe000ed00
 800800c:	410fc271 	.word	0x410fc271
 8008010:	410fc270 	.word	0x410fc270
 8008014:	e000e400 	.word	0xe000e400
 8008018:	20000e30 	.word	0x20000e30
 800801c:	20000e34 	.word	0x20000e34
 8008020:	e000ed20 	.word	0xe000ed20
 8008024:	20000010 	.word	0x20000010
 8008028:	e000ef34 	.word	0xe000ef34

0800802c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008036:	f383 8811 	msr	BASEPRI, r3
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	f3bf 8f4f 	dsb	sy
 8008042:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008044:	4b0e      	ldr	r3, [pc, #56]	; (8008080 <vPortEnterCritical+0x54>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	3301      	adds	r3, #1
 800804a:	4a0d      	ldr	r2, [pc, #52]	; (8008080 <vPortEnterCritical+0x54>)
 800804c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800804e:	4b0c      	ldr	r3, [pc, #48]	; (8008080 <vPortEnterCritical+0x54>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	2b01      	cmp	r3, #1
 8008054:	d10e      	bne.n	8008074 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008056:	4b0b      	ldr	r3, [pc, #44]	; (8008084 <vPortEnterCritical+0x58>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	b2db      	uxtb	r3, r3
 800805c:	2b00      	cmp	r3, #0
 800805e:	d009      	beq.n	8008074 <vPortEnterCritical+0x48>
 8008060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008064:	f383 8811 	msr	BASEPRI, r3
 8008068:	f3bf 8f6f 	isb	sy
 800806c:	f3bf 8f4f 	dsb	sy
 8008070:	603b      	str	r3, [r7, #0]
 8008072:	e7fe      	b.n	8008072 <vPortEnterCritical+0x46>
	}
}
 8008074:	bf00      	nop
 8008076:	370c      	adds	r7, #12
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr
 8008080:	20000010 	.word	0x20000010
 8008084:	e000ed04 	.word	0xe000ed04

08008088 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800808e:	4b11      	ldr	r3, [pc, #68]	; (80080d4 <vPortExitCritical+0x4c>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d109      	bne.n	80080aa <vPortExitCritical+0x22>
 8008096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800809a:	f383 8811 	msr	BASEPRI, r3
 800809e:	f3bf 8f6f 	isb	sy
 80080a2:	f3bf 8f4f 	dsb	sy
 80080a6:	607b      	str	r3, [r7, #4]
 80080a8:	e7fe      	b.n	80080a8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80080aa:	4b0a      	ldr	r3, [pc, #40]	; (80080d4 <vPortExitCritical+0x4c>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	3b01      	subs	r3, #1
 80080b0:	4a08      	ldr	r2, [pc, #32]	; (80080d4 <vPortExitCritical+0x4c>)
 80080b2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80080b4:	4b07      	ldr	r3, [pc, #28]	; (80080d4 <vPortExitCritical+0x4c>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d104      	bne.n	80080c6 <vPortExitCritical+0x3e>
 80080bc:	2300      	movs	r3, #0
 80080be:	603b      	str	r3, [r7, #0]
	__asm volatile
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80080c6:	bf00      	nop
 80080c8:	370c      	adds	r7, #12
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	20000010 	.word	0x20000010
	...

080080e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80080e0:	f3ef 8009 	mrs	r0, PSP
 80080e4:	f3bf 8f6f 	isb	sy
 80080e8:	4b15      	ldr	r3, [pc, #84]	; (8008140 <pxCurrentTCBConst>)
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	f01e 0f10 	tst.w	lr, #16
 80080f0:	bf08      	it	eq
 80080f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80080f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080fa:	6010      	str	r0, [r2, #0]
 80080fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008100:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008104:	f380 8811 	msr	BASEPRI, r0
 8008108:	f3bf 8f4f 	dsb	sy
 800810c:	f3bf 8f6f 	isb	sy
 8008110:	f7fe fecc 	bl	8006eac <vTaskSwitchContext>
 8008114:	f04f 0000 	mov.w	r0, #0
 8008118:	f380 8811 	msr	BASEPRI, r0
 800811c:	bc09      	pop	{r0, r3}
 800811e:	6819      	ldr	r1, [r3, #0]
 8008120:	6808      	ldr	r0, [r1, #0]
 8008122:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008126:	f01e 0f10 	tst.w	lr, #16
 800812a:	bf08      	it	eq
 800812c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008130:	f380 8809 	msr	PSP, r0
 8008134:	f3bf 8f6f 	isb	sy
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	f3af 8000 	nop.w

08008140 <pxCurrentTCBConst>:
 8008140:	20000804 	.word	0x20000804
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008144:	bf00      	nop
 8008146:	bf00      	nop

08008148 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
	__asm volatile
 800814e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008152:	f383 8811 	msr	BASEPRI, r3
 8008156:	f3bf 8f6f 	isb	sy
 800815a:	f3bf 8f4f 	dsb	sy
 800815e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008160:	f7fe fdec 	bl	8006d3c <xTaskIncrementTick>
 8008164:	4603      	mov	r3, r0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d003      	beq.n	8008172 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800816a:	4b06      	ldr	r3, [pc, #24]	; (8008184 <SysTick_Handler+0x3c>)
 800816c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008170:	601a      	str	r2, [r3, #0]
 8008172:	2300      	movs	r3, #0
 8008174:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800817c:	bf00      	nop
 800817e:	3708      	adds	r7, #8
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}
 8008184:	e000ed04 	.word	0xe000ed04

08008188 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008188:	b480      	push	{r7}
 800818a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800818c:	4b0b      	ldr	r3, [pc, #44]	; (80081bc <vPortSetupTimerInterrupt+0x34>)
 800818e:	2200      	movs	r2, #0
 8008190:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008192:	4b0b      	ldr	r3, [pc, #44]	; (80081c0 <vPortSetupTimerInterrupt+0x38>)
 8008194:	2200      	movs	r2, #0
 8008196:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008198:	4b0a      	ldr	r3, [pc, #40]	; (80081c4 <vPortSetupTimerInterrupt+0x3c>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a0a      	ldr	r2, [pc, #40]	; (80081c8 <vPortSetupTimerInterrupt+0x40>)
 800819e:	fba2 2303 	umull	r2, r3, r2, r3
 80081a2:	099b      	lsrs	r3, r3, #6
 80081a4:	4a09      	ldr	r2, [pc, #36]	; (80081cc <vPortSetupTimerInterrupt+0x44>)
 80081a6:	3b01      	subs	r3, #1
 80081a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80081aa:	4b04      	ldr	r3, [pc, #16]	; (80081bc <vPortSetupTimerInterrupt+0x34>)
 80081ac:	2207      	movs	r2, #7
 80081ae:	601a      	str	r2, [r3, #0]
}
 80081b0:	bf00      	nop
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop
 80081bc:	e000e010 	.word	0xe000e010
 80081c0:	e000e018 	.word	0xe000e018
 80081c4:	20000004 	.word	0x20000004
 80081c8:	10624dd3 	.word	0x10624dd3
 80081cc:	e000e014 	.word	0xe000e014

080081d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80081d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80081e0 <vPortEnableVFP+0x10>
 80081d4:	6801      	ldr	r1, [r0, #0]
 80081d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80081da:	6001      	str	r1, [r0, #0]
 80081dc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80081de:	bf00      	nop
 80081e0:	e000ed88 	.word	0xe000ed88

080081e4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80081ea:	f3ef 8305 	mrs	r3, IPSR
 80081ee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2b0f      	cmp	r3, #15
 80081f4:	d913      	bls.n	800821e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80081f6:	4a16      	ldr	r2, [pc, #88]	; (8008250 <vPortValidateInterruptPriority+0x6c>)
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	4413      	add	r3, r2
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008200:	4b14      	ldr	r3, [pc, #80]	; (8008254 <vPortValidateInterruptPriority+0x70>)
 8008202:	781b      	ldrb	r3, [r3, #0]
 8008204:	7afa      	ldrb	r2, [r7, #11]
 8008206:	429a      	cmp	r2, r3
 8008208:	d209      	bcs.n	800821e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800820a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820e:	f383 8811 	msr	BASEPRI, r3
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	607b      	str	r3, [r7, #4]
 800821c:	e7fe      	b.n	800821c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800821e:	4b0e      	ldr	r3, [pc, #56]	; (8008258 <vPortValidateInterruptPriority+0x74>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008226:	4b0d      	ldr	r3, [pc, #52]	; (800825c <vPortValidateInterruptPriority+0x78>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	429a      	cmp	r2, r3
 800822c:	d909      	bls.n	8008242 <vPortValidateInterruptPriority+0x5e>
 800822e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	603b      	str	r3, [r7, #0]
 8008240:	e7fe      	b.n	8008240 <vPortValidateInterruptPriority+0x5c>
	}
 8008242:	bf00      	nop
 8008244:	3714      	adds	r7, #20
 8008246:	46bd      	mov	sp, r7
 8008248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824c:	4770      	bx	lr
 800824e:	bf00      	nop
 8008250:	e000e3f0 	.word	0xe000e3f0
 8008254:	20000e30 	.word	0x20000e30
 8008258:	e000ed0c 	.word	0xe000ed0c
 800825c:	20000e34 	.word	0x20000e34

08008260 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b08a      	sub	sp, #40	; 0x28
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008268:	2300      	movs	r3, #0
 800826a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800826c:	f7fe fcac 	bl	8006bc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008270:	4b57      	ldr	r3, [pc, #348]	; (80083d0 <pvPortMalloc+0x170>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d101      	bne.n	800827c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008278:	f000 f90c 	bl	8008494 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800827c:	4b55      	ldr	r3, [pc, #340]	; (80083d4 <pvPortMalloc+0x174>)
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	4013      	ands	r3, r2
 8008284:	2b00      	cmp	r3, #0
 8008286:	f040 808c 	bne.w	80083a2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d01c      	beq.n	80082ca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008290:	2208      	movs	r2, #8
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	4413      	add	r3, r2
 8008296:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f003 0307 	and.w	r3, r3, #7
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d013      	beq.n	80082ca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f023 0307 	bic.w	r3, r3, #7
 80082a8:	3308      	adds	r3, #8
 80082aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f003 0307 	and.w	r3, r3, #7
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d009      	beq.n	80082ca <pvPortMalloc+0x6a>
 80082b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ba:	f383 8811 	msr	BASEPRI, r3
 80082be:	f3bf 8f6f 	isb	sy
 80082c2:	f3bf 8f4f 	dsb	sy
 80082c6:	617b      	str	r3, [r7, #20]
 80082c8:	e7fe      	b.n	80082c8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d068      	beq.n	80083a2 <pvPortMalloc+0x142>
 80082d0:	4b41      	ldr	r3, [pc, #260]	; (80083d8 <pvPortMalloc+0x178>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	687a      	ldr	r2, [r7, #4]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d863      	bhi.n	80083a2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80082da:	4b40      	ldr	r3, [pc, #256]	; (80083dc <pvPortMalloc+0x17c>)
 80082dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80082de:	4b3f      	ldr	r3, [pc, #252]	; (80083dc <pvPortMalloc+0x17c>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082e4:	e004      	b.n	80082f0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80082e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80082ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	429a      	cmp	r2, r3
 80082f8:	d903      	bls.n	8008302 <pvPortMalloc+0xa2>
 80082fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d1f1      	bne.n	80082e6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008302:	4b33      	ldr	r3, [pc, #204]	; (80083d0 <pvPortMalloc+0x170>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008308:	429a      	cmp	r2, r3
 800830a:	d04a      	beq.n	80083a2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800830c:	6a3b      	ldr	r3, [r7, #32]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2208      	movs	r2, #8
 8008312:	4413      	add	r3, r2
 8008314:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	6a3b      	ldr	r3, [r7, #32]
 800831c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800831e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008320:	685a      	ldr	r2, [r3, #4]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	1ad2      	subs	r2, r2, r3
 8008326:	2308      	movs	r3, #8
 8008328:	005b      	lsls	r3, r3, #1
 800832a:	429a      	cmp	r2, r3
 800832c:	d91e      	bls.n	800836c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800832e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	4413      	add	r3, r2
 8008334:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	f003 0307 	and.w	r3, r3, #7
 800833c:	2b00      	cmp	r3, #0
 800833e:	d009      	beq.n	8008354 <pvPortMalloc+0xf4>
 8008340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008344:	f383 8811 	msr	BASEPRI, r3
 8008348:	f3bf 8f6f 	isb	sy
 800834c:	f3bf 8f4f 	dsb	sy
 8008350:	613b      	str	r3, [r7, #16]
 8008352:	e7fe      	b.n	8008352 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008356:	685a      	ldr	r2, [r3, #4]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	1ad2      	subs	r2, r2, r3
 800835c:	69bb      	ldr	r3, [r7, #24]
 800835e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008366:	69b8      	ldr	r0, [r7, #24]
 8008368:	f000 f8f6 	bl	8008558 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800836c:	4b1a      	ldr	r3, [pc, #104]	; (80083d8 <pvPortMalloc+0x178>)
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	1ad3      	subs	r3, r2, r3
 8008376:	4a18      	ldr	r2, [pc, #96]	; (80083d8 <pvPortMalloc+0x178>)
 8008378:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800837a:	4b17      	ldr	r3, [pc, #92]	; (80083d8 <pvPortMalloc+0x178>)
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	4b18      	ldr	r3, [pc, #96]	; (80083e0 <pvPortMalloc+0x180>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	429a      	cmp	r2, r3
 8008384:	d203      	bcs.n	800838e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008386:	4b14      	ldr	r3, [pc, #80]	; (80083d8 <pvPortMalloc+0x178>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a15      	ldr	r2, [pc, #84]	; (80083e0 <pvPortMalloc+0x180>)
 800838c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800838e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008390:	685a      	ldr	r2, [r3, #4]
 8008392:	4b10      	ldr	r3, [pc, #64]	; (80083d4 <pvPortMalloc+0x174>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	431a      	orrs	r2, r3
 8008398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800839c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839e:	2200      	movs	r2, #0
 80083a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80083a2:	f7fe fc1f 	bl	8006be4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80083a6:	69fb      	ldr	r3, [r7, #28]
 80083a8:	f003 0307 	and.w	r3, r3, #7
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d009      	beq.n	80083c4 <pvPortMalloc+0x164>
 80083b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b4:	f383 8811 	msr	BASEPRI, r3
 80083b8:	f3bf 8f6f 	isb	sy
 80083bc:	f3bf 8f4f 	dsb	sy
 80083c0:	60fb      	str	r3, [r7, #12]
 80083c2:	e7fe      	b.n	80083c2 <pvPortMalloc+0x162>
	return pvReturn;
 80083c4:	69fb      	ldr	r3, [r7, #28]
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3728      	adds	r7, #40	; 0x28
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	200048d8 	.word	0x200048d8
 80083d4:	200048e4 	.word	0x200048e4
 80083d8:	200048dc 	.word	0x200048dc
 80083dc:	200048d0 	.word	0x200048d0
 80083e0:	200048e0 	.word	0x200048e0

080083e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b086      	sub	sp, #24
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d046      	beq.n	8008484 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80083f6:	2308      	movs	r3, #8
 80083f8:	425b      	negs	r3, r3
 80083fa:	697a      	ldr	r2, [r7, #20]
 80083fc:	4413      	add	r3, r2
 80083fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	685a      	ldr	r2, [r3, #4]
 8008408:	4b20      	ldr	r3, [pc, #128]	; (800848c <vPortFree+0xa8>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4013      	ands	r3, r2
 800840e:	2b00      	cmp	r3, #0
 8008410:	d109      	bne.n	8008426 <vPortFree+0x42>
 8008412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008416:	f383 8811 	msr	BASEPRI, r3
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	60fb      	str	r3, [r7, #12]
 8008424:	e7fe      	b.n	8008424 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d009      	beq.n	8008442 <vPortFree+0x5e>
 800842e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	60bb      	str	r3, [r7, #8]
 8008440:	e7fe      	b.n	8008440 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	685a      	ldr	r2, [r3, #4]
 8008446:	4b11      	ldr	r3, [pc, #68]	; (800848c <vPortFree+0xa8>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4013      	ands	r3, r2
 800844c:	2b00      	cmp	r3, #0
 800844e:	d019      	beq.n	8008484 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d115      	bne.n	8008484 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	685a      	ldr	r2, [r3, #4]
 800845c:	4b0b      	ldr	r3, [pc, #44]	; (800848c <vPortFree+0xa8>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	43db      	mvns	r3, r3
 8008462:	401a      	ands	r2, r3
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008468:	f7fe fbae 	bl	8006bc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	685a      	ldr	r2, [r3, #4]
 8008470:	4b07      	ldr	r3, [pc, #28]	; (8008490 <vPortFree+0xac>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4413      	add	r3, r2
 8008476:	4a06      	ldr	r2, [pc, #24]	; (8008490 <vPortFree+0xac>)
 8008478:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800847a:	6938      	ldr	r0, [r7, #16]
 800847c:	f000 f86c 	bl	8008558 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008480:	f7fe fbb0 	bl	8006be4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008484:	bf00      	nop
 8008486:	3718      	adds	r7, #24
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}
 800848c:	200048e4 	.word	0x200048e4
 8008490:	200048dc 	.word	0x200048dc

08008494 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800849a:	f643 2398 	movw	r3, #15000	; 0x3a98
 800849e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80084a0:	4b27      	ldr	r3, [pc, #156]	; (8008540 <prvHeapInit+0xac>)
 80084a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f003 0307 	and.w	r3, r3, #7
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d00c      	beq.n	80084c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	3307      	adds	r3, #7
 80084b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f023 0307 	bic.w	r3, r3, #7
 80084ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80084bc:	68ba      	ldr	r2, [r7, #8]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	1ad3      	subs	r3, r2, r3
 80084c2:	4a1f      	ldr	r2, [pc, #124]	; (8008540 <prvHeapInit+0xac>)
 80084c4:	4413      	add	r3, r2
 80084c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80084cc:	4a1d      	ldr	r2, [pc, #116]	; (8008544 <prvHeapInit+0xb0>)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80084d2:	4b1c      	ldr	r3, [pc, #112]	; (8008544 <prvHeapInit+0xb0>)
 80084d4:	2200      	movs	r2, #0
 80084d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	68ba      	ldr	r2, [r7, #8]
 80084dc:	4413      	add	r3, r2
 80084de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80084e0:	2208      	movs	r2, #8
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	1a9b      	subs	r3, r3, r2
 80084e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f023 0307 	bic.w	r3, r3, #7
 80084ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	4a15      	ldr	r2, [pc, #84]	; (8008548 <prvHeapInit+0xb4>)
 80084f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80084f6:	4b14      	ldr	r3, [pc, #80]	; (8008548 <prvHeapInit+0xb4>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	2200      	movs	r2, #0
 80084fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80084fe:	4b12      	ldr	r3, [pc, #72]	; (8008548 <prvHeapInit+0xb4>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2200      	movs	r2, #0
 8008504:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	68fa      	ldr	r2, [r7, #12]
 800850e:	1ad2      	subs	r2, r2, r3
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008514:	4b0c      	ldr	r3, [pc, #48]	; (8008548 <prvHeapInit+0xb4>)
 8008516:	681a      	ldr	r2, [r3, #0]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	4a0a      	ldr	r2, [pc, #40]	; (800854c <prvHeapInit+0xb8>)
 8008522:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	4a09      	ldr	r2, [pc, #36]	; (8008550 <prvHeapInit+0xbc>)
 800852a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800852c:	4b09      	ldr	r3, [pc, #36]	; (8008554 <prvHeapInit+0xc0>)
 800852e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008532:	601a      	str	r2, [r3, #0]
}
 8008534:	bf00      	nop
 8008536:	3714      	adds	r7, #20
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr
 8008540:	20000e38 	.word	0x20000e38
 8008544:	200048d0 	.word	0x200048d0
 8008548:	200048d8 	.word	0x200048d8
 800854c:	200048e0 	.word	0x200048e0
 8008550:	200048dc 	.word	0x200048dc
 8008554:	200048e4 	.word	0x200048e4

08008558 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008558:	b480      	push	{r7}
 800855a:	b085      	sub	sp, #20
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008560:	4b28      	ldr	r3, [pc, #160]	; (8008604 <prvInsertBlockIntoFreeList+0xac>)
 8008562:	60fb      	str	r3, [r7, #12]
 8008564:	e002      	b.n	800856c <prvInsertBlockIntoFreeList+0x14>
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	60fb      	str	r3, [r7, #12]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	429a      	cmp	r2, r3
 8008574:	d8f7      	bhi.n	8008566 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	68ba      	ldr	r2, [r7, #8]
 8008580:	4413      	add	r3, r2
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	429a      	cmp	r2, r3
 8008586:	d108      	bne.n	800859a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	685a      	ldr	r2, [r3, #4]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	441a      	add	r2, r3
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	68ba      	ldr	r2, [r7, #8]
 80085a4:	441a      	add	r2, r3
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d118      	bne.n	80085e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	4b15      	ldr	r3, [pc, #84]	; (8008608 <prvInsertBlockIntoFreeList+0xb0>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d00d      	beq.n	80085d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	685a      	ldr	r2, [r3, #4]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	441a      	add	r2, r3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	601a      	str	r2, [r3, #0]
 80085d4:	e008      	b.n	80085e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80085d6:	4b0c      	ldr	r3, [pc, #48]	; (8008608 <prvInsertBlockIntoFreeList+0xb0>)
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	601a      	str	r2, [r3, #0]
 80085de:	e003      	b.n	80085e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d002      	beq.n	80085f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80085f6:	bf00      	nop
 80085f8:	3714      	adds	r7, #20
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr
 8008602:	bf00      	nop
 8008604:	200048d0 	.word	0x200048d0
 8008608:	200048d8 	.word	0x200048d8

0800860c <__errno>:
 800860c:	4b01      	ldr	r3, [pc, #4]	; (8008614 <__errno+0x8>)
 800860e:	6818      	ldr	r0, [r3, #0]
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	20000014 	.word	0x20000014

08008618 <__libc_init_array>:
 8008618:	b570      	push	{r4, r5, r6, lr}
 800861a:	4e0d      	ldr	r6, [pc, #52]	; (8008650 <__libc_init_array+0x38>)
 800861c:	4c0d      	ldr	r4, [pc, #52]	; (8008654 <__libc_init_array+0x3c>)
 800861e:	1ba4      	subs	r4, r4, r6
 8008620:	10a4      	asrs	r4, r4, #2
 8008622:	2500      	movs	r5, #0
 8008624:	42a5      	cmp	r5, r4
 8008626:	d109      	bne.n	800863c <__libc_init_array+0x24>
 8008628:	4e0b      	ldr	r6, [pc, #44]	; (8008658 <__libc_init_array+0x40>)
 800862a:	4c0c      	ldr	r4, [pc, #48]	; (800865c <__libc_init_array+0x44>)
 800862c:	f000 fc28 	bl	8008e80 <_init>
 8008630:	1ba4      	subs	r4, r4, r6
 8008632:	10a4      	asrs	r4, r4, #2
 8008634:	2500      	movs	r5, #0
 8008636:	42a5      	cmp	r5, r4
 8008638:	d105      	bne.n	8008646 <__libc_init_array+0x2e>
 800863a:	bd70      	pop	{r4, r5, r6, pc}
 800863c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008640:	4798      	blx	r3
 8008642:	3501      	adds	r5, #1
 8008644:	e7ee      	b.n	8008624 <__libc_init_array+0xc>
 8008646:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800864a:	4798      	blx	r3
 800864c:	3501      	adds	r5, #1
 800864e:	e7f2      	b.n	8008636 <__libc_init_array+0x1e>
 8008650:	080093dc 	.word	0x080093dc
 8008654:	080093dc 	.word	0x080093dc
 8008658:	080093dc 	.word	0x080093dc
 800865c:	080093e0 	.word	0x080093e0

08008660 <memcpy>:
 8008660:	b510      	push	{r4, lr}
 8008662:	1e43      	subs	r3, r0, #1
 8008664:	440a      	add	r2, r1
 8008666:	4291      	cmp	r1, r2
 8008668:	d100      	bne.n	800866c <memcpy+0xc>
 800866a:	bd10      	pop	{r4, pc}
 800866c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008670:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008674:	e7f7      	b.n	8008666 <memcpy+0x6>

08008676 <memset>:
 8008676:	4402      	add	r2, r0
 8008678:	4603      	mov	r3, r0
 800867a:	4293      	cmp	r3, r2
 800867c:	d100      	bne.n	8008680 <memset+0xa>
 800867e:	4770      	bx	lr
 8008680:	f803 1b01 	strb.w	r1, [r3], #1
 8008684:	e7f9      	b.n	800867a <memset+0x4>
	...

08008688 <siprintf>:
 8008688:	b40e      	push	{r1, r2, r3}
 800868a:	b500      	push	{lr}
 800868c:	b09c      	sub	sp, #112	; 0x70
 800868e:	ab1d      	add	r3, sp, #116	; 0x74
 8008690:	9002      	str	r0, [sp, #8]
 8008692:	9006      	str	r0, [sp, #24]
 8008694:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008698:	4809      	ldr	r0, [pc, #36]	; (80086c0 <siprintf+0x38>)
 800869a:	9107      	str	r1, [sp, #28]
 800869c:	9104      	str	r1, [sp, #16]
 800869e:	4909      	ldr	r1, [pc, #36]	; (80086c4 <siprintf+0x3c>)
 80086a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a4:	9105      	str	r1, [sp, #20]
 80086a6:	6800      	ldr	r0, [r0, #0]
 80086a8:	9301      	str	r3, [sp, #4]
 80086aa:	a902      	add	r1, sp, #8
 80086ac:	f000 f866 	bl	800877c <_svfiprintf_r>
 80086b0:	9b02      	ldr	r3, [sp, #8]
 80086b2:	2200      	movs	r2, #0
 80086b4:	701a      	strb	r2, [r3, #0]
 80086b6:	b01c      	add	sp, #112	; 0x70
 80086b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80086bc:	b003      	add	sp, #12
 80086be:	4770      	bx	lr
 80086c0:	20000014 	.word	0x20000014
 80086c4:	ffff0208 	.word	0xffff0208

080086c8 <__ssputs_r>:
 80086c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086cc:	688e      	ldr	r6, [r1, #8]
 80086ce:	429e      	cmp	r6, r3
 80086d0:	4682      	mov	sl, r0
 80086d2:	460c      	mov	r4, r1
 80086d4:	4690      	mov	r8, r2
 80086d6:	4699      	mov	r9, r3
 80086d8:	d837      	bhi.n	800874a <__ssputs_r+0x82>
 80086da:	898a      	ldrh	r2, [r1, #12]
 80086dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80086e0:	d031      	beq.n	8008746 <__ssputs_r+0x7e>
 80086e2:	6825      	ldr	r5, [r4, #0]
 80086e4:	6909      	ldr	r1, [r1, #16]
 80086e6:	1a6f      	subs	r7, r5, r1
 80086e8:	6965      	ldr	r5, [r4, #20]
 80086ea:	2302      	movs	r3, #2
 80086ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086f0:	fb95 f5f3 	sdiv	r5, r5, r3
 80086f4:	f109 0301 	add.w	r3, r9, #1
 80086f8:	443b      	add	r3, r7
 80086fa:	429d      	cmp	r5, r3
 80086fc:	bf38      	it	cc
 80086fe:	461d      	movcc	r5, r3
 8008700:	0553      	lsls	r3, r2, #21
 8008702:	d530      	bpl.n	8008766 <__ssputs_r+0x9e>
 8008704:	4629      	mov	r1, r5
 8008706:	f000 fb21 	bl	8008d4c <_malloc_r>
 800870a:	4606      	mov	r6, r0
 800870c:	b950      	cbnz	r0, 8008724 <__ssputs_r+0x5c>
 800870e:	230c      	movs	r3, #12
 8008710:	f8ca 3000 	str.w	r3, [sl]
 8008714:	89a3      	ldrh	r3, [r4, #12]
 8008716:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800871a:	81a3      	strh	r3, [r4, #12]
 800871c:	f04f 30ff 	mov.w	r0, #4294967295
 8008720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008724:	463a      	mov	r2, r7
 8008726:	6921      	ldr	r1, [r4, #16]
 8008728:	f7ff ff9a 	bl	8008660 <memcpy>
 800872c:	89a3      	ldrh	r3, [r4, #12]
 800872e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008732:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008736:	81a3      	strh	r3, [r4, #12]
 8008738:	6126      	str	r6, [r4, #16]
 800873a:	6165      	str	r5, [r4, #20]
 800873c:	443e      	add	r6, r7
 800873e:	1bed      	subs	r5, r5, r7
 8008740:	6026      	str	r6, [r4, #0]
 8008742:	60a5      	str	r5, [r4, #8]
 8008744:	464e      	mov	r6, r9
 8008746:	454e      	cmp	r6, r9
 8008748:	d900      	bls.n	800874c <__ssputs_r+0x84>
 800874a:	464e      	mov	r6, r9
 800874c:	4632      	mov	r2, r6
 800874e:	4641      	mov	r1, r8
 8008750:	6820      	ldr	r0, [r4, #0]
 8008752:	f000 fa93 	bl	8008c7c <memmove>
 8008756:	68a3      	ldr	r3, [r4, #8]
 8008758:	1b9b      	subs	r3, r3, r6
 800875a:	60a3      	str	r3, [r4, #8]
 800875c:	6823      	ldr	r3, [r4, #0]
 800875e:	441e      	add	r6, r3
 8008760:	6026      	str	r6, [r4, #0]
 8008762:	2000      	movs	r0, #0
 8008764:	e7dc      	b.n	8008720 <__ssputs_r+0x58>
 8008766:	462a      	mov	r2, r5
 8008768:	f000 fb4a 	bl	8008e00 <_realloc_r>
 800876c:	4606      	mov	r6, r0
 800876e:	2800      	cmp	r0, #0
 8008770:	d1e2      	bne.n	8008738 <__ssputs_r+0x70>
 8008772:	6921      	ldr	r1, [r4, #16]
 8008774:	4650      	mov	r0, sl
 8008776:	f000 fa9b 	bl	8008cb0 <_free_r>
 800877a:	e7c8      	b.n	800870e <__ssputs_r+0x46>

0800877c <_svfiprintf_r>:
 800877c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008780:	461d      	mov	r5, r3
 8008782:	898b      	ldrh	r3, [r1, #12]
 8008784:	061f      	lsls	r7, r3, #24
 8008786:	b09d      	sub	sp, #116	; 0x74
 8008788:	4680      	mov	r8, r0
 800878a:	460c      	mov	r4, r1
 800878c:	4616      	mov	r6, r2
 800878e:	d50f      	bpl.n	80087b0 <_svfiprintf_r+0x34>
 8008790:	690b      	ldr	r3, [r1, #16]
 8008792:	b96b      	cbnz	r3, 80087b0 <_svfiprintf_r+0x34>
 8008794:	2140      	movs	r1, #64	; 0x40
 8008796:	f000 fad9 	bl	8008d4c <_malloc_r>
 800879a:	6020      	str	r0, [r4, #0]
 800879c:	6120      	str	r0, [r4, #16]
 800879e:	b928      	cbnz	r0, 80087ac <_svfiprintf_r+0x30>
 80087a0:	230c      	movs	r3, #12
 80087a2:	f8c8 3000 	str.w	r3, [r8]
 80087a6:	f04f 30ff 	mov.w	r0, #4294967295
 80087aa:	e0c8      	b.n	800893e <_svfiprintf_r+0x1c2>
 80087ac:	2340      	movs	r3, #64	; 0x40
 80087ae:	6163      	str	r3, [r4, #20]
 80087b0:	2300      	movs	r3, #0
 80087b2:	9309      	str	r3, [sp, #36]	; 0x24
 80087b4:	2320      	movs	r3, #32
 80087b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087ba:	2330      	movs	r3, #48	; 0x30
 80087bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087c0:	9503      	str	r5, [sp, #12]
 80087c2:	f04f 0b01 	mov.w	fp, #1
 80087c6:	4637      	mov	r7, r6
 80087c8:	463d      	mov	r5, r7
 80087ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80087ce:	b10b      	cbz	r3, 80087d4 <_svfiprintf_r+0x58>
 80087d0:	2b25      	cmp	r3, #37	; 0x25
 80087d2:	d13e      	bne.n	8008852 <_svfiprintf_r+0xd6>
 80087d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80087d8:	d00b      	beq.n	80087f2 <_svfiprintf_r+0x76>
 80087da:	4653      	mov	r3, sl
 80087dc:	4632      	mov	r2, r6
 80087de:	4621      	mov	r1, r4
 80087e0:	4640      	mov	r0, r8
 80087e2:	f7ff ff71 	bl	80086c8 <__ssputs_r>
 80087e6:	3001      	adds	r0, #1
 80087e8:	f000 80a4 	beq.w	8008934 <_svfiprintf_r+0x1b8>
 80087ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ee:	4453      	add	r3, sl
 80087f0:	9309      	str	r3, [sp, #36]	; 0x24
 80087f2:	783b      	ldrb	r3, [r7, #0]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f000 809d 	beq.w	8008934 <_svfiprintf_r+0x1b8>
 80087fa:	2300      	movs	r3, #0
 80087fc:	f04f 32ff 	mov.w	r2, #4294967295
 8008800:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008804:	9304      	str	r3, [sp, #16]
 8008806:	9307      	str	r3, [sp, #28]
 8008808:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800880c:	931a      	str	r3, [sp, #104]	; 0x68
 800880e:	462f      	mov	r7, r5
 8008810:	2205      	movs	r2, #5
 8008812:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008816:	4850      	ldr	r0, [pc, #320]	; (8008958 <_svfiprintf_r+0x1dc>)
 8008818:	f7f7 fce2 	bl	80001e0 <memchr>
 800881c:	9b04      	ldr	r3, [sp, #16]
 800881e:	b9d0      	cbnz	r0, 8008856 <_svfiprintf_r+0xda>
 8008820:	06d9      	lsls	r1, r3, #27
 8008822:	bf44      	itt	mi
 8008824:	2220      	movmi	r2, #32
 8008826:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800882a:	071a      	lsls	r2, r3, #28
 800882c:	bf44      	itt	mi
 800882e:	222b      	movmi	r2, #43	; 0x2b
 8008830:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008834:	782a      	ldrb	r2, [r5, #0]
 8008836:	2a2a      	cmp	r2, #42	; 0x2a
 8008838:	d015      	beq.n	8008866 <_svfiprintf_r+0xea>
 800883a:	9a07      	ldr	r2, [sp, #28]
 800883c:	462f      	mov	r7, r5
 800883e:	2000      	movs	r0, #0
 8008840:	250a      	movs	r5, #10
 8008842:	4639      	mov	r1, r7
 8008844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008848:	3b30      	subs	r3, #48	; 0x30
 800884a:	2b09      	cmp	r3, #9
 800884c:	d94d      	bls.n	80088ea <_svfiprintf_r+0x16e>
 800884e:	b1b8      	cbz	r0, 8008880 <_svfiprintf_r+0x104>
 8008850:	e00f      	b.n	8008872 <_svfiprintf_r+0xf6>
 8008852:	462f      	mov	r7, r5
 8008854:	e7b8      	b.n	80087c8 <_svfiprintf_r+0x4c>
 8008856:	4a40      	ldr	r2, [pc, #256]	; (8008958 <_svfiprintf_r+0x1dc>)
 8008858:	1a80      	subs	r0, r0, r2
 800885a:	fa0b f000 	lsl.w	r0, fp, r0
 800885e:	4318      	orrs	r0, r3
 8008860:	9004      	str	r0, [sp, #16]
 8008862:	463d      	mov	r5, r7
 8008864:	e7d3      	b.n	800880e <_svfiprintf_r+0x92>
 8008866:	9a03      	ldr	r2, [sp, #12]
 8008868:	1d11      	adds	r1, r2, #4
 800886a:	6812      	ldr	r2, [r2, #0]
 800886c:	9103      	str	r1, [sp, #12]
 800886e:	2a00      	cmp	r2, #0
 8008870:	db01      	blt.n	8008876 <_svfiprintf_r+0xfa>
 8008872:	9207      	str	r2, [sp, #28]
 8008874:	e004      	b.n	8008880 <_svfiprintf_r+0x104>
 8008876:	4252      	negs	r2, r2
 8008878:	f043 0302 	orr.w	r3, r3, #2
 800887c:	9207      	str	r2, [sp, #28]
 800887e:	9304      	str	r3, [sp, #16]
 8008880:	783b      	ldrb	r3, [r7, #0]
 8008882:	2b2e      	cmp	r3, #46	; 0x2e
 8008884:	d10c      	bne.n	80088a0 <_svfiprintf_r+0x124>
 8008886:	787b      	ldrb	r3, [r7, #1]
 8008888:	2b2a      	cmp	r3, #42	; 0x2a
 800888a:	d133      	bne.n	80088f4 <_svfiprintf_r+0x178>
 800888c:	9b03      	ldr	r3, [sp, #12]
 800888e:	1d1a      	adds	r2, r3, #4
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	9203      	str	r2, [sp, #12]
 8008894:	2b00      	cmp	r3, #0
 8008896:	bfb8      	it	lt
 8008898:	f04f 33ff 	movlt.w	r3, #4294967295
 800889c:	3702      	adds	r7, #2
 800889e:	9305      	str	r3, [sp, #20]
 80088a0:	4d2e      	ldr	r5, [pc, #184]	; (800895c <_svfiprintf_r+0x1e0>)
 80088a2:	7839      	ldrb	r1, [r7, #0]
 80088a4:	2203      	movs	r2, #3
 80088a6:	4628      	mov	r0, r5
 80088a8:	f7f7 fc9a 	bl	80001e0 <memchr>
 80088ac:	b138      	cbz	r0, 80088be <_svfiprintf_r+0x142>
 80088ae:	2340      	movs	r3, #64	; 0x40
 80088b0:	1b40      	subs	r0, r0, r5
 80088b2:	fa03 f000 	lsl.w	r0, r3, r0
 80088b6:	9b04      	ldr	r3, [sp, #16]
 80088b8:	4303      	orrs	r3, r0
 80088ba:	3701      	adds	r7, #1
 80088bc:	9304      	str	r3, [sp, #16]
 80088be:	7839      	ldrb	r1, [r7, #0]
 80088c0:	4827      	ldr	r0, [pc, #156]	; (8008960 <_svfiprintf_r+0x1e4>)
 80088c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088c6:	2206      	movs	r2, #6
 80088c8:	1c7e      	adds	r6, r7, #1
 80088ca:	f7f7 fc89 	bl	80001e0 <memchr>
 80088ce:	2800      	cmp	r0, #0
 80088d0:	d038      	beq.n	8008944 <_svfiprintf_r+0x1c8>
 80088d2:	4b24      	ldr	r3, [pc, #144]	; (8008964 <_svfiprintf_r+0x1e8>)
 80088d4:	bb13      	cbnz	r3, 800891c <_svfiprintf_r+0x1a0>
 80088d6:	9b03      	ldr	r3, [sp, #12]
 80088d8:	3307      	adds	r3, #7
 80088da:	f023 0307 	bic.w	r3, r3, #7
 80088de:	3308      	adds	r3, #8
 80088e0:	9303      	str	r3, [sp, #12]
 80088e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e4:	444b      	add	r3, r9
 80088e6:	9309      	str	r3, [sp, #36]	; 0x24
 80088e8:	e76d      	b.n	80087c6 <_svfiprintf_r+0x4a>
 80088ea:	fb05 3202 	mla	r2, r5, r2, r3
 80088ee:	2001      	movs	r0, #1
 80088f0:	460f      	mov	r7, r1
 80088f2:	e7a6      	b.n	8008842 <_svfiprintf_r+0xc6>
 80088f4:	2300      	movs	r3, #0
 80088f6:	3701      	adds	r7, #1
 80088f8:	9305      	str	r3, [sp, #20]
 80088fa:	4619      	mov	r1, r3
 80088fc:	250a      	movs	r5, #10
 80088fe:	4638      	mov	r0, r7
 8008900:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008904:	3a30      	subs	r2, #48	; 0x30
 8008906:	2a09      	cmp	r2, #9
 8008908:	d903      	bls.n	8008912 <_svfiprintf_r+0x196>
 800890a:	2b00      	cmp	r3, #0
 800890c:	d0c8      	beq.n	80088a0 <_svfiprintf_r+0x124>
 800890e:	9105      	str	r1, [sp, #20]
 8008910:	e7c6      	b.n	80088a0 <_svfiprintf_r+0x124>
 8008912:	fb05 2101 	mla	r1, r5, r1, r2
 8008916:	2301      	movs	r3, #1
 8008918:	4607      	mov	r7, r0
 800891a:	e7f0      	b.n	80088fe <_svfiprintf_r+0x182>
 800891c:	ab03      	add	r3, sp, #12
 800891e:	9300      	str	r3, [sp, #0]
 8008920:	4622      	mov	r2, r4
 8008922:	4b11      	ldr	r3, [pc, #68]	; (8008968 <_svfiprintf_r+0x1ec>)
 8008924:	a904      	add	r1, sp, #16
 8008926:	4640      	mov	r0, r8
 8008928:	f3af 8000 	nop.w
 800892c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008930:	4681      	mov	r9, r0
 8008932:	d1d6      	bne.n	80088e2 <_svfiprintf_r+0x166>
 8008934:	89a3      	ldrh	r3, [r4, #12]
 8008936:	065b      	lsls	r3, r3, #25
 8008938:	f53f af35 	bmi.w	80087a6 <_svfiprintf_r+0x2a>
 800893c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800893e:	b01d      	add	sp, #116	; 0x74
 8008940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008944:	ab03      	add	r3, sp, #12
 8008946:	9300      	str	r3, [sp, #0]
 8008948:	4622      	mov	r2, r4
 800894a:	4b07      	ldr	r3, [pc, #28]	; (8008968 <_svfiprintf_r+0x1ec>)
 800894c:	a904      	add	r1, sp, #16
 800894e:	4640      	mov	r0, r8
 8008950:	f000 f882 	bl	8008a58 <_printf_i>
 8008954:	e7ea      	b.n	800892c <_svfiprintf_r+0x1b0>
 8008956:	bf00      	nop
 8008958:	080093a0 	.word	0x080093a0
 800895c:	080093a6 	.word	0x080093a6
 8008960:	080093aa 	.word	0x080093aa
 8008964:	00000000 	.word	0x00000000
 8008968:	080086c9 	.word	0x080086c9

0800896c <_printf_common>:
 800896c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008970:	4691      	mov	r9, r2
 8008972:	461f      	mov	r7, r3
 8008974:	688a      	ldr	r2, [r1, #8]
 8008976:	690b      	ldr	r3, [r1, #16]
 8008978:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800897c:	4293      	cmp	r3, r2
 800897e:	bfb8      	it	lt
 8008980:	4613      	movlt	r3, r2
 8008982:	f8c9 3000 	str.w	r3, [r9]
 8008986:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800898a:	4606      	mov	r6, r0
 800898c:	460c      	mov	r4, r1
 800898e:	b112      	cbz	r2, 8008996 <_printf_common+0x2a>
 8008990:	3301      	adds	r3, #1
 8008992:	f8c9 3000 	str.w	r3, [r9]
 8008996:	6823      	ldr	r3, [r4, #0]
 8008998:	0699      	lsls	r1, r3, #26
 800899a:	bf42      	ittt	mi
 800899c:	f8d9 3000 	ldrmi.w	r3, [r9]
 80089a0:	3302      	addmi	r3, #2
 80089a2:	f8c9 3000 	strmi.w	r3, [r9]
 80089a6:	6825      	ldr	r5, [r4, #0]
 80089a8:	f015 0506 	ands.w	r5, r5, #6
 80089ac:	d107      	bne.n	80089be <_printf_common+0x52>
 80089ae:	f104 0a19 	add.w	sl, r4, #25
 80089b2:	68e3      	ldr	r3, [r4, #12]
 80089b4:	f8d9 2000 	ldr.w	r2, [r9]
 80089b8:	1a9b      	subs	r3, r3, r2
 80089ba:	42ab      	cmp	r3, r5
 80089bc:	dc28      	bgt.n	8008a10 <_printf_common+0xa4>
 80089be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80089c2:	6822      	ldr	r2, [r4, #0]
 80089c4:	3300      	adds	r3, #0
 80089c6:	bf18      	it	ne
 80089c8:	2301      	movne	r3, #1
 80089ca:	0692      	lsls	r2, r2, #26
 80089cc:	d42d      	bmi.n	8008a2a <_printf_common+0xbe>
 80089ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089d2:	4639      	mov	r1, r7
 80089d4:	4630      	mov	r0, r6
 80089d6:	47c0      	blx	r8
 80089d8:	3001      	adds	r0, #1
 80089da:	d020      	beq.n	8008a1e <_printf_common+0xb2>
 80089dc:	6823      	ldr	r3, [r4, #0]
 80089de:	68e5      	ldr	r5, [r4, #12]
 80089e0:	f8d9 2000 	ldr.w	r2, [r9]
 80089e4:	f003 0306 	and.w	r3, r3, #6
 80089e8:	2b04      	cmp	r3, #4
 80089ea:	bf08      	it	eq
 80089ec:	1aad      	subeq	r5, r5, r2
 80089ee:	68a3      	ldr	r3, [r4, #8]
 80089f0:	6922      	ldr	r2, [r4, #16]
 80089f2:	bf0c      	ite	eq
 80089f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089f8:	2500      	movne	r5, #0
 80089fa:	4293      	cmp	r3, r2
 80089fc:	bfc4      	itt	gt
 80089fe:	1a9b      	subgt	r3, r3, r2
 8008a00:	18ed      	addgt	r5, r5, r3
 8008a02:	f04f 0900 	mov.w	r9, #0
 8008a06:	341a      	adds	r4, #26
 8008a08:	454d      	cmp	r5, r9
 8008a0a:	d11a      	bne.n	8008a42 <_printf_common+0xd6>
 8008a0c:	2000      	movs	r0, #0
 8008a0e:	e008      	b.n	8008a22 <_printf_common+0xb6>
 8008a10:	2301      	movs	r3, #1
 8008a12:	4652      	mov	r2, sl
 8008a14:	4639      	mov	r1, r7
 8008a16:	4630      	mov	r0, r6
 8008a18:	47c0      	blx	r8
 8008a1a:	3001      	adds	r0, #1
 8008a1c:	d103      	bne.n	8008a26 <_printf_common+0xba>
 8008a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a26:	3501      	adds	r5, #1
 8008a28:	e7c3      	b.n	80089b2 <_printf_common+0x46>
 8008a2a:	18e1      	adds	r1, r4, r3
 8008a2c:	1c5a      	adds	r2, r3, #1
 8008a2e:	2030      	movs	r0, #48	; 0x30
 8008a30:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a34:	4422      	add	r2, r4
 8008a36:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a3a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a3e:	3302      	adds	r3, #2
 8008a40:	e7c5      	b.n	80089ce <_printf_common+0x62>
 8008a42:	2301      	movs	r3, #1
 8008a44:	4622      	mov	r2, r4
 8008a46:	4639      	mov	r1, r7
 8008a48:	4630      	mov	r0, r6
 8008a4a:	47c0      	blx	r8
 8008a4c:	3001      	adds	r0, #1
 8008a4e:	d0e6      	beq.n	8008a1e <_printf_common+0xb2>
 8008a50:	f109 0901 	add.w	r9, r9, #1
 8008a54:	e7d8      	b.n	8008a08 <_printf_common+0x9c>
	...

08008a58 <_printf_i>:
 8008a58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a5c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008a60:	460c      	mov	r4, r1
 8008a62:	7e09      	ldrb	r1, [r1, #24]
 8008a64:	b085      	sub	sp, #20
 8008a66:	296e      	cmp	r1, #110	; 0x6e
 8008a68:	4617      	mov	r7, r2
 8008a6a:	4606      	mov	r6, r0
 8008a6c:	4698      	mov	r8, r3
 8008a6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a70:	f000 80b3 	beq.w	8008bda <_printf_i+0x182>
 8008a74:	d822      	bhi.n	8008abc <_printf_i+0x64>
 8008a76:	2963      	cmp	r1, #99	; 0x63
 8008a78:	d036      	beq.n	8008ae8 <_printf_i+0x90>
 8008a7a:	d80a      	bhi.n	8008a92 <_printf_i+0x3a>
 8008a7c:	2900      	cmp	r1, #0
 8008a7e:	f000 80b9 	beq.w	8008bf4 <_printf_i+0x19c>
 8008a82:	2958      	cmp	r1, #88	; 0x58
 8008a84:	f000 8083 	beq.w	8008b8e <_printf_i+0x136>
 8008a88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a8c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008a90:	e032      	b.n	8008af8 <_printf_i+0xa0>
 8008a92:	2964      	cmp	r1, #100	; 0x64
 8008a94:	d001      	beq.n	8008a9a <_printf_i+0x42>
 8008a96:	2969      	cmp	r1, #105	; 0x69
 8008a98:	d1f6      	bne.n	8008a88 <_printf_i+0x30>
 8008a9a:	6820      	ldr	r0, [r4, #0]
 8008a9c:	6813      	ldr	r3, [r2, #0]
 8008a9e:	0605      	lsls	r5, r0, #24
 8008aa0:	f103 0104 	add.w	r1, r3, #4
 8008aa4:	d52a      	bpl.n	8008afc <_printf_i+0xa4>
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	6011      	str	r1, [r2, #0]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	da03      	bge.n	8008ab6 <_printf_i+0x5e>
 8008aae:	222d      	movs	r2, #45	; 0x2d
 8008ab0:	425b      	negs	r3, r3
 8008ab2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008ab6:	486f      	ldr	r0, [pc, #444]	; (8008c74 <_printf_i+0x21c>)
 8008ab8:	220a      	movs	r2, #10
 8008aba:	e039      	b.n	8008b30 <_printf_i+0xd8>
 8008abc:	2973      	cmp	r1, #115	; 0x73
 8008abe:	f000 809d 	beq.w	8008bfc <_printf_i+0x1a4>
 8008ac2:	d808      	bhi.n	8008ad6 <_printf_i+0x7e>
 8008ac4:	296f      	cmp	r1, #111	; 0x6f
 8008ac6:	d020      	beq.n	8008b0a <_printf_i+0xb2>
 8008ac8:	2970      	cmp	r1, #112	; 0x70
 8008aca:	d1dd      	bne.n	8008a88 <_printf_i+0x30>
 8008acc:	6823      	ldr	r3, [r4, #0]
 8008ace:	f043 0320 	orr.w	r3, r3, #32
 8008ad2:	6023      	str	r3, [r4, #0]
 8008ad4:	e003      	b.n	8008ade <_printf_i+0x86>
 8008ad6:	2975      	cmp	r1, #117	; 0x75
 8008ad8:	d017      	beq.n	8008b0a <_printf_i+0xb2>
 8008ada:	2978      	cmp	r1, #120	; 0x78
 8008adc:	d1d4      	bne.n	8008a88 <_printf_i+0x30>
 8008ade:	2378      	movs	r3, #120	; 0x78
 8008ae0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008ae4:	4864      	ldr	r0, [pc, #400]	; (8008c78 <_printf_i+0x220>)
 8008ae6:	e055      	b.n	8008b94 <_printf_i+0x13c>
 8008ae8:	6813      	ldr	r3, [r2, #0]
 8008aea:	1d19      	adds	r1, r3, #4
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	6011      	str	r1, [r2, #0]
 8008af0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008af4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008af8:	2301      	movs	r3, #1
 8008afa:	e08c      	b.n	8008c16 <_printf_i+0x1be>
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	6011      	str	r1, [r2, #0]
 8008b00:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008b04:	bf18      	it	ne
 8008b06:	b21b      	sxthne	r3, r3
 8008b08:	e7cf      	b.n	8008aaa <_printf_i+0x52>
 8008b0a:	6813      	ldr	r3, [r2, #0]
 8008b0c:	6825      	ldr	r5, [r4, #0]
 8008b0e:	1d18      	adds	r0, r3, #4
 8008b10:	6010      	str	r0, [r2, #0]
 8008b12:	0628      	lsls	r0, r5, #24
 8008b14:	d501      	bpl.n	8008b1a <_printf_i+0xc2>
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	e002      	b.n	8008b20 <_printf_i+0xc8>
 8008b1a:	0668      	lsls	r0, r5, #25
 8008b1c:	d5fb      	bpl.n	8008b16 <_printf_i+0xbe>
 8008b1e:	881b      	ldrh	r3, [r3, #0]
 8008b20:	4854      	ldr	r0, [pc, #336]	; (8008c74 <_printf_i+0x21c>)
 8008b22:	296f      	cmp	r1, #111	; 0x6f
 8008b24:	bf14      	ite	ne
 8008b26:	220a      	movne	r2, #10
 8008b28:	2208      	moveq	r2, #8
 8008b2a:	2100      	movs	r1, #0
 8008b2c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b30:	6865      	ldr	r5, [r4, #4]
 8008b32:	60a5      	str	r5, [r4, #8]
 8008b34:	2d00      	cmp	r5, #0
 8008b36:	f2c0 8095 	blt.w	8008c64 <_printf_i+0x20c>
 8008b3a:	6821      	ldr	r1, [r4, #0]
 8008b3c:	f021 0104 	bic.w	r1, r1, #4
 8008b40:	6021      	str	r1, [r4, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d13d      	bne.n	8008bc2 <_printf_i+0x16a>
 8008b46:	2d00      	cmp	r5, #0
 8008b48:	f040 808e 	bne.w	8008c68 <_printf_i+0x210>
 8008b4c:	4665      	mov	r5, ip
 8008b4e:	2a08      	cmp	r2, #8
 8008b50:	d10b      	bne.n	8008b6a <_printf_i+0x112>
 8008b52:	6823      	ldr	r3, [r4, #0]
 8008b54:	07db      	lsls	r3, r3, #31
 8008b56:	d508      	bpl.n	8008b6a <_printf_i+0x112>
 8008b58:	6923      	ldr	r3, [r4, #16]
 8008b5a:	6862      	ldr	r2, [r4, #4]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	bfde      	ittt	le
 8008b60:	2330      	movle	r3, #48	; 0x30
 8008b62:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008b66:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008b6a:	ebac 0305 	sub.w	r3, ip, r5
 8008b6e:	6123      	str	r3, [r4, #16]
 8008b70:	f8cd 8000 	str.w	r8, [sp]
 8008b74:	463b      	mov	r3, r7
 8008b76:	aa03      	add	r2, sp, #12
 8008b78:	4621      	mov	r1, r4
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	f7ff fef6 	bl	800896c <_printf_common>
 8008b80:	3001      	adds	r0, #1
 8008b82:	d14d      	bne.n	8008c20 <_printf_i+0x1c8>
 8008b84:	f04f 30ff 	mov.w	r0, #4294967295
 8008b88:	b005      	add	sp, #20
 8008b8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b8e:	4839      	ldr	r0, [pc, #228]	; (8008c74 <_printf_i+0x21c>)
 8008b90:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008b94:	6813      	ldr	r3, [r2, #0]
 8008b96:	6821      	ldr	r1, [r4, #0]
 8008b98:	1d1d      	adds	r5, r3, #4
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	6015      	str	r5, [r2, #0]
 8008b9e:	060a      	lsls	r2, r1, #24
 8008ba0:	d50b      	bpl.n	8008bba <_printf_i+0x162>
 8008ba2:	07ca      	lsls	r2, r1, #31
 8008ba4:	bf44      	itt	mi
 8008ba6:	f041 0120 	orrmi.w	r1, r1, #32
 8008baa:	6021      	strmi	r1, [r4, #0]
 8008bac:	b91b      	cbnz	r3, 8008bb6 <_printf_i+0x15e>
 8008bae:	6822      	ldr	r2, [r4, #0]
 8008bb0:	f022 0220 	bic.w	r2, r2, #32
 8008bb4:	6022      	str	r2, [r4, #0]
 8008bb6:	2210      	movs	r2, #16
 8008bb8:	e7b7      	b.n	8008b2a <_printf_i+0xd2>
 8008bba:	064d      	lsls	r5, r1, #25
 8008bbc:	bf48      	it	mi
 8008bbe:	b29b      	uxthmi	r3, r3
 8008bc0:	e7ef      	b.n	8008ba2 <_printf_i+0x14a>
 8008bc2:	4665      	mov	r5, ip
 8008bc4:	fbb3 f1f2 	udiv	r1, r3, r2
 8008bc8:	fb02 3311 	mls	r3, r2, r1, r3
 8008bcc:	5cc3      	ldrb	r3, [r0, r3]
 8008bce:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	2900      	cmp	r1, #0
 8008bd6:	d1f5      	bne.n	8008bc4 <_printf_i+0x16c>
 8008bd8:	e7b9      	b.n	8008b4e <_printf_i+0xf6>
 8008bda:	6813      	ldr	r3, [r2, #0]
 8008bdc:	6825      	ldr	r5, [r4, #0]
 8008bde:	6961      	ldr	r1, [r4, #20]
 8008be0:	1d18      	adds	r0, r3, #4
 8008be2:	6010      	str	r0, [r2, #0]
 8008be4:	0628      	lsls	r0, r5, #24
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	d501      	bpl.n	8008bee <_printf_i+0x196>
 8008bea:	6019      	str	r1, [r3, #0]
 8008bec:	e002      	b.n	8008bf4 <_printf_i+0x19c>
 8008bee:	066a      	lsls	r2, r5, #25
 8008bf0:	d5fb      	bpl.n	8008bea <_printf_i+0x192>
 8008bf2:	8019      	strh	r1, [r3, #0]
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	6123      	str	r3, [r4, #16]
 8008bf8:	4665      	mov	r5, ip
 8008bfa:	e7b9      	b.n	8008b70 <_printf_i+0x118>
 8008bfc:	6813      	ldr	r3, [r2, #0]
 8008bfe:	1d19      	adds	r1, r3, #4
 8008c00:	6011      	str	r1, [r2, #0]
 8008c02:	681d      	ldr	r5, [r3, #0]
 8008c04:	6862      	ldr	r2, [r4, #4]
 8008c06:	2100      	movs	r1, #0
 8008c08:	4628      	mov	r0, r5
 8008c0a:	f7f7 fae9 	bl	80001e0 <memchr>
 8008c0e:	b108      	cbz	r0, 8008c14 <_printf_i+0x1bc>
 8008c10:	1b40      	subs	r0, r0, r5
 8008c12:	6060      	str	r0, [r4, #4]
 8008c14:	6863      	ldr	r3, [r4, #4]
 8008c16:	6123      	str	r3, [r4, #16]
 8008c18:	2300      	movs	r3, #0
 8008c1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c1e:	e7a7      	b.n	8008b70 <_printf_i+0x118>
 8008c20:	6923      	ldr	r3, [r4, #16]
 8008c22:	462a      	mov	r2, r5
 8008c24:	4639      	mov	r1, r7
 8008c26:	4630      	mov	r0, r6
 8008c28:	47c0      	blx	r8
 8008c2a:	3001      	adds	r0, #1
 8008c2c:	d0aa      	beq.n	8008b84 <_printf_i+0x12c>
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	079b      	lsls	r3, r3, #30
 8008c32:	d413      	bmi.n	8008c5c <_printf_i+0x204>
 8008c34:	68e0      	ldr	r0, [r4, #12]
 8008c36:	9b03      	ldr	r3, [sp, #12]
 8008c38:	4298      	cmp	r0, r3
 8008c3a:	bfb8      	it	lt
 8008c3c:	4618      	movlt	r0, r3
 8008c3e:	e7a3      	b.n	8008b88 <_printf_i+0x130>
 8008c40:	2301      	movs	r3, #1
 8008c42:	464a      	mov	r2, r9
 8008c44:	4639      	mov	r1, r7
 8008c46:	4630      	mov	r0, r6
 8008c48:	47c0      	blx	r8
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	d09a      	beq.n	8008b84 <_printf_i+0x12c>
 8008c4e:	3501      	adds	r5, #1
 8008c50:	68e3      	ldr	r3, [r4, #12]
 8008c52:	9a03      	ldr	r2, [sp, #12]
 8008c54:	1a9b      	subs	r3, r3, r2
 8008c56:	42ab      	cmp	r3, r5
 8008c58:	dcf2      	bgt.n	8008c40 <_printf_i+0x1e8>
 8008c5a:	e7eb      	b.n	8008c34 <_printf_i+0x1dc>
 8008c5c:	2500      	movs	r5, #0
 8008c5e:	f104 0919 	add.w	r9, r4, #25
 8008c62:	e7f5      	b.n	8008c50 <_printf_i+0x1f8>
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1ac      	bne.n	8008bc2 <_printf_i+0x16a>
 8008c68:	7803      	ldrb	r3, [r0, #0]
 8008c6a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c6e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c72:	e76c      	b.n	8008b4e <_printf_i+0xf6>
 8008c74:	080093b1 	.word	0x080093b1
 8008c78:	080093c2 	.word	0x080093c2

08008c7c <memmove>:
 8008c7c:	4288      	cmp	r0, r1
 8008c7e:	b510      	push	{r4, lr}
 8008c80:	eb01 0302 	add.w	r3, r1, r2
 8008c84:	d807      	bhi.n	8008c96 <memmove+0x1a>
 8008c86:	1e42      	subs	r2, r0, #1
 8008c88:	4299      	cmp	r1, r3
 8008c8a:	d00a      	beq.n	8008ca2 <memmove+0x26>
 8008c8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c90:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008c94:	e7f8      	b.n	8008c88 <memmove+0xc>
 8008c96:	4283      	cmp	r3, r0
 8008c98:	d9f5      	bls.n	8008c86 <memmove+0xa>
 8008c9a:	1881      	adds	r1, r0, r2
 8008c9c:	1ad2      	subs	r2, r2, r3
 8008c9e:	42d3      	cmn	r3, r2
 8008ca0:	d100      	bne.n	8008ca4 <memmove+0x28>
 8008ca2:	bd10      	pop	{r4, pc}
 8008ca4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ca8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008cac:	e7f7      	b.n	8008c9e <memmove+0x22>
	...

08008cb0 <_free_r>:
 8008cb0:	b538      	push	{r3, r4, r5, lr}
 8008cb2:	4605      	mov	r5, r0
 8008cb4:	2900      	cmp	r1, #0
 8008cb6:	d045      	beq.n	8008d44 <_free_r+0x94>
 8008cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cbc:	1f0c      	subs	r4, r1, #4
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	bfb8      	it	lt
 8008cc2:	18e4      	addlt	r4, r4, r3
 8008cc4:	f000 f8d2 	bl	8008e6c <__malloc_lock>
 8008cc8:	4a1f      	ldr	r2, [pc, #124]	; (8008d48 <_free_r+0x98>)
 8008cca:	6813      	ldr	r3, [r2, #0]
 8008ccc:	4610      	mov	r0, r2
 8008cce:	b933      	cbnz	r3, 8008cde <_free_r+0x2e>
 8008cd0:	6063      	str	r3, [r4, #4]
 8008cd2:	6014      	str	r4, [r2, #0]
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cda:	f000 b8c8 	b.w	8008e6e <__malloc_unlock>
 8008cde:	42a3      	cmp	r3, r4
 8008ce0:	d90c      	bls.n	8008cfc <_free_r+0x4c>
 8008ce2:	6821      	ldr	r1, [r4, #0]
 8008ce4:	1862      	adds	r2, r4, r1
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	bf04      	itt	eq
 8008cea:	681a      	ldreq	r2, [r3, #0]
 8008cec:	685b      	ldreq	r3, [r3, #4]
 8008cee:	6063      	str	r3, [r4, #4]
 8008cf0:	bf04      	itt	eq
 8008cf2:	1852      	addeq	r2, r2, r1
 8008cf4:	6022      	streq	r2, [r4, #0]
 8008cf6:	6004      	str	r4, [r0, #0]
 8008cf8:	e7ec      	b.n	8008cd4 <_free_r+0x24>
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	685a      	ldr	r2, [r3, #4]
 8008cfe:	b10a      	cbz	r2, 8008d04 <_free_r+0x54>
 8008d00:	42a2      	cmp	r2, r4
 8008d02:	d9fa      	bls.n	8008cfa <_free_r+0x4a>
 8008d04:	6819      	ldr	r1, [r3, #0]
 8008d06:	1858      	adds	r0, r3, r1
 8008d08:	42a0      	cmp	r0, r4
 8008d0a:	d10b      	bne.n	8008d24 <_free_r+0x74>
 8008d0c:	6820      	ldr	r0, [r4, #0]
 8008d0e:	4401      	add	r1, r0
 8008d10:	1858      	adds	r0, r3, r1
 8008d12:	4282      	cmp	r2, r0
 8008d14:	6019      	str	r1, [r3, #0]
 8008d16:	d1dd      	bne.n	8008cd4 <_free_r+0x24>
 8008d18:	6810      	ldr	r0, [r2, #0]
 8008d1a:	6852      	ldr	r2, [r2, #4]
 8008d1c:	605a      	str	r2, [r3, #4]
 8008d1e:	4401      	add	r1, r0
 8008d20:	6019      	str	r1, [r3, #0]
 8008d22:	e7d7      	b.n	8008cd4 <_free_r+0x24>
 8008d24:	d902      	bls.n	8008d2c <_free_r+0x7c>
 8008d26:	230c      	movs	r3, #12
 8008d28:	602b      	str	r3, [r5, #0]
 8008d2a:	e7d3      	b.n	8008cd4 <_free_r+0x24>
 8008d2c:	6820      	ldr	r0, [r4, #0]
 8008d2e:	1821      	adds	r1, r4, r0
 8008d30:	428a      	cmp	r2, r1
 8008d32:	bf04      	itt	eq
 8008d34:	6811      	ldreq	r1, [r2, #0]
 8008d36:	6852      	ldreq	r2, [r2, #4]
 8008d38:	6062      	str	r2, [r4, #4]
 8008d3a:	bf04      	itt	eq
 8008d3c:	1809      	addeq	r1, r1, r0
 8008d3e:	6021      	streq	r1, [r4, #0]
 8008d40:	605c      	str	r4, [r3, #4]
 8008d42:	e7c7      	b.n	8008cd4 <_free_r+0x24>
 8008d44:	bd38      	pop	{r3, r4, r5, pc}
 8008d46:	bf00      	nop
 8008d48:	200048e8 	.word	0x200048e8

08008d4c <_malloc_r>:
 8008d4c:	b570      	push	{r4, r5, r6, lr}
 8008d4e:	1ccd      	adds	r5, r1, #3
 8008d50:	f025 0503 	bic.w	r5, r5, #3
 8008d54:	3508      	adds	r5, #8
 8008d56:	2d0c      	cmp	r5, #12
 8008d58:	bf38      	it	cc
 8008d5a:	250c      	movcc	r5, #12
 8008d5c:	2d00      	cmp	r5, #0
 8008d5e:	4606      	mov	r6, r0
 8008d60:	db01      	blt.n	8008d66 <_malloc_r+0x1a>
 8008d62:	42a9      	cmp	r1, r5
 8008d64:	d903      	bls.n	8008d6e <_malloc_r+0x22>
 8008d66:	230c      	movs	r3, #12
 8008d68:	6033      	str	r3, [r6, #0]
 8008d6a:	2000      	movs	r0, #0
 8008d6c:	bd70      	pop	{r4, r5, r6, pc}
 8008d6e:	f000 f87d 	bl	8008e6c <__malloc_lock>
 8008d72:	4a21      	ldr	r2, [pc, #132]	; (8008df8 <_malloc_r+0xac>)
 8008d74:	6814      	ldr	r4, [r2, #0]
 8008d76:	4621      	mov	r1, r4
 8008d78:	b991      	cbnz	r1, 8008da0 <_malloc_r+0x54>
 8008d7a:	4c20      	ldr	r4, [pc, #128]	; (8008dfc <_malloc_r+0xb0>)
 8008d7c:	6823      	ldr	r3, [r4, #0]
 8008d7e:	b91b      	cbnz	r3, 8008d88 <_malloc_r+0x3c>
 8008d80:	4630      	mov	r0, r6
 8008d82:	f000 f863 	bl	8008e4c <_sbrk_r>
 8008d86:	6020      	str	r0, [r4, #0]
 8008d88:	4629      	mov	r1, r5
 8008d8a:	4630      	mov	r0, r6
 8008d8c:	f000 f85e 	bl	8008e4c <_sbrk_r>
 8008d90:	1c43      	adds	r3, r0, #1
 8008d92:	d124      	bne.n	8008dde <_malloc_r+0x92>
 8008d94:	230c      	movs	r3, #12
 8008d96:	6033      	str	r3, [r6, #0]
 8008d98:	4630      	mov	r0, r6
 8008d9a:	f000 f868 	bl	8008e6e <__malloc_unlock>
 8008d9e:	e7e4      	b.n	8008d6a <_malloc_r+0x1e>
 8008da0:	680b      	ldr	r3, [r1, #0]
 8008da2:	1b5b      	subs	r3, r3, r5
 8008da4:	d418      	bmi.n	8008dd8 <_malloc_r+0x8c>
 8008da6:	2b0b      	cmp	r3, #11
 8008da8:	d90f      	bls.n	8008dca <_malloc_r+0x7e>
 8008daa:	600b      	str	r3, [r1, #0]
 8008dac:	50cd      	str	r5, [r1, r3]
 8008dae:	18cc      	adds	r4, r1, r3
 8008db0:	4630      	mov	r0, r6
 8008db2:	f000 f85c 	bl	8008e6e <__malloc_unlock>
 8008db6:	f104 000b 	add.w	r0, r4, #11
 8008dba:	1d23      	adds	r3, r4, #4
 8008dbc:	f020 0007 	bic.w	r0, r0, #7
 8008dc0:	1ac3      	subs	r3, r0, r3
 8008dc2:	d0d3      	beq.n	8008d6c <_malloc_r+0x20>
 8008dc4:	425a      	negs	r2, r3
 8008dc6:	50e2      	str	r2, [r4, r3]
 8008dc8:	e7d0      	b.n	8008d6c <_malloc_r+0x20>
 8008dca:	428c      	cmp	r4, r1
 8008dcc:	684b      	ldr	r3, [r1, #4]
 8008dce:	bf16      	itet	ne
 8008dd0:	6063      	strne	r3, [r4, #4]
 8008dd2:	6013      	streq	r3, [r2, #0]
 8008dd4:	460c      	movne	r4, r1
 8008dd6:	e7eb      	b.n	8008db0 <_malloc_r+0x64>
 8008dd8:	460c      	mov	r4, r1
 8008dda:	6849      	ldr	r1, [r1, #4]
 8008ddc:	e7cc      	b.n	8008d78 <_malloc_r+0x2c>
 8008dde:	1cc4      	adds	r4, r0, #3
 8008de0:	f024 0403 	bic.w	r4, r4, #3
 8008de4:	42a0      	cmp	r0, r4
 8008de6:	d005      	beq.n	8008df4 <_malloc_r+0xa8>
 8008de8:	1a21      	subs	r1, r4, r0
 8008dea:	4630      	mov	r0, r6
 8008dec:	f000 f82e 	bl	8008e4c <_sbrk_r>
 8008df0:	3001      	adds	r0, #1
 8008df2:	d0cf      	beq.n	8008d94 <_malloc_r+0x48>
 8008df4:	6025      	str	r5, [r4, #0]
 8008df6:	e7db      	b.n	8008db0 <_malloc_r+0x64>
 8008df8:	200048e8 	.word	0x200048e8
 8008dfc:	200048ec 	.word	0x200048ec

08008e00 <_realloc_r>:
 8008e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e02:	4607      	mov	r7, r0
 8008e04:	4614      	mov	r4, r2
 8008e06:	460e      	mov	r6, r1
 8008e08:	b921      	cbnz	r1, 8008e14 <_realloc_r+0x14>
 8008e0a:	4611      	mov	r1, r2
 8008e0c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008e10:	f7ff bf9c 	b.w	8008d4c <_malloc_r>
 8008e14:	b922      	cbnz	r2, 8008e20 <_realloc_r+0x20>
 8008e16:	f7ff ff4b 	bl	8008cb0 <_free_r>
 8008e1a:	4625      	mov	r5, r4
 8008e1c:	4628      	mov	r0, r5
 8008e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e20:	f000 f826 	bl	8008e70 <_malloc_usable_size_r>
 8008e24:	42a0      	cmp	r0, r4
 8008e26:	d20f      	bcs.n	8008e48 <_realloc_r+0x48>
 8008e28:	4621      	mov	r1, r4
 8008e2a:	4638      	mov	r0, r7
 8008e2c:	f7ff ff8e 	bl	8008d4c <_malloc_r>
 8008e30:	4605      	mov	r5, r0
 8008e32:	2800      	cmp	r0, #0
 8008e34:	d0f2      	beq.n	8008e1c <_realloc_r+0x1c>
 8008e36:	4631      	mov	r1, r6
 8008e38:	4622      	mov	r2, r4
 8008e3a:	f7ff fc11 	bl	8008660 <memcpy>
 8008e3e:	4631      	mov	r1, r6
 8008e40:	4638      	mov	r0, r7
 8008e42:	f7ff ff35 	bl	8008cb0 <_free_r>
 8008e46:	e7e9      	b.n	8008e1c <_realloc_r+0x1c>
 8008e48:	4635      	mov	r5, r6
 8008e4a:	e7e7      	b.n	8008e1c <_realloc_r+0x1c>

08008e4c <_sbrk_r>:
 8008e4c:	b538      	push	{r3, r4, r5, lr}
 8008e4e:	4c06      	ldr	r4, [pc, #24]	; (8008e68 <_sbrk_r+0x1c>)
 8008e50:	2300      	movs	r3, #0
 8008e52:	4605      	mov	r5, r0
 8008e54:	4608      	mov	r0, r1
 8008e56:	6023      	str	r3, [r4, #0]
 8008e58:	f7f8 ff8a 	bl	8001d70 <_sbrk>
 8008e5c:	1c43      	adds	r3, r0, #1
 8008e5e:	d102      	bne.n	8008e66 <_sbrk_r+0x1a>
 8008e60:	6823      	ldr	r3, [r4, #0]
 8008e62:	b103      	cbz	r3, 8008e66 <_sbrk_r+0x1a>
 8008e64:	602b      	str	r3, [r5, #0]
 8008e66:	bd38      	pop	{r3, r4, r5, pc}
 8008e68:	20004b54 	.word	0x20004b54

08008e6c <__malloc_lock>:
 8008e6c:	4770      	bx	lr

08008e6e <__malloc_unlock>:
 8008e6e:	4770      	bx	lr

08008e70 <_malloc_usable_size_r>:
 8008e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e74:	1f18      	subs	r0, r3, #4
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	bfbc      	itt	lt
 8008e7a:	580b      	ldrlt	r3, [r1, r0]
 8008e7c:	18c0      	addlt	r0, r0, r3
 8008e7e:	4770      	bx	lr

08008e80 <_init>:
 8008e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e82:	bf00      	nop
 8008e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e86:	bc08      	pop	{r3}
 8008e88:	469e      	mov	lr, r3
 8008e8a:	4770      	bx	lr

08008e8c <_fini>:
 8008e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e8e:	bf00      	nop
 8008e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e92:	bc08      	pop	{r3}
 8008e94:	469e      	mov	lr, r3
 8008e96:	4770      	bx	lr
