Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 17 14:03:04 2019
| Host         : DESKTOP-I8VS7IB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainGame_timing_summary_routed.rpt -rpx MainGame_timing_summary_routed.rpx -warn_on_violation
| Design       : MainGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: sprite/drawingNoot_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.356      -11.399                    103                  577        0.066        0.000                      0                  577        0.476        0.000                       0                   138  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_Pixel_Clock  {0.000 3.368}        6.737           148.438         
  clk_out2_Pixel_Clock  {0.000 1.684}        3.368           296.875         
  clkfbout_Pixel_Clock  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Pixel_Clock       -0.113       -0.438                      6                  157        0.263        0.000                      0                  157        2.868        0.000                       0                    67  
  clk_out2_Pixel_Clock       -0.314       -0.538                      2                   27        0.407        0.000                      0                   27        0.476        0.000                       0                    67  
  clkfbout_Pixel_Clock                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_Pixel_Clock  clk_out1_Pixel_Clock       -1.356       -1.356                      1                    1        0.148        0.000                      0                    1  
clk_out1_Pixel_Clock  clk_out2_Pixel_Clock       -0.773       -9.605                     96                  404        0.066        0.000                      0                  404  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Pixel_Clock
  To Clock:  clk_out1_Pixel_Clock

Setup :            6  Failing Endpoints,  Worst Slack       -0.113ns,  Total Violation       -0.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.978ns (16.173%)  route 5.069ns (83.827%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 5.181 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X59Y55         FDRE                                         r  graphics/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[3]/Q
                         net (fo=7, routed)           1.068     0.637    graphics/hcount_reg[3]
    SLICE_X56Y55         LUT4 (Prop_lut4_I0_O)        0.124     0.761 r  graphics/addNB[0]_i_11/O
                         net (fo=1, routed)           0.748     1.509    graphics/addNB[0]_i_11_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.633 r  graphics/addNB[0]_i_4/O
                         net (fo=1, routed)           0.780     2.413    graphics/sprite/geqOp11_in
    SLICE_X56Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.537 r  graphics/addNB[0]_i_2/O
                         net (fo=25, routed)          1.266     3.803    graphics/dataOut112_out
    SLICE_X57Y75         LUT2 (Prop_lut2_I0_O)        0.150     3.953 r  graphics/addNB[0]_i_1/O
                         net (fo=20, routed)          1.207     5.160    sprite/addNB
    SLICE_X55Y59         FDRE                                         r  sprite/addNB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.440     5.181    sprite/clk_out1
    SLICE_X55Y59         FDRE                                         r  sprite/addNB_reg[2]/C
                         clock pessimism              0.562     5.743    
                         clock uncertainty           -0.065     5.678    
    SLICE_X55Y59         FDRE (Setup_fdre_C_R)       -0.631     5.047    sprite/addNB_reg[2]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNB_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 0.978ns (16.188%)  route 5.063ns (83.812%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 5.180 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X59Y55         FDRE                                         r  graphics/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[3]/Q
                         net (fo=7, routed)           1.068     0.637    graphics/hcount_reg[3]
    SLICE_X56Y55         LUT4 (Prop_lut4_I0_O)        0.124     0.761 r  graphics/addNB[0]_i_11/O
                         net (fo=1, routed)           0.748     1.509    graphics/addNB[0]_i_11_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.633 r  graphics/addNB[0]_i_4/O
                         net (fo=1, routed)           0.780     2.413    graphics/sprite/geqOp11_in
    SLICE_X56Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.537 r  graphics/addNB[0]_i_2/O
                         net (fo=25, routed)          1.266     3.803    graphics/dataOut112_out
    SLICE_X57Y75         LUT2 (Prop_lut2_I0_O)        0.150     3.953 r  graphics/addNB[0]_i_1/O
                         net (fo=20, routed)          1.201     5.154    sprite/addNB
    SLICE_X53Y61         FDRE                                         r  sprite/addNB_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439     5.180    sprite/clk_out1
    SLICE_X53Y61         FDRE                                         r  sprite/addNB_reg[19]/C
                         clock pessimism              0.562     5.742    
                         clock uncertainty           -0.065     5.677    
    SLICE_X53Y61         FDRE (Setup_fdre_C_R)       -0.631     5.046    sprite/addNB_reg[19]
  -------------------------------------------------------------------
                         required time                          5.046    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNB_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.978ns (16.210%)  route 5.055ns (83.790%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 5.180 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X59Y55         FDRE                                         r  graphics/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[3]/Q
                         net (fo=7, routed)           1.068     0.637    graphics/hcount_reg[3]
    SLICE_X56Y55         LUT4 (Prop_lut4_I0_O)        0.124     0.761 r  graphics/addNB[0]_i_11/O
                         net (fo=1, routed)           0.748     1.509    graphics/addNB[0]_i_11_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.633 r  graphics/addNB[0]_i_4/O
                         net (fo=1, routed)           0.780     2.413    graphics/sprite/geqOp11_in
    SLICE_X56Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.537 r  graphics/addNB[0]_i_2/O
                         net (fo=25, routed)          1.266     3.803    graphics/dataOut112_out
    SLICE_X57Y75         LUT2 (Prop_lut2_I0_O)        0.150     3.953 r  graphics/addNB[0]_i_1/O
                         net (fo=20, routed)          1.193     5.146    sprite/addNB
    SLICE_X55Y61         FDRE                                         r  sprite/addNB_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439     5.180    sprite/clk_out1
    SLICE_X55Y61         FDRE                                         r  sprite/addNB_reg[9]/C
                         clock pessimism              0.562     5.742    
                         clock uncertainty           -0.065     5.677    
    SLICE_X55Y61         FDRE (Setup_fdre_C_R)       -0.631     5.046    sprite/addNB_reg[9]
  -------------------------------------------------------------------
                         required time                          5.046    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.813ns (46.140%)  route 3.284ns (53.860%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 5.183 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X58Y56         FDRE                                         r  graphics/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[5]/Q
                         net (fo=8, routed)           0.599     0.168    graphics/hcount_reg[5]
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     0.898 f  graphics/hcount_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.980     1.878    graphics/p_0_in[8]
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.306     2.184 r  graphics/hcount[0]_i_3/O
                         net (fo=2, routed)           0.423     2.607    graphics/hcount[0]_i_3_n_0
    SLICE_X55Y56         LUT4 (Prop_lut4_I3_O)        0.124     2.731 r  graphics/vcount[0]_i_2/O
                         net (fo=1, routed)           0.000     2.731    graphics/vcount[0]_i_2_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.263 r  graphics/vcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.263    graphics/vcount_reg[0]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.502 r  graphics/vcount_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.610     4.112    graphics/data0[6]
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.302     4.414 f  graphics/vcount[10]_i_3/O
                         net (fo=1, routed)           0.325     4.739    graphics/vcount[10]_i_3_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.863 r  graphics/vcount[10]_i_1/O
                         net (fo=10, routed)          0.347     5.210    graphics/vcount[10]_i_1_n_0
    SLICE_X56Y58         FDRE                                         r  graphics/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.442     5.183    graphics/clk_out1
    SLICE_X56Y58         FDRE                                         r  graphics/vcount_reg[8]/C
                         clock pessimism              0.562     5.745    
                         clock uncertainty           -0.065     5.680    
    SLICE_X56Y58         FDRE (Setup_fdre_C_R)       -0.524     5.156    graphics/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          5.156    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.813ns (46.140%)  route 3.284ns (53.860%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 5.183 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X58Y56         FDRE                                         r  graphics/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[5]/Q
                         net (fo=8, routed)           0.599     0.168    graphics/hcount_reg[5]
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     0.898 f  graphics/hcount_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.980     1.878    graphics/p_0_in[8]
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.306     2.184 r  graphics/hcount[0]_i_3/O
                         net (fo=2, routed)           0.423     2.607    graphics/hcount[0]_i_3_n_0
    SLICE_X55Y56         LUT4 (Prop_lut4_I3_O)        0.124     2.731 r  graphics/vcount[0]_i_2/O
                         net (fo=1, routed)           0.000     2.731    graphics/vcount[0]_i_2_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.263 r  graphics/vcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.263    graphics/vcount_reg[0]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.502 r  graphics/vcount_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.610     4.112    graphics/data0[6]
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.302     4.414 f  graphics/vcount[10]_i_3/O
                         net (fo=1, routed)           0.325     4.739    graphics/vcount[10]_i_3_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.863 r  graphics/vcount[10]_i_1/O
                         net (fo=10, routed)          0.347     5.210    graphics/vcount[10]_i_1_n_0
    SLICE_X56Y58         FDRE                                         r  graphics/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.442     5.183    graphics/clk_out1
    SLICE_X56Y58         FDRE                                         r  graphics/vcount_reg[9]/C
                         clock pessimism              0.562     5.745    
                         clock uncertainty           -0.065     5.680    
    SLICE_X56Y58         FDRE (Setup_fdre_C_R)       -0.524     5.156    graphics/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          5.156    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 0.978ns (16.462%)  route 4.963ns (83.538%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 5.178 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X59Y55         FDRE                                         r  graphics/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[3]/Q
                         net (fo=7, routed)           1.068     0.637    graphics/hcount_reg[3]
    SLICE_X56Y55         LUT4 (Prop_lut4_I0_O)        0.124     0.761 r  graphics/addNB[0]_i_11/O
                         net (fo=1, routed)           0.748     1.509    graphics/addNB[0]_i_11_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.633 r  graphics/addNB[0]_i_4/O
                         net (fo=1, routed)           0.780     2.413    graphics/sprite/geqOp11_in
    SLICE_X56Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.537 r  graphics/addNB[0]_i_2/O
                         net (fo=25, routed)          1.266     3.803    graphics/dataOut112_out
    SLICE_X57Y75         LUT2 (Prop_lut2_I0_O)        0.150     3.953 r  graphics/addNB[0]_i_1/O
                         net (fo=20, routed)          1.101     5.054    sprite/addNB
    SLICE_X51Y64         FDRE                                         r  sprite/addNB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.437     5.178    sprite/clk_out1
    SLICE_X51Y64         FDRE                                         r  sprite/addNB_reg[1]/C
                         clock pessimism              0.562     5.740    
                         clock uncertainty           -0.065     5.675    
    SLICE_X51Y64         FDRE (Setup_fdre_C_R)       -0.631     5.044    sprite/addNB_reg[1]
  -------------------------------------------------------------------
                         required time                          5.044    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.813ns (46.140%)  route 3.284ns (53.860%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 5.183 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X58Y56         FDRE                                         r  graphics/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[5]/Q
                         net (fo=8, routed)           0.599     0.168    graphics/hcount_reg[5]
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     0.898 f  graphics/hcount_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.980     1.878    graphics/p_0_in[8]
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.306     2.184 r  graphics/hcount[0]_i_3/O
                         net (fo=2, routed)           0.423     2.607    graphics/hcount[0]_i_3_n_0
    SLICE_X55Y56         LUT4 (Prop_lut4_I3_O)        0.124     2.731 r  graphics/vcount[0]_i_2/O
                         net (fo=1, routed)           0.000     2.731    graphics/vcount[0]_i_2_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.263 r  graphics/vcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.263    graphics/vcount_reg[0]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.502 r  graphics/vcount_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.610     4.112    graphics/data0[6]
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.302     4.414 f  graphics/vcount[10]_i_3/O
                         net (fo=1, routed)           0.325     4.739    graphics/vcount[10]_i_3_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.863 r  graphics/vcount[10]_i_1/O
                         net (fo=10, routed)          0.347     5.210    graphics/vcount[10]_i_1_n_0
    SLICE_X57Y58         FDRE                                         r  graphics/vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.442     5.183    graphics/clk_out1
    SLICE_X57Y58         FDRE                                         r  graphics/vcount_reg[10]/C
                         clock pessimism              0.562     5.745    
                         clock uncertainty           -0.065     5.680    
    SLICE_X57Y58         FDRE (Setup_fdre_C_R)       -0.429     5.251    graphics/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          5.251    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.813ns (46.140%)  route 3.284ns (53.860%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 5.183 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X58Y56         FDRE                                         r  graphics/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[5]/Q
                         net (fo=8, routed)           0.599     0.168    graphics/hcount_reg[5]
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     0.898 f  graphics/hcount_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.980     1.878    graphics/p_0_in[8]
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.306     2.184 r  graphics/hcount[0]_i_3/O
                         net (fo=2, routed)           0.423     2.607    graphics/hcount[0]_i_3_n_0
    SLICE_X55Y56         LUT4 (Prop_lut4_I3_O)        0.124     2.731 r  graphics/vcount[0]_i_2/O
                         net (fo=1, routed)           0.000     2.731    graphics/vcount[0]_i_2_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.263 r  graphics/vcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.263    graphics/vcount_reg[0]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.502 r  graphics/vcount_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.610     4.112    graphics/data0[6]
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.302     4.414 f  graphics/vcount[10]_i_3/O
                         net (fo=1, routed)           0.325     4.739    graphics/vcount[10]_i_3_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.863 r  graphics/vcount[10]_i_1/O
                         net (fo=10, routed)          0.347     5.210    graphics/vcount[10]_i_1_n_0
    SLICE_X57Y58         FDRE                                         r  graphics/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.442     5.183    graphics/clk_out1
    SLICE_X57Y58         FDRE                                         r  graphics/vcount_reg[1]/C
                         clock pessimism              0.562     5.745    
                         clock uncertainty           -0.065     5.680    
    SLICE_X57Y58         FDRE (Setup_fdre_C_R)       -0.429     5.251    graphics/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          5.251    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.813ns (46.140%)  route 3.284ns (53.860%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 5.183 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X58Y56         FDRE                                         r  graphics/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[5]/Q
                         net (fo=8, routed)           0.599     0.168    graphics/hcount_reg[5]
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     0.898 f  graphics/hcount_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.980     1.878    graphics/p_0_in[8]
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.306     2.184 r  graphics/hcount[0]_i_3/O
                         net (fo=2, routed)           0.423     2.607    graphics/hcount[0]_i_3_n_0
    SLICE_X55Y56         LUT4 (Prop_lut4_I3_O)        0.124     2.731 r  graphics/vcount[0]_i_2/O
                         net (fo=1, routed)           0.000     2.731    graphics/vcount[0]_i_2_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.263 r  graphics/vcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.263    graphics/vcount_reg[0]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.502 r  graphics/vcount_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.610     4.112    graphics/data0[6]
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.302     4.414 f  graphics/vcount[10]_i_3/O
                         net (fo=1, routed)           0.325     4.739    graphics/vcount[10]_i_3_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.863 r  graphics/vcount[10]_i_1/O
                         net (fo=10, routed)          0.347     5.210    graphics/vcount[10]_i_1_n_0
    SLICE_X57Y58         FDRE                                         r  graphics/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.442     5.183    graphics/clk_out1
    SLICE_X57Y58         FDRE                                         r  graphics/vcount_reg[2]/C
                         clock pessimism              0.562     5.745    
                         clock uncertainty           -0.065     5.680    
    SLICE_X57Y58         FDRE (Setup_fdre_C_R)       -0.429     5.251    graphics/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          5.251    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 graphics/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.813ns (46.140%)  route 3.284ns (53.860%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 5.183 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.625    -0.887    graphics/clk_out1
    SLICE_X58Y56         FDRE                                         r  graphics/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  graphics/hcount_reg[5]/Q
                         net (fo=8, routed)           0.599     0.168    graphics/hcount_reg[5]
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     0.898 f  graphics/hcount_reg[0]_i_7/O[3]
                         net (fo=1, routed)           0.980     1.878    graphics/p_0_in[8]
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.306     2.184 r  graphics/hcount[0]_i_3/O
                         net (fo=2, routed)           0.423     2.607    graphics/hcount[0]_i_3_n_0
    SLICE_X55Y56         LUT4 (Prop_lut4_I3_O)        0.124     2.731 r  graphics/vcount[0]_i_2/O
                         net (fo=1, routed)           0.000     2.731    graphics/vcount[0]_i_2_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.263 r  graphics/vcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.263    graphics/vcount_reg[0]_i_1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.502 r  graphics/vcount_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.610     4.112    graphics/data0[6]
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.302     4.414 f  graphics/vcount[10]_i_3/O
                         net (fo=1, routed)           0.325     4.739    graphics/vcount[10]_i_3_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.863 r  graphics/vcount[10]_i_1/O
                         net (fo=10, routed)          0.347     5.210    graphics/vcount[10]_i_1_n_0
    SLICE_X57Y58         FDRE                                         r  graphics/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.442     5.183    graphics/clk_out1
    SLICE_X57Y58         FDRE                                         r  graphics/vcount_reg[3]/C
                         clock pessimism              0.562     5.745    
                         clock uncertainty           -0.065     5.680    
    SLICE_X57Y58         FDRE (Setup_fdre_C_R)       -0.429     5.251    graphics/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          5.251    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  0.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sprite/drawingNoot_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/drawingNoot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.565    -0.616    sprite/clk_out1
    SLICE_X57Y57         FDRE                                         r  sprite/drawingNoot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  sprite/drawingNoot_reg/Q
                         net (fo=11, routed)          0.168    -0.307    sprite/drawingNoot__0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  sprite/drawingNoot_i_1/O
                         net (fo=1, routed)           0.000    -0.262    sprite/drawingNoot_i_1_n_0
    SLICE_X57Y57         FDRE                                         r  sprite/drawingNoot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.833    -0.856    sprite/clk_out1
    SLICE_X57Y57         FDRE                                         r  sprite/drawingNoot_reg/C
                         clock pessimism              0.240    -0.616    
    SLICE_X57Y57         FDRE (Hold_fdre_C_D)         0.091    -0.525    sprite/drawingNoot_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.625    sprite/clk_out1
    SLICE_X56Y78         FDRE                                         r  sprite/addNO_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  sprite/addNO_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.335    sprite/out[6]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.225 r  sprite/addNO_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.225    sprite/addNO_reg[4]_i_1_n_5
    SLICE_X56Y78         FDRE                                         r  sprite/addNO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.822    -0.867    sprite/clk_out1
    SLICE_X56Y78         FDRE                                         r  sprite/addNO_reg[6]/C
                         clock pessimism              0.242    -0.625    
    SLICE_X56Y78         FDRE (Hold_fdre_C_D)         0.134    -0.491    sprite/addNO_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.557    -0.624    sprite/clk_out1
    SLICE_X56Y79         FDRE                                         r  sprite/addNO_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  sprite/addNO_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.334    sprite/out[10]
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.224 r  sprite/addNO_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.224    sprite/addNO_reg[8]_i_1_n_5
    SLICE_X56Y79         FDRE                                         r  sprite/addNO_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.823    -0.866    sprite/clk_out1
    SLICE_X56Y79         FDRE                                         r  sprite/addNO_reg[10]/C
                         clock pessimism              0.242    -0.624    
    SLICE_X56Y79         FDRE (Hold_fdre_C_D)         0.134    -0.490    sprite/addNO_reg[10]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.623    sprite/clk_out1
    SLICE_X56Y80         FDRE                                         r  sprite/addNO_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  sprite/addNO_reg[14]/Q
                         net (fo=3, routed)           0.129    -0.331    sprite/out[14]
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.221 r  sprite/addNO_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.221    sprite/addNO_reg[12]_i_1_n_5
    SLICE_X56Y80         FDRE                                         r  sprite/addNO_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.824    -0.865    sprite/clk_out1
    SLICE_X56Y80         FDRE                                         r  sprite/addNO_reg[14]/C
                         clock pessimism              0.242    -0.623    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.134    -0.489    sprite/addNO_reg[14]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 graphics/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.442%)  route 0.198ns (46.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.565    -0.616    graphics/clk_out1
    SLICE_X57Y58         FDRE                                         r  graphics/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.488 f  graphics/vcount_reg[1]/Q
                         net (fo=6, routed)           0.198    -0.291    graphics/vcount[1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.099    -0.192 r  graphics/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.192    graphics/vsync0
    SLICE_X54Y56         FDRE                                         r  graphics/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.834    -0.855    graphics/clk_out1
    SLICE_X54Y56         FDRE                                         r  graphics/vsync_reg/C
                         clock pessimism              0.275    -0.580    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.120    -0.460    graphics/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.491%)  route 0.131ns (34.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.591    -0.590    graphics/clk_out1
    SLICE_X59Y57         FDRE                                         r  graphics/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  graphics/hcount_reg[11]/Q
                         net (fo=5, routed)           0.131    -0.318    graphics/hcount_reg[11]
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.210 r  graphics/hcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    graphics/hcount_reg[8]_i_1_n_4
    SLICE_X59Y57         FDRE                                         r  graphics/hcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.860    -0.829    graphics/clk_out1
    SLICE_X59Y57         FDRE                                         r  graphics/hcount_reg[11]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.105    -0.485    graphics/hcount_reg[11]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.480%)  route 0.131ns (34.520%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.592    -0.589    graphics/clk_out1
    SLICE_X59Y56         FDRE                                         r  graphics/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  graphics/hcount_reg[7]/Q
                         net (fo=10, routed)          0.131    -0.317    graphics/hcount_reg[7]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.209 r  graphics/hcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    graphics/hcount_reg[4]_i_1_n_4
    SLICE_X59Y56         FDRE                                         r  graphics/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.828    graphics/clk_out1
    SLICE_X59Y56         FDRE                                         r  graphics/hcount_reg[7]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.105    -0.484    graphics/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.591    -0.590    graphics/clk_out1
    SLICE_X59Y57         FDRE                                         r  graphics/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  graphics/hcount_reg[10]/Q
                         net (fo=11, routed)          0.133    -0.317    graphics/hcount_reg[10]
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.206 r  graphics/hcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    graphics/hcount_reg[8]_i_1_n_5
    SLICE_X59Y57         FDRE                                         r  graphics/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.860    -0.829    graphics/clk_out1
    SLICE_X59Y57         FDRE                                         r  graphics/hcount_reg[10]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.105    -0.485    graphics/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.591    -0.590    graphics/clk_out1
    SLICE_X59Y57         FDRE                                         r  graphics/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  graphics/hcount_reg[8]/Q
                         net (fo=9, routed)           0.130    -0.320    graphics/hcount_reg[8]
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.205 r  graphics/hcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.205    graphics/hcount_reg[8]_i_1_n_7
    SLICE_X59Y57         FDRE                                         r  graphics/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.860    -0.829    graphics/clk_out1
    SLICE_X59Y57         FDRE                                         r  graphics/hcount_reg[8]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.105    -0.485    graphics/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.445%)  route 0.145ns (36.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.592    -0.589    graphics/clk_out1
    SLICE_X59Y56         FDRE                                         r  graphics/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  graphics/hcount_reg[6]/Q
                         net (fo=10, routed)          0.145    -0.303    graphics/hcount_reg[6]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  graphics/hcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.192    graphics/hcount_reg[4]_i_1_n_5
    SLICE_X59Y56         FDRE                                         r  graphics/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.828    graphics/clk_out1
    SLICE_X59Y56         FDRE                                         r  graphics/hcount_reg[6]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.105    -0.484    graphics/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Pixel_Clock
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { pix_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.737       4.582      BUFGCTRL_X0Y0    pix_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X51Y71     sprite/addNB_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X51Y65     sprite/addNB_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X53Y65     sprite/addNB_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X53Y65     sprite/addNB_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X55Y62     sprite/addNB_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X51Y63     sprite/addNB_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X53Y61     sprite/addNB_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X51Y64     sprite/addNB_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X51Y71     sprite/addNB_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X56Y78     sprite/addNO_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X56Y78     sprite/addNO_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X56Y78     sprite/addNO_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X56Y78     sprite/addNO_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X54Y49     graphics/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X55Y59     sprite/addNB_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X57Y68     sprite/addNB_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X51Y71     sprite/addNB_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X51Y65     sprite/addNB_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X51Y65     sprite/addNB_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X53Y65     sprite/addNB_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X53Y65     sprite/addNB_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X57Y57     sprite/drawingNoot_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X57Y58     graphics/vcount_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X57Y58     graphics/vcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X57Y58     graphics/vcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X57Y58     graphics/vcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X57Y58     graphics/vcount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X57Y58     graphics/vcount_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Pixel_Clock
  To Clock:  clk_out2_Pixel_Clock

Setup :            2  Failing Endpoints,  Worst Slack       -0.314ns,  Total Violation       -0.538ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_3_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.642ns (20.658%)  route 2.466ns (79.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 1.855 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.554    -0.958    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X56Y64         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_3_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_3_cooolDelFlop/Q
                         net (fo=1, routed)           1.402     0.962    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_2
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124     1.086 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           1.064     2.150    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.482     1.855    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.484     2.338    
                         clock uncertainty           -0.059     2.279    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.836    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.836    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.103%)  route 2.456ns (80.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 1.861 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.542    -0.970    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    SLICE_X57Y77         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.514 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/Q
                         net (fo=1, routed)           1.829     1.315    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.439 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.627     2.066    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_13
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.488     1.861    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.484     2.344    
                         clock uncertainty           -0.059     2.285    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.842    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.842    
                         arrival time                          -2.066    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_21_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.580ns (20.390%)  route 2.265ns (79.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 1.845 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.539    -0.973    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    SLICE_X55Y74         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_21_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.517 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_21_cooolDelFlop/Q
                         net (fo=1, routed)           1.446     0.929    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_14
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     1.053 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.819     1.872    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.472     1.845    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.407    
                         clock uncertainty           -0.059     2.347    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.904    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.904    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.580ns (20.875%)  route 2.198ns (79.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 1.847 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.541    -0.971    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    SLICE_X48Y77         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.515 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/Q
                         net (fo=1, routed)           1.281     0.766    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_10
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.890 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_16/O
                         net (fo=1, routed)           0.918     1.808    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_11
    RAMB36_X2Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.474     1.847    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.409    
                         clock uncertainty           -0.059     2.349    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.906    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.906    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.303%)  route 2.143ns (78.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 1.855 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.554    -0.958    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y64         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=13, routed)          1.193     0.691    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_2
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     0.815 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_36/O
                         net (fo=1, routed)           0.949     1.765    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_24
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.482     1.855    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.484     2.338    
                         clock uncertainty           -0.059     2.279    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.919    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.919    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.580ns (21.172%)  route 2.160ns (78.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 1.847 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.556    -0.956    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y61         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=13, routed)          1.119     0.619    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt_3
    SLICE_X48Y72         LUT4 (Prop_lut4_I0_O)        0.124     0.743 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_44/O
                         net (fo=1, routed)           1.041     1.784    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_28
    RAMB36_X2Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.474     1.847    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.409    
                         clock uncertainty           -0.059     2.349    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.989    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.989    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.580ns (21.179%)  route 2.159ns (78.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 1.850 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.554    -0.958    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y64         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=13, routed)          1.599     1.097    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_2
    SLICE_X48Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.221 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.560     1.781    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_31
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.477     1.850    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.412    
                         clock uncertainty           -0.059     2.352    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.992    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.992    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.580ns (21.237%)  route 2.151ns (78.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 1.850 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.556    -0.956    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y61         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=13, routed)          1.609     1.109    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_3
    SLICE_X54Y82         LUT4 (Prop_lut4_I0_O)        0.124     1.233 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_52/O
                         net (fo=1, routed)           0.542     1.775    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_32
    RAMB36_X2Y17         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.477     1.850    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.412    
                         clock uncertainty           -0.059     2.352    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.992    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.992    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.580ns (21.782%)  route 2.083ns (78.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 1.852 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.541    -0.971    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    SLICE_X55Y73         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDCE (Prop_fdce_C_Q)         0.456    -0.515 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=1, routed)           1.591     1.076    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_8
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     1.200 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.492     1.692    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_9
    RAMB36_X2Y10         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.479     1.852    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.414    
                         clock uncertainty           -0.059     2.354    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.911    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.911    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.580ns (22.075%)  route 2.047ns (77.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 1.861 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.554    -0.958    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y64         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=13, routed)          1.206     0.704    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.124     0.828 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_46/O
                         net (fo=1, routed)           0.842     1.669    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_29
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.488     1.861    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.484     2.344    
                         clock uncertainty           -0.059     2.285    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.925    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.925    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_6_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.434%)  route 0.370ns (66.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.554    -0.627    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    SLICE_X49Y72         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_6_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.486 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_6_cooolDelFlop/Q
                         net (fo=1, routed)           0.098    -0.388    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_4
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.045    -0.343 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.272    -0.071    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_5
    RAMB36_X1Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.828    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.255    -0.574    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.478    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.869%)  route 0.481ns (72.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.560    -0.621    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y64         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=13, routed)          0.329    -0.151    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt_2
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.045    -0.106 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_48/O
                         net (fo=1, routed)           0.152     0.046    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_30
    RAMB36_X1Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.871    -0.818    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.275    -0.544    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.475    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.972%)  route 0.501ns (78.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.560    -0.621    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y64         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=13, routed)          0.501     0.020    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X55Y76         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.819    -0.870    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y76         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.275    -0.595    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.070    -0.525    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.511%)  route 0.767ns (80.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.562    -0.619    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y60         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.415    -0.064    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.045    -0.019 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_46/O
                         net (fo=1, routed)           0.353     0.334    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_29
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.878    -0.811    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.508    -0.303    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.234    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.164ns (24.333%)  route 0.510ns (75.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.560    -0.621    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y63         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.510     0.053    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X54Y73         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.819    -0.870    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y73         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.275    -0.595    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.059    -0.536    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_27_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.929%)  route 0.591ns (76.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.558    -0.623    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    SLICE_X48Y82         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_27_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.482 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_27_cooolDelFlop/Q
                         net (fo=1, routed)           0.440    -0.042    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_18
    SLICE_X57Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.003 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_28/O
                         net (fo=1, routed)           0.151     0.154    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_19
    RAMB36_X2Y17         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.875    -0.814    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.275    -0.540    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.444    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.047%)  route 0.791ns (80.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.562    -0.619    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y60         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.381    -0.097    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X52Y48         LUT4 (Prop_lut4_I3_O)        0.045    -0.052 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_36/O
                         net (fo=1, routed)           0.409     0.357    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_24
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.871    -0.818    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.508    -0.310    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.241    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.480%)  route 0.583ns (80.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.562    -0.619    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y60         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.583     0.105    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X55Y76         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.819    -0.870    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y76         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.595    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.070    -0.525    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_33_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.403%)  route 0.609ns (76.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.558    -0.623    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    SLICE_X48Y82         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_33_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.482 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_33_cooolDelFlop/Q
                         net (fo=1, routed)           0.336    -0.146    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_22
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_34/O
                         net (fo=1, routed)           0.272     0.171    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X1Y16         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.869    -0.820    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.255    -0.566    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.470    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_30_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.570%)  route 0.638ns (77.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.554    -0.627    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    SLICE_X57Y76         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_30_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.486 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_30_cooolDelFlop/Q
                         net (fo=1, routed)           0.375    -0.111    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_20
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.045    -0.066 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.263     0.197    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X2Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.862    -0.827    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.275    -0.553    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.457    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.654    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Pixel_Clock
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.368
Sources:            { pix_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y7      NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y15     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y11     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X2Y11     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X2Y13     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y9      NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y13     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y19     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X2Y18     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X2Y15     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.368       209.992    MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X49Y72     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_6_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X48Y77     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X56Y64     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X49Y72     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_6_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X49Y69     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_9_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X49Y69     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_9_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X55Y73     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_12_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X55Y73     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_12_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X48Y77     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X57Y77     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X56Y64     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X49Y72     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_6_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X49Y69     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_9_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X55Y73     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X55Y73     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X48Y77     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X57Y77     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X55Y74     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_21_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X49Y82     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_24_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X49Y82     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_24_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Pixel_Clock
  To Clock:  clkfbout_Pixel_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Pixel_Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pix_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    pix_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Pixel_Clock
  To Clock:  clk_out1_Pixel_Clock

Setup :            1  Failing Endpoint ,  Worst Slack       -1.356ns,  Total Violation       -1.356ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            sprite/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out2_Pixel_Clock rise@3.368ns)
  Data Path Delay:        4.356ns  (logic 1.825ns (41.893%)  route 2.531ns (58.107%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 5.169 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 2.461 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.827 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.060    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -0.901 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     0.760    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.856 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.605     2.461    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     3.489 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     3.555    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.980 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.859     5.839    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_4[0]
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124     5.963 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.436     6.399    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.171     6.694    graphics/bbstub_douta[0][0]
    SLICE_X56Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  graphics/dataOut_i_1/O
                         net (fo=1, routed)           0.000     6.818    sprite/vcount_reg[10]
    SLICE_X56Y76         FDRE                                         r  sprite/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.428     5.169    sprite/clk_out1
    SLICE_X56Y76         FDRE                                         r  sprite/dataOut_reg/C
                         clock pessimism              0.398     5.567    
                         clock uncertainty           -0.185     5.383    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)        0.079     5.462    sprite/dataOut_reg
  -------------------------------------------------------------------
                         required time                          5.462    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                 -1.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            sprite/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.231ns (30.065%)  route 0.537ns (69.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.552    -0.629    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y76         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=1, routed)           0.485    -0.003    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X56Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.042 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.052     0.094    graphics/bbstub_douta[0][0]
    SLICE_X56Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.139 r  graphics/dataOut_i_1/O
                         net (fo=1, routed)           0.000     0.139    sprite/vcount_reg[10]
    SLICE_X56Y76         FDRE                                         r  sprite/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.819    -0.870    sprite/clk_out1
    SLICE_X56Y76         FDRE                                         r  sprite/dataOut_reg/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.185    -0.130    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.121    -0.009    sprite/dataOut_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Pixel_Clock
  To Clock:  clk_out2_Pixel_Clock

Setup :           96  Failing Endpoints,  Worst Slack       -0.773ns,  Total Violation       -9.605ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.773ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.456ns (14.112%)  route 2.775ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 1.855 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.556    -0.956    sprite/clk_out1
    SLICE_X55Y61         FDRE                                         r  sprite/addNB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  sprite/addNB_reg[9]/Q
                         net (fo=25, routed)          2.775     2.275    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.482     1.855    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.253    
                         clock uncertainty           -0.185     2.068    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     1.502    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.502    
                         arrival time                          -2.275    
  -------------------------------------------------------------------
                         slack                                 -0.773    

Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.580ns (19.453%)  route 2.402ns (80.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 1.861 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.556    -0.956    sprite/clk_out1
    SLICE_X53Y61         FDRE                                         r  sprite/addNB_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  sprite/addNB_reg[19]/Q
                         net (fo=26, routed)          1.774     1.274    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_4
    SLICE_X48Y42         LUT6 (Prop_lut6_I0_O)        0.124     1.398 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.627     2.026    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_13
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.488     1.861    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.259    
                         clock uncertainty           -0.185     2.074    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.631    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.631    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.456ns (16.036%)  route 2.388ns (83.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 1.850 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.556    -0.956    sprite/clk_out1
    SLICE_X55Y61         FDRE                                         r  sprite/addNB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  sprite/addNB_reg[9]/Q
                         net (fo=25, routed)          2.388     1.888    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.477     1.850    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.248    
                         clock uncertainty           -0.185     2.064    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     1.498    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.498    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.580ns (19.670%)  route 2.369ns (80.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 1.855 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.555    -0.957    sprite/clk_out1
    SLICE_X55Y62         FDRE                                         r  sprite/addNB_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  sprite/addNB_reg[17]/Q
                         net (fo=26, routed)          1.305     0.804    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_6
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     0.928 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           1.064     1.992    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.482     1.855    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.253    
                         clock uncertainty           -0.185     2.068    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.625    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.625    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.580ns (19.842%)  route 2.343ns (80.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 1.850 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.960    sprite/clk_out1
    SLICE_X53Y65         FDRE                                         r  sprite/addNB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  sprite/addNB_reg[16]/Q
                         net (fo=26, routed)          1.640     1.136    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_5
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.124     1.260 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.704     1.963    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.477     1.850    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.248    
                         clock uncertainty           -0.185     2.064    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.621    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.621    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.456ns (16.306%)  route 2.341ns (83.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 1.861 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.960    sprite/clk_out1
    SLICE_X57Y65         FDRE                                         r  sprite/addNB_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  sprite/addNB_reg[12]/Q
                         net (fo=25, routed)          2.341     1.837    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.488     1.861    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.259    
                         clock uncertainty           -0.185     2.074    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     1.508    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.508    
                         arrival time                          -1.837    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.456ns (16.596%)  route 2.292ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1.851 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.556    -0.956    sprite/clk_out1
    SLICE_X55Y61         FDRE                                         r  sprite/addNB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  sprite/addNB_reg[9]/Q
                         net (fo=25, routed)          2.292     1.792    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.478     1.851    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.398     2.249    
                         clock uncertainty           -0.185     2.065    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     1.499    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.456ns (16.587%)  route 2.293ns (83.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 1.859 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.960    sprite/clk_out1
    SLICE_X57Y65         FDRE                                         r  sprite/addNB_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  sprite/addNB_reg[12]/Q
                         net (fo=25, routed)          2.293     1.789    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y7          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.486     1.859    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.398     2.257    
                         clock uncertainty           -0.185     2.072    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     1.506    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          1.506    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.272%)  route 2.281ns (79.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 1.851 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.960    sprite/clk_out1
    SLICE_X53Y65         FDRE                                         r  sprite/addNB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  sprite/addNB_reg[16]/Q
                         net (fo=26, routed)          1.229     0.725    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.849 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__5/i_/O
                         net (fo=2, routed)           1.052     1.901    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ENA
    RAMB36_X1Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.478     1.851    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.398     2.249    
                         clock uncertainty           -0.185     2.065    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.622    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          1.622    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.456ns (16.736%)  route 2.269ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 1.859 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          1.554    -0.958    sprite/clk_out1
    SLICE_X51Y63         FDRE                                         r  sprite/addNB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  sprite/addNB_reg[4]/Q
                         net (fo=24, routed)          2.269     1.767    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y7          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.486     1.859    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.398     2.257    
                         clock uncertainty           -0.185     2.072    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     1.506    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          1.506    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                 -0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.530%)  route 0.663ns (82.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.627    sprite/clk_out1
    SLICE_X51Y72         FDRE                                         r  sprite/addNB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  sprite/addNB_reg[6]/Q
                         net (fo=25, routed)          0.663     0.177    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.878    -0.811    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.185    -0.072    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.111    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.629%)  route 0.659ns (82.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.559    -0.622    sprite/clk_out1
    SLICE_X57Y68         FDRE                                         r  sprite/addNB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  sprite/addNB_reg[5]/Q
                         net (fo=24, routed)          0.659     0.178    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y7          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.876    -0.813    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.185    -0.074    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.109    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.539%)  route 0.663ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.560    -0.621    sprite/clk_out1
    SLICE_X55Y64         FDRE                                         r  sprite/addNB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  sprite/addNB_reg[0]/Q
                         net (fo=24, routed)          0.663     0.183    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.876    -0.813    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.185    -0.074    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.109    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.358%)  route 0.671ns (82.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.559    -0.622    sprite/clk_out1
    SLICE_X57Y68         FDRE                                         r  sprite/addNB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  sprite/addNB_reg[5]/Q
                         net (fo=24, routed)          0.671     0.190    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.877    -0.812    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.185    -0.073    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.110    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.164ns (20.246%)  route 0.646ns (79.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.623    sprite/clk_out1
    SLICE_X56Y80         FDRE                                         r  sprite/addNO_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  sprite/addNO_reg[12]/Q
                         net (fo=3, routed)           0.646     0.187    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y16         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.870    -0.819    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.185    -0.080    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.103    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.169%)  route 0.680ns (82.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.560    -0.621    sprite/clk_out1
    SLICE_X51Y65         FDRE                                         r  sprite/addNB_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  sprite/addNB_reg[14]/Q
                         net (fo=24, routed)          0.680     0.200    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.877    -0.812    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.185    -0.073    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.110    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.908%)  route 0.693ns (83.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.627    sprite/clk_out1
    SLICE_X51Y72         FDRE                                         r  sprite/addNB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  sprite/addNB_reg[6]/Q
                         net (fo=25, routed)          0.693     0.207    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y7          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.876    -0.813    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.185    -0.074    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.109    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.164ns (19.843%)  route 0.662ns (80.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.625    sprite/clk_out1
    SLICE_X56Y78         FDRE                                         r  sprite/addNO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  sprite/addNO_reg[5]/Q
                         net (fo=4, routed)           0.662     0.201    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y16         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.870    -0.819    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.185    -0.080    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.103    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.164ns (19.824%)  route 0.663ns (80.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.557    -0.624    sprite/clk_out1
    SLICE_X56Y79         FDRE                                         r  sprite/addNO_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  sprite/addNO_reg[8]/Q
                         net (fo=4, routed)           0.663     0.203    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y16         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.870    -0.819    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.185    -0.080    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.103    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.910%)  route 0.693ns (83.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=65, routed)          0.560    -0.621    sprite/clk_out1
    SLICE_X51Y63         FDRE                                         r  sprite/addNB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  sprite/addNB_reg[11]/Q
                         net (fo=25, routed)          0.693     0.213    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.878    -0.811    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.185    -0.072    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.111    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.101    





