--
--	Conversion of Hummingbird(Continuous Output).v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon May 22 22:44:59 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_670 : bit;
SIGNAL Net_678 : bit;
SIGNAL Net_679 : bit;
SIGNAL \MIDI1_UART:Net_61\ : bit;
SIGNAL Net_687 : bit;
SIGNAL one : bit;
SIGNAL \MIDI1_UART:BUART:clock_op\ : bit;
SIGNAL \MIDI1_UART:BUART:reset_reg\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \MIDI1_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \MIDI1_UART:BUART:reset_reg_dp\ : bit;
SIGNAL \MIDI1_UART:BUART:reset_sr\ : bit;
SIGNAL \MIDI1_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_86 : bit;
SIGNAL \MIDI1_UART:BUART:txn\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_1\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_0\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:tx_shift_out\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:counter_load\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_2\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_bitclk\ : bit;
SIGNAL \MIDI1_UART:BUART:counter_load_not\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_7\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_0\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_6\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_5\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_4\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_0\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_1\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_2\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_676 : bit;
SIGNAL \MIDI1_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_mark\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_1\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_0\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_postpoll\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:hd_shift_out\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_fifofull\ : bit;
SIGNAL \MIDI1_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \MIDI1_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:rx_counter_load\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_3\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_2\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_2\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_1\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_0\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_6\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_5\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_4\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_3\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_0\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_1\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_2\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_3\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_4\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_5\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_6\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_675 : bit;
SIGNAL \MIDI1_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL \MIDI1_UART:BUART:rx_address_detected\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_last\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_3\ : bit;
SIGNAL MODIN3_6 : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_2\ : bit;
SIGNAL MODIN3_5 : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_4 : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_3 : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_3:lte\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_3:lte\:SIGNAL IS 2;
SIGNAL Net_332 : bit;
SIGNAL Net_333 : bit;
SIGNAL \MIDI2_UART:Net_61\ : bit;
SIGNAL \MIDI2_UART:BUART:clock_op\ : bit;
SIGNAL \MIDI2_UART:BUART:reset_reg\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \MIDI2_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \MIDI2_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \MIDI2_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \MIDI2_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \MIDI2_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \MIDI2_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \MIDI2_UART:BUART:reset_reg_dp\ : bit;
SIGNAL \MIDI2_UART:BUART:reset_sr\ : bit;
SIGNAL \MIDI2_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_693 : bit;
SIGNAL \MIDI2_UART:BUART:txn\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_state_1\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_state_0\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:tx_shift_out\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:counter_load\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_state_2\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_bitclk\ : bit;
SIGNAL \MIDI2_UART:BUART:counter_load_not\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \MIDI2_UART:BUART:sc_out_7\ : bit;
SIGNAL \MIDI2_UART:BUART:sc_out_6\ : bit;
SIGNAL \MIDI2_UART:BUART:sc_out_5\ : bit;
SIGNAL \MIDI2_UART:BUART:sc_out_4\ : bit;
SIGNAL \MIDI2_UART:BUART:sc_out_3\ : bit;
SIGNAL \MIDI2_UART:BUART:sc_out_2\ : bit;
SIGNAL \MIDI2_UART:BUART:sc_out_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sc_out_0\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_status_6\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_status_5\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_status_4\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_status_0\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_status_1\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_status_2\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_330 : bit;
SIGNAL \MIDI2_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_mark\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_1\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_0\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_postpoll\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:hd_shift_out\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_fifofull\ : bit;
SIGNAL \MIDI2_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \MIDI2_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:rx_counter_load\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_3\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_2\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_count_2\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_count_1\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_count_0\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_count_6\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_count_5\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_count_4\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_count_3\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_bitclk\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_status_0\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_status_1\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_status_2\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_status_3\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_status_4\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_status_5\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_status_6\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_329 : bit;
SIGNAL \MIDI2_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_break_status\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_address_detected\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_last\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_parity_bit\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \MIDI2_UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \MIDI2_UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \USB:dma_nrq_0\ : bit;
SIGNAL \USB:Net_1800\ : bit;
SIGNAL \USB:ept_int_0\ : bit;
SIGNAL \USB:dma_nrq_3\ : bit;
SIGNAL \USB:Net_1803\ : bit;
SIGNAL \USB:Net_1801\ : bit;
SIGNAL \USB:dma_nrq_1\ : bit;
SIGNAL \USB:dma_nrq_4\ : bit;
SIGNAL \USB:Net_1804\ : bit;
SIGNAL \USB:dma_nrq_5\ : bit;
SIGNAL \USB:Net_1805\ : bit;
SIGNAL \USB:dma_nrq_6\ : bit;
SIGNAL \USB:Net_1806\ : bit;
SIGNAL \USB:dma_nrq_7\ : bit;
SIGNAL \USB:Net_1807\ : bit;
SIGNAL \USB:Net_81\ : bit;
SIGNAL \USB:Net_79\ : bit;
SIGNAL \USB:ept_int_2\ : bit;
SIGNAL \USB:ept_int_1\ : bit;
SIGNAL \USB:Net_1784\ : bit;
SIGNAL \USB:dma_nrq_2\ : bit;
SIGNAL \USB:Net_1802\ : bit;
SIGNAL \USB:Net_1010\ : bit;
SIGNAL \USB:tmpOE__Dm_net_0\ : bit;
SIGNAL \USB:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USB:Net_597\ : bit;
SIGNAL \USB:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USB:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USB:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USB:tmpOE__Dp_net_0\ : bit;
SIGNAL \USB:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USB:Net_1000\ : bit;
SIGNAL \USB:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USB:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_339 : bit;
SIGNAL \USB:ept_int_8\ : bit;
SIGNAL \USB:ept_int_7\ : bit;
SIGNAL \USB:ept_int_6\ : bit;
SIGNAL \USB:ept_int_5\ : bit;
SIGNAL \USB:ept_int_4\ : bit;
SIGNAL \USB:ept_int_3\ : bit;
SIGNAL \USB:Net_95\ : bit;
SIGNAL \USB:dma_req_7\ : bit;
SIGNAL \USB:dma_req_6\ : bit;
SIGNAL \USB:dma_req_5\ : bit;
SIGNAL \USB:dma_req_4\ : bit;
SIGNAL \USB:dma_req_3\ : bit;
SIGNAL \USB:dma_req_2\ : bit;
SIGNAL \USB:dma_req_1\ : bit;
SIGNAL \USB:dma_req_0\ : bit;
SIGNAL \USB:Net_824\ : bit;
TERMINAL \ADC_MIC:Net_248\ : bit;
TERMINAL \ADC_MIC:Net_233\ : bit;
SIGNAL Net_481 : bit;
SIGNAL \ADC_MIC:vp_ctl_0\ : bit;
SIGNAL \ADC_MIC:vp_ctl_2\ : bit;
SIGNAL \ADC_MIC:vn_ctl_1\ : bit;
SIGNAL \ADC_MIC:vn_ctl_3\ : bit;
SIGNAL \ADC_MIC:vp_ctl_1\ : bit;
SIGNAL \ADC_MIC:vp_ctl_3\ : bit;
SIGNAL \ADC_MIC:vn_ctl_0\ : bit;
SIGNAL \ADC_MIC:vn_ctl_2\ : bit;
SIGNAL \ADC_MIC:Net_376\ : bit;
SIGNAL \ADC_MIC:Net_188\ : bit;
SIGNAL \ADC_MIC:Net_221\ : bit;
TERMINAL Net_661 : bit;
TERMINAL \ADC_MIC:Net_126\ : bit;
TERMINAL \ADC_MIC:Net_215\ : bit;
TERMINAL \ADC_MIC:Net_257\ : bit;
SIGNAL \ADC_MIC:soc\ : bit;
SIGNAL \ADC_MIC:Net_252\ : bit;
SIGNAL Net_484 : bit;
SIGNAL \ADC_MIC:Net_207_11\ : bit;
SIGNAL \ADC_MIC:Net_207_10\ : bit;
SIGNAL \ADC_MIC:Net_207_9\ : bit;
SIGNAL \ADC_MIC:Net_207_8\ : bit;
SIGNAL \ADC_MIC:Net_207_7\ : bit;
SIGNAL \ADC_MIC:Net_207_6\ : bit;
SIGNAL \ADC_MIC:Net_207_5\ : bit;
SIGNAL \ADC_MIC:Net_207_4\ : bit;
SIGNAL \ADC_MIC:Net_207_3\ : bit;
SIGNAL \ADC_MIC:Net_207_2\ : bit;
SIGNAL \ADC_MIC:Net_207_1\ : bit;
SIGNAL \ADC_MIC:Net_207_0\ : bit;
TERMINAL \ADC_MIC:Net_209\ : bit;
TERMINAL Net_662 : bit;
TERMINAL \ADC_MIC:Net_255\ : bit;
TERMINAL \ADC_MIC:Net_368\ : bit;
SIGNAL \ADC_MIC:Net_381\ : bit;
SIGNAL tmpOE__MIC_IN_net_0 : bit;
SIGNAL tmpFB_0__MIC_IN_net_0 : bit;
SIGNAL tmpIO_0__MIC_IN_net_0 : bit;
TERMINAL tmpSIOVREF__MIC_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MIC_IN_net_0 : bit;
SIGNAL tmpOE__MIC_GND_net_0 : bit;
SIGNAL tmpFB_0__MIC_GND_net_0 : bit;
SIGNAL tmpIO_0__MIC_GND_net_0 : bit;
TERMINAL tmpSIOVREF__MIC_GND_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MIC_GND_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_488 : bit;
SIGNAL \TIMER_SAMPLERATE:Net_260\ : bit;
SIGNAL Net_489 : bit;
SIGNAL \TIMER_SAMPLERATE:Net_55\ : bit;
SIGNAL Net_657 : bit;
SIGNAL \TIMER_SAMPLERATE:Net_53\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:control_7\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:control_6\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:control_5\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:control_4\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:control_3\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:control_2\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:control_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:control_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:ctrl_enable\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:ctrl_ten\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:capture_last\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:timer_enable\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:run_mode\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:hwEnable\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:status_tc\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:trigger_enable\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:per_zero\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:tc_i\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:tc_reg_i\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_493 : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:runmode_enable\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:trig_reg\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:status_6\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:status_5\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:status_4\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:status_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:status_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:status_2\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:fifo_full\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:status_3\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:fifo_nempty\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:cs_addr_2\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:cs_addr_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:cs_addr_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:zeros_3\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:nc0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:nc6\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:nc8\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:nc1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:nc5\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:nc7\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_SAMPLERATE:Net_102\ : bit;
SIGNAL \TIMER_SAMPLERATE:Net_266\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_UI:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_UI:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_UI:clock\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_UI:ch_addr_5\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_UI:ch_addr_4\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_UI:ch_addr_3\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_UI:ch_addr_2\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_UI:ch_addr_1\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_UI:ch_addr_0\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_1167 : bit;
TERMINAL Net_1166 : bit;
TERMINAL Net_1165 : bit;
TERMINAL Net_1164 : bit;
TERMINAL Net_1163 : bit;
TERMINAL Net_1162 : bit;
TERMINAL Net_1161 : bit;
TERMINAL Net_1160 : bit;
TERMINAL Net_1159 : bit;
TERMINAL Net_1158 : bit;
TERMINAL Net_1157 : bit;
TERMINAL Net_1156 : bit;
TERMINAL Net_1155 : bit;
TERMINAL Net_1154 : bit;
TERMINAL Net_1153 : bit;
TERMINAL Net_1152 : bit;
TERMINAL Net_1151 : bit;
TERMINAL Net_1149 : bit;
TERMINAL Net_1147 : bit;
TERMINAL Net_1146 : bit;
TERMINAL Net_1144 : bit;
TERMINAL Net_1142 : bit;
TERMINAL Net_1141 : bit;
TERMINAL Net_1139 : bit;
TERMINAL Net_1137 : bit;
TERMINAL Net_1136 : bit;
TERMINAL Net_1134 : bit;
TERMINAL Net_1132 : bit;
TERMINAL Net_1131 : bit;
TERMINAL Net_1129 : bit;
TERMINAL Net_1127 : bit;
TERMINAL Net_1126 : bit;
TERMINAL Net_1124 : bit;
TERMINAL Net_1122 : bit;
TERMINAL Net_1121 : bit;
TERMINAL Net_1119 : bit;
TERMINAL Net_1117 : bit;
TERMINAL Net_1116 : bit;
TERMINAL Net_1114 : bit;
TERMINAL Net_1112 : bit;
TERMINAL Net_1111 : bit;
TERMINAL Net_1109 : bit;
TERMINAL Net_1107 : bit;
TERMINAL Net_1106 : bit;
TERMINAL Net_1104 : bit;
TERMINAL Net_1102 : bit;
TERMINAL Net_1101 : bit;
TERMINAL Net_1099 : bit;
TERMINAL Net_1097 : bit;
TERMINAL Net_1096 : bit;
TERMINAL Net_1094 : bit;
TERMINAL Net_1201 : bit;
TERMINAL Net_1091 : bit;
TERMINAL Net_1089 : bit;
TERMINAL Net_1087 : bit;
TERMINAL Net_1086 : bit;
TERMINAL Net_1084 : bit;
TERMINAL Net_1082 : bit;
TERMINAL Net_1081 : bit;
TERMINAL Net_1079 : bit;
TERMINAL Net_751 : bit;
TERMINAL Net_859 : bit;
TERMINAL Net_1074 : bit;
TERMINAL Net_1199 : bit;
TERMINAL \ADC_UI:V_single\ : bit;
TERMINAL \ADC_UI:SAR:Net_248\ : bit;
TERMINAL \ADC_UI:SAR:Net_235\ : bit;
SIGNAL \ADC_UI:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_UI:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_UI:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_UI:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_UI:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_UI:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_UI:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_UI:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_UI:SAR:Net_188\ : bit;
TERMINAL \ADC_UI:Net_2803\ : bit;
TERMINAL \ADC_UI:SAR:Net_126\ : bit;
TERMINAL \ADC_UI:SAR:Net_215\ : bit;
TERMINAL \ADC_UI:SAR:Net_257\ : bit;
SIGNAL \ADC_UI:soc_out\ : bit;
SIGNAL \ADC_UI:SAR:Net_252\ : bit;
SIGNAL Net_1071 : bit;
SIGNAL \ADC_UI:SAR:Net_207_11\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_10\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_9\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_8\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_7\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_6\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_5\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_4\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_3\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_2\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_1\ : bit;
SIGNAL \ADC_UI:SAR:Net_207_0\ : bit;
SIGNAL \ADC_UI:Net_3830\ : bit;
TERMINAL \ADC_UI:SAR:Net_209\ : bit;
TERMINAL \ADC_UI:SAR:Net_149\ : bit;
TERMINAL \ADC_UI:SAR:Net_255\ : bit;
TERMINAL \ADC_UI:SAR:Net_368\ : bit;
SIGNAL \ADC_UI:SAR:Net_221\ : bit;
SIGNAL \ADC_UI:SAR:Net_381\ : bit;
SIGNAL \ADC_UI:SAR:Net_376\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_UI:Net_3710\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_UI:Net_3935\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_1072 : bit;
SIGNAL \ADC_UI:bSAR_SEQ:soc_in\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:state_0\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:soc_reg\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:soc_edge_detect_reg\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:soc_edge_detect\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:state_2\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:state_1\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_UI:Net_3874\ : bit;
SIGNAL \ADC_UI:Net_3698\ : bit;
SIGNAL \ADC_UI:nrq\ : bit;
SIGNAL \ADC_UI:Net_3905\ : bit;
SIGNAL \ADC_UI:Net_3867\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_UI:MODIN1_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_UI:MODIN1_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_UI:MODIN1_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_UI:MODIN1_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_UI:MODIN1_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_UI:MODIN1_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_UI:MODIN2_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_UI:MODIN2_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_UI:MODIN2_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_UI:MODIN2_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_UI:MODIN2_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_UI:MODIN2_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_UI:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_UI:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_UI:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_UI:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_UI:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_UI:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_UI:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_UI:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_UI:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_UI:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_UI:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL Net_12 : bit;
SIGNAL \TIMER_UI:Net_260\ : bit;
SIGNAL Net_606 : bit;
SIGNAL \TIMER_UI:Net_55\ : bit;
SIGNAL Net_615 : bit;
SIGNAL \TIMER_UI:Net_53\ : bit;
SIGNAL Net_604 : bit;
SIGNAL \TIMER_UI:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TIMER_UI:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \TIMER_UI:TimerUDB:control_7\ : bit;
SIGNAL \TIMER_UI:TimerUDB:control_6\ : bit;
SIGNAL \TIMER_UI:TimerUDB:control_5\ : bit;
SIGNAL \TIMER_UI:TimerUDB:control_4\ : bit;
SIGNAL \TIMER_UI:TimerUDB:control_3\ : bit;
SIGNAL \TIMER_UI:TimerUDB:control_2\ : bit;
SIGNAL \TIMER_UI:TimerUDB:control_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:control_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:ctrl_enable\ : bit;
SIGNAL \TIMER_UI:TimerUDB:ctrl_ten\ : bit;
SIGNAL \TIMER_UI:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \TIMER_UI:TimerUDB:capture_last\ : bit;
SIGNAL \TIMER_UI:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \TIMER_UI:TimerUDB:timer_enable\ : bit;
SIGNAL \TIMER_UI:TimerUDB:run_mode\ : bit;
SIGNAL \TIMER_UI:TimerUDB:hwEnable\ : bit;
SIGNAL \TIMER_UI:TimerUDB:status_tc\ : bit;
SIGNAL \TIMER_UI:TimerUDB:trigger_enable\ : bit;
SIGNAL \TIMER_UI:TimerUDB:per_zero\ : bit;
SIGNAL \TIMER_UI:TimerUDB:tc_i\ : bit;
SIGNAL \TIMER_UI:TimerUDB:tc_reg_i\ : bit;
SIGNAL \TIMER_UI:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \TIMER_UI:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_610 : bit;
SIGNAL \TIMER_UI:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \TIMER_UI:TimerUDB:runmode_enable\ : bit;
SIGNAL \TIMER_UI:TimerUDB:trig_reg\ : bit;
SIGNAL \TIMER_UI:TimerUDB:status_6\ : bit;
SIGNAL \TIMER_UI:TimerUDB:status_5\ : bit;
SIGNAL \TIMER_UI:TimerUDB:status_4\ : bit;
SIGNAL \TIMER_UI:TimerUDB:status_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:status_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:status_2\ : bit;
SIGNAL \TIMER_UI:TimerUDB:fifo_full\ : bit;
SIGNAL \TIMER_UI:TimerUDB:status_3\ : bit;
SIGNAL \TIMER_UI:TimerUDB:fifo_nempty\ : bit;
SIGNAL \TIMER_UI:TimerUDB:cs_addr_2\ : bit;
SIGNAL \TIMER_UI:TimerUDB:cs_addr_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:cs_addr_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:zeros_3\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:nc0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:nc6\ : bit;
SIGNAL \TIMER_UI:TimerUDB:nc8\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:nc1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:nc5\ : bit;
SIGNAL \TIMER_UI:TimerUDB:nc7\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TIMER_UI:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TIMER_UI:Net_102\ : bit;
SIGNAL \TIMER_UI:Net_266\ : bit;
SIGNAL tmpOE__POT_IN_KEY_net_0 : bit;
SIGNAL tmpFB_0__POT_IN_KEY_net_0 : bit;
SIGNAL tmpIO_0__POT_IN_KEY_net_0 : bit;
TERMINAL tmpSIOVREF__POT_IN_KEY_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POT_IN_KEY_net_0 : bit;
SIGNAL tmpOE__POT_IN_SCALE_net_0 : bit;
SIGNAL tmpFB_0__POT_IN_SCALE_net_0 : bit;
SIGNAL tmpIO_0__POT_IN_SCALE_net_0 : bit;
TERMINAL tmpSIOVREF__POT_IN_SCALE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POT_IN_SCALE_net_0 : bit;
SIGNAL \UART_MIDITX:Net_61\ : bit;
SIGNAL \UART_MIDITX:BUART:clock_op\ : bit;
SIGNAL \UART_MIDITX:BUART:reset_reg\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_MIDITX:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_MIDITX:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_MIDITX:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_MIDITX:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_MIDITX:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_MIDITX:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_MIDITX:BUART:reset_sr\ : bit;
SIGNAL \UART_MIDITX:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_625 : bit;
SIGNAL \UART_MIDITX:BUART:txn\ : bit;
SIGNAL Net_631 : bit;
SIGNAL \UART_MIDITX:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_632 : bit;
SIGNAL \UART_MIDITX:BUART:tx_state_1\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_state_0\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:tx_shift_out\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_MIDITX:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_MIDITX:BUART:counter_load_not\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_state_2\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_MIDITX:BUART:sc_out_7\ : bit;
SIGNAL \UART_MIDITX:BUART:sc_out_6\ : bit;
SIGNAL \UART_MIDITX:BUART:sc_out_5\ : bit;
SIGNAL \UART_MIDITX:BUART:sc_out_4\ : bit;
SIGNAL \UART_MIDITX:BUART:sc_out_3\ : bit;
SIGNAL \UART_MIDITX:BUART:sc_out_2\ : bit;
SIGNAL \UART_MIDITX:BUART:sc_out_1\ : bit;
SIGNAL \UART_MIDITX:BUART:sc_out_0\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_status_6\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_status_5\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_status_4\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_status_0\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_status_1\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_status_2\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_status_3\ : bit;
SIGNAL Net_627 : bit;
SIGNAL \UART_MIDITX:BUART:tx_bitclk\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_mark\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_parity_bit\ : bit;
SIGNAL tmpOE__MIDI_OUT_net_0 : bit;
SIGNAL tmpFB_0__MIDI_OUT_net_0 : bit;
SIGNAL tmpIO_0__MIDI_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__MIDI_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MIDI_OUT_net_0 : bit;
SIGNAL tmpOE__SDA_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
SIGNAL Net_34 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_net_0 : bit;
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
SIGNAL Net_35 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL \I2C_CharLCD:sda_x_wire\ : bit;
SIGNAL \I2C_CharLCD:Net_643_1\ : bit;
SIGNAL \I2C_CharLCD:Net_697\ : bit;
SIGNAL \I2C_CharLCD:bus_clk\ : bit;
SIGNAL \I2C_CharLCD:Net_1109_0\ : bit;
SIGNAL \I2C_CharLCD:Net_1109_1\ : bit;
SIGNAL \I2C_CharLCD:Net_643_0\ : bit;
SIGNAL \I2C_CharLCD:Net_643_2\ : bit;
SIGNAL \I2C_CharLCD:scl_x_wire\ : bit;
SIGNAL \I2C_CharLCD:Net_969\ : bit;
SIGNAL \I2C_CharLCD:Net_968\ : bit;
SIGNAL \I2C_CharLCD:udb_clk\ : bit;
SIGNAL Net_650 : bit;
SIGNAL \I2C_CharLCD:Net_973\ : bit;
SIGNAL Net_651 : bit;
SIGNAL \I2C_CharLCD:Net_974\ : bit;
SIGNAL \I2C_CharLCD:scl_yfb\ : bit;
SIGNAL \I2C_CharLCD:sda_yfb\ : bit;
SIGNAL \I2C_CharLCD:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_CharLCD:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_CharLCD:timeout_clk\ : bit;
SIGNAL Net_656 : bit;
SIGNAL \I2C_CharLCD:Net_975\ : bit;
SIGNAL Net_654 : bit;
SIGNAL Net_655 : bit;
SIGNAL tmpOE__POT_IN_HYST_net_0 : bit;
SIGNAL tmpFB_0__POT_IN_HYST_net_0 : bit;
SIGNAL tmpIO_0__POT_IN_HYST_net_0 : bit;
TERMINAL tmpSIOVREF__POT_IN_HYST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POT_IN_HYST_net_0 : bit;
SIGNAL tmpOE__POT_IN_VELO_net_0 : bit;
SIGNAL tmpFB_0__POT_IN_VELO_net_0 : bit;
SIGNAL tmpIO_0__POT_IN_VELO_net_0 : bit;
TERMINAL tmpSIOVREF__POT_IN_VELO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POT_IN_VELO_net_0 : bit;
SIGNAL \MIDI1_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:txn\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_676D : bit;
SIGNAL \MIDI1_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_last\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:txn\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_330D : bit;
SIGNAL \MIDI2_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_last\\D\ : bit;
SIGNAL \MIDI2_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:capture_last\\D\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \TIMER_SAMPLERATE:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_UI:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:state_0\\D\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:soc_reg\\D\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:soc_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:state_2\\D\ : bit;
SIGNAL \ADC_UI:bSAR_SEQ:state_1\\D\ : bit;
SIGNAL \TIMER_UI:TimerUDB:capture_last\\D\ : bit;
SIGNAL \TIMER_UI:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \TIMER_UI:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \TIMER_UI:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UART_MIDITX:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_MIDITX:BUART:txn\\D\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_627D : bit;
SIGNAL \UART_MIDITX:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_MIDITX:BUART:tx_parity_bit\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_86 <= (not \MIDI1_UART:BUART:txn\);

zero <=  ('0') ;

\MIDI1_UART:BUART:counter_load_not\ <= ((not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_state_2\)
	OR \MIDI1_UART:BUART:tx_state_0\
	OR \MIDI1_UART:BUART:tx_state_1\);

\MIDI1_UART:BUART:tx_bitclk_enable_pre\ <= (not \MIDI1_UART:BUART:tx_bitclk_dp\);

\MIDI1_UART:BUART:tx_status_0\ <= ((not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_fifo_empty\ and \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_bitclk\));

\MIDI1_UART:BUART:tx_status_2\ <= (not \MIDI1_UART:BUART:tx_fifo_notfull\);

\MIDI1_UART:BUART:tx_mark\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:tx_mark\));

\MIDI1_UART:BUART:tx_state_2\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_2\ and not \MIDI1_UART:BUART:tx_counter_dp\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_state_2\));

\MIDI1_UART:BUART:tx_state_1\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_counter_dp\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_state_1\));

\MIDI1_UART:BUART:tx_state_0\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_fifo_empty\ and not \MIDI1_UART:BUART:tx_state_2\ and not \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_0\ and not \MIDI1_UART:BUART:tx_fifo_empty\ and \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_fifo_empty\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_state_0\));

\MIDI1_UART:BUART:txn\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_0\ and not \MIDI1_UART:BUART:tx_shift_out\ and not \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_counter_dp\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_2\ and not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_shift_out\ and not \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:txn\ and \MIDI1_UART:BUART:tx_state_1\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:txn\ and \MIDI1_UART:BUART:tx_state_2\));

\MIDI1_UART:BUART:tx_parity_bit\\D\ <= ((not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:txn\ and \MIDI1_UART:BUART:tx_parity_bit\)
	OR (not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_parity_bit\)
	OR \MIDI1_UART:BUART:tx_parity_bit\);

\MIDI1_UART:BUART:rx_counter_load\ <= ((not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_state_2\));

\MIDI1_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:rx_count_0\));

\MIDI1_UART:BUART:rx_state_stop1_reg\\D\ <= (not \MIDI1_UART:BUART:rx_state_2\
	OR not \MIDI1_UART:BUART:rx_state_3\
	OR \MIDI1_UART:BUART:rx_state_0\
	OR \MIDI1_UART:BUART:rx_state_1\);

\MIDI1_UART:BUART:rx_status_4\ <= ((\MIDI1_UART:BUART:rx_load_fifo\ and \MIDI1_UART:BUART:rx_fifofull\));

\MIDI1_UART:BUART:rx_status_5\ <= ((\MIDI1_UART:BUART:rx_fifonotempty\ and \MIDI1_UART:BUART:rx_state_stop1_reg\));

\MIDI1_UART:BUART:rx_stop_bit_error\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:txn\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_3\ and \MIDI1_UART:BUART:rx_state_2\));

\MIDI1_UART:BUART:rx_load_fifo\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:rx_state_2\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_state_2\ and not MODIN3_6 and not MODIN3_4 and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_state_2\ and not MODIN3_6 and not MODIN3_5 and \MIDI1_UART:BUART:rx_state_0\));

\MIDI1_UART:BUART:rx_state_3\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_2\ and not MODIN3_6 and not MODIN3_4 and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_2\ and not MODIN3_6 and not MODIN3_5 and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_1\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_2\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_state_3\));

\MIDI1_UART:BUART:rx_state_2\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_state_2\ and \MIDI1_UART:BUART:txn\ and \MIDI1_UART:BUART:rx_last\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:rx_state_2\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not MODIN3_6 and not MODIN3_4 and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not MODIN3_6 and not MODIN3_5 and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_1\ and \MIDI1_UART:BUART:rx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_state_2\));

\MIDI1_UART:BUART:rx_state_1\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_1\));

\MIDI1_UART:BUART:rx_state_0\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and \MIDI1_UART:BUART:txn\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and MODIN3_5 and MODIN3_4)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and MODIN3_6)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_1\ and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_state_2\));

\MIDI1_UART:BUART:rx_last\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:txn\));

\MIDI1_UART:BUART:rx_address_detected\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_address_detected\));

Net_693 <= (not \MIDI2_UART:BUART:txn\);

\MIDI2_UART:BUART:counter_load_not\ <= ((not \MIDI2_UART:BUART:tx_bitclk\ and \MIDI2_UART:BUART:tx_state_2\)
	OR \MIDI2_UART:BUART:tx_state_0\
	OR \MIDI2_UART:BUART:tx_state_1\);

\MIDI2_UART:BUART:tx_bitclk_enable_pre\ <= (not \MIDI2_UART:BUART:tx_bitclk_dp\);

\MIDI2_UART:BUART:tx_status_0\ <= ((not \MIDI2_UART:BUART:tx_state_1\ and not \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_fifo_empty\ and \MIDI2_UART:BUART:tx_state_2\ and \MIDI2_UART:BUART:tx_bitclk\));

\MIDI2_UART:BUART:tx_status_2\ <= (not \MIDI2_UART:BUART:tx_fifo_notfull\);

\MIDI2_UART:BUART:tx_mark\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:tx_mark\));

\MIDI2_UART:BUART:tx_state_2\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_2\ and not \MIDI2_UART:BUART:tx_counter_dp\ and \MIDI2_UART:BUART:tx_state_1\ and \MIDI2_UART:BUART:tx_bitclk\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_2\ and \MIDI2_UART:BUART:tx_state_1\ and \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_bitclk\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_1\ and \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_state_2\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_state_1\ and \MIDI2_UART:BUART:tx_state_2\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_bitclk\ and \MIDI2_UART:BUART:tx_state_2\));

\MIDI2_UART:BUART:tx_state_1\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_1\ and not \MIDI2_UART:BUART:tx_state_2\ and \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_bitclk\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_state_1\ and \MIDI2_UART:BUART:tx_counter_dp\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_state_1\ and \MIDI2_UART:BUART:tx_state_2\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_bitclk\ and \MIDI2_UART:BUART:tx_state_1\));

\MIDI2_UART:BUART:tx_state_0\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_1\ and not \MIDI2_UART:BUART:tx_fifo_empty\ and not \MIDI2_UART:BUART:tx_state_2\ and not \MIDI2_UART:BUART:tx_bitclk\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_1\ and not \MIDI2_UART:BUART:tx_state_0\ and not \MIDI2_UART:BUART:tx_fifo_empty\ and \MIDI2_UART:BUART:tx_bitclk\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_fifo_empty\ and \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_state_2\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_1\ and \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_state_2\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_bitclk\ and \MIDI2_UART:BUART:tx_state_0\));

\MIDI2_UART:BUART:txn\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_0\ and not \MIDI2_UART:BUART:tx_shift_out\ and not \MIDI2_UART:BUART:tx_state_2\ and \MIDI2_UART:BUART:tx_state_1\ and \MIDI2_UART:BUART:tx_bitclk\ and \MIDI2_UART:BUART:tx_counter_dp\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_1\ and not \MIDI2_UART:BUART:tx_state_2\ and not \MIDI2_UART:BUART:tx_bitclk\ and \MIDI2_UART:BUART:tx_state_0\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_state_1\ and not \MIDI2_UART:BUART:tx_shift_out\ and not \MIDI2_UART:BUART:tx_state_2\ and \MIDI2_UART:BUART:tx_state_0\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:tx_bitclk\ and \MIDI2_UART:BUART:txn\ and \MIDI2_UART:BUART:tx_state_1\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:txn\ and \MIDI2_UART:BUART:tx_state_2\));

\MIDI2_UART:BUART:tx_parity_bit\\D\ <= ((not \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:txn\ and \MIDI2_UART:BUART:tx_parity_bit\)
	OR (not \MIDI2_UART:BUART:tx_state_1\ and not \MIDI2_UART:BUART:tx_state_0\ and \MIDI2_UART:BUART:tx_parity_bit\)
	OR \MIDI2_UART:BUART:tx_parity_bit\);

\MIDI2_UART:BUART:rx_counter_load\ <= ((not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_0\ and not \MIDI2_UART:BUART:rx_state_3\ and not \MIDI2_UART:BUART:rx_state_2\));

\MIDI2_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI2_UART:BUART:rx_count_2\ and not \MIDI2_UART:BUART:rx_count_1\ and not \MIDI2_UART:BUART:rx_count_0\));

\MIDI2_UART:BUART:rx_state_stop1_reg\\D\ <= (not \MIDI2_UART:BUART:rx_state_2\
	OR not \MIDI2_UART:BUART:rx_state_3\
	OR \MIDI2_UART:BUART:rx_state_0\
	OR \MIDI2_UART:BUART:rx_state_1\);

\MIDI2_UART:BUART:rx_status_4\ <= ((\MIDI2_UART:BUART:rx_load_fifo\ and \MIDI2_UART:BUART:rx_fifofull\));

\MIDI2_UART:BUART:rx_status_5\ <= ((\MIDI2_UART:BUART:rx_fifonotempty\ and \MIDI2_UART:BUART:rx_state_stop1_reg\));

\MIDI2_UART:BUART:rx_stop_bit_error\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_0\ and \MIDI2_UART:BUART:txn\ and \MIDI2_UART:BUART:rx_bitclk_enable\ and \MIDI2_UART:BUART:rx_state_3\ and \MIDI2_UART:BUART:rx_state_2\));

\MIDI2_UART:BUART:rx_load_fifo\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_3\ and not \MIDI2_UART:BUART:rx_state_2\ and not \MIDI2_UART:BUART:rx_count_5\ and not \MIDI2_UART:BUART:rx_count_4\ and not \MIDI2_UART:BUART:rx_count_3\ and \MIDI2_UART:BUART:rx_state_0\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_0\ and not \MIDI2_UART:BUART:rx_state_2\ and \MIDI2_UART:BUART:rx_bitclk_enable\ and \MIDI2_UART:BUART:rx_state_3\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_3\ and not \MIDI2_UART:BUART:rx_state_2\ and not \MIDI2_UART:BUART:rx_count_6\ and \MIDI2_UART:BUART:rx_state_0\));

\MIDI2_UART:BUART:rx_state_3\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_2\ and not \MIDI2_UART:BUART:rx_count_5\ and not \MIDI2_UART:BUART:rx_count_4\ and not \MIDI2_UART:BUART:rx_count_3\ and \MIDI2_UART:BUART:rx_state_0\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_2\ and not \MIDI2_UART:BUART:rx_count_6\ and \MIDI2_UART:BUART:rx_state_0\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_bitclk_enable\ and \MIDI2_UART:BUART:rx_state_3\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_1\ and \MIDI2_UART:BUART:rx_state_3\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_2\ and \MIDI2_UART:BUART:rx_state_3\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_0\ and \MIDI2_UART:BUART:rx_state_3\));

\MIDI2_UART:BUART:rx_state_2\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_0\ and not \MIDI2_UART:BUART:rx_state_3\ and not \MIDI2_UART:BUART:rx_state_2\ and \MIDI2_UART:BUART:txn\ and \MIDI2_UART:BUART:rx_last\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_3\ and not \MIDI2_UART:BUART:rx_count_5\ and not \MIDI2_UART:BUART:rx_count_4\ and not \MIDI2_UART:BUART:rx_count_3\ and \MIDI2_UART:BUART:rx_state_0\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_0\ and not \MIDI2_UART:BUART:rx_state_2\ and \MIDI2_UART:BUART:rx_bitclk_enable\ and \MIDI2_UART:BUART:rx_state_3\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_3\ and not \MIDI2_UART:BUART:rx_count_6\ and \MIDI2_UART:BUART:rx_state_0\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_bitclk_enable\ and \MIDI2_UART:BUART:rx_state_2\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_1\ and \MIDI2_UART:BUART:rx_state_2\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_0\ and \MIDI2_UART:BUART:rx_state_2\));

\MIDI2_UART:BUART:rx_state_1\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_1\));

\MIDI2_UART:BUART:rx_state_0\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:rx_state_1\ and not \MIDI2_UART:BUART:rx_state_3\ and \MIDI2_UART:BUART:txn\ and \MIDI2_UART:BUART:rx_bitclk_enable\ and \MIDI2_UART:BUART:rx_state_2\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_0\ and \MIDI2_UART:BUART:rx_count_6\ and \MIDI2_UART:BUART:rx_count_3\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_0\ and \MIDI2_UART:BUART:rx_count_6\ and \MIDI2_UART:BUART:rx_count_4\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_0\ and \MIDI2_UART:BUART:rx_count_6\ and \MIDI2_UART:BUART:rx_count_5\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_0\ and \MIDI2_UART:BUART:rx_state_3\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_1\ and \MIDI2_UART:BUART:rx_state_0\)
	OR (not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_state_0\ and \MIDI2_UART:BUART:rx_state_2\));

\MIDI2_UART:BUART:rx_last\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and not \MIDI2_UART:BUART:txn\));

\MIDI2_UART:BUART:rx_address_detected\\D\ <= ((not \MIDI2_UART:BUART:reset_reg\ and \MIDI2_UART:BUART:rx_address_detected\));

\TIMER_SAMPLERATE:TimerUDB:status_tc\ <= ((\TIMER_SAMPLERATE:TimerUDB:control_7\ and \TIMER_SAMPLERATE:TimerUDB:per_zero\));

\ADC_UI:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (\ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\));

\ADC_UI:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_UI:AMuxHw_2_Decoder_is_active\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\));

\ADC_UI:bSAR_SEQ:cnt_enable\ <= (\ADC_UI:bSAR_SEQ:load_period\
	OR Net_1071);

\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_1072 and \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_UI:Net_3935\);

\ADC_UI:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_UI:bSAR_SEQ:nrq_reg\ and \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_UI:bSAR_SEQ:state_1\\D\ <= ((not \ADC_UI:soc_out\ and not \ADC_UI:Net_3830\ and not \ADC_UI:bSAR_SEQ:load_period\ and not \ADC_UI:bSAR_SEQ:state_2\ and \ADC_UI:bSAR_SEQ:state_1\)
	OR (not \ADC_UI:bSAR_SEQ:load_period\ and not \ADC_UI:bSAR_SEQ:state_2\ and not \ADC_UI:bSAR_SEQ:state_1\ and \ADC_UI:soc_out\));

\ADC_UI:bSAR_SEQ:state_0\\D\ <= ((not \ADC_UI:soc_out\ and not \ADC_UI:bSAR_SEQ:load_period\ and not \ADC_UI:bSAR_SEQ:state_2\ and not \ADC_UI:bSAR_SEQ:cnt_tc\ and \ADC_UI:Net_3830\ and \ADC_UI:bSAR_SEQ:state_1\)
	OR (not \ADC_UI:soc_out\ and not \ADC_UI:bSAR_SEQ:load_period\ and not \ADC_UI:bSAR_SEQ:state_2\ and not \ADC_UI:bSAR_SEQ:state_1\ and \ADC_UI:bSAR_SEQ:sw_soc\));

\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_UI:ch_addr_5\ and not \ADC_UI:ch_addr_4\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_UI:ch_addr_4\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_UI:ch_addr_5\ and not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_UI:ch_addr_3\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_UI:ch_addr_5\ and not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_UI:ch_addr_4\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_UI:ch_addr_5\ and \ADC_UI:AMuxHw_2_Decoder_old_id_5\));

\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_5\ and \ADC_UI:ch_addr_4\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_4\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_5\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_3\ and \ADC_UI:ch_addr_3\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_5\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_4\ and \ADC_UI:ch_addr_4\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_5\ and \ADC_UI:ch_addr_5\));

\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_UI:ch_addr_2\ and not \ADC_UI:ch_addr_1\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_UI:ch_addr_1\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_UI:ch_addr_2\ and not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_UI:ch_addr_0\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_UI:ch_addr_2\ and not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_UI:ch_addr_1\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_UI:ch_addr_2\ and \ADC_UI:AMuxHw_2_Decoder_old_id_2\));

\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_2\ and \ADC_UI:ch_addr_1\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_1\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_2\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_0\ and \ADC_UI:ch_addr_0\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_2\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and not \ADC_UI:AMuxHw_2_Decoder_old_id_1\ and \ADC_UI:ch_addr_1\)
	OR (not \ADC_UI:AMuxHw_2_Decoder_old_id_2\ and \ADC_UI:ch_addr_2\));

\TIMER_UI:TimerUDB:status_tc\ <= ((\TIMER_UI:TimerUDB:control_7\ and \TIMER_UI:TimerUDB:per_zero\));

Net_625 <= (not \UART_MIDITX:BUART:txn\);

\UART_MIDITX:BUART:counter_load_not\ <= ((not \UART_MIDITX:BUART:tx_bitclk_enable_pre\ and \UART_MIDITX:BUART:tx_state_2\)
	OR \UART_MIDITX:BUART:tx_state_0\
	OR \UART_MIDITX:BUART:tx_state_1\);

\UART_MIDITX:BUART:tx_status_0\ <= ((not \UART_MIDITX:BUART:tx_state_1\ and not \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_bitclk_enable_pre\ and \UART_MIDITX:BUART:tx_fifo_empty\ and \UART_MIDITX:BUART:tx_state_2\));

\UART_MIDITX:BUART:tx_status_2\ <= (not \UART_MIDITX:BUART:tx_fifo_notfull\);

Net_627D <= ((not \UART_MIDITX:BUART:reset_reg\ and \UART_MIDITX:BUART:tx_state_2\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and \UART_MIDITX:BUART:tx_state_0\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and \UART_MIDITX:BUART:tx_state_1\));

\UART_MIDITX:BUART:tx_bitclk\\D\ <= ((not \UART_MIDITX:BUART:tx_state_2\ and \UART_MIDITX:BUART:tx_bitclk_enable_pre\)
	OR (\UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_bitclk_enable_pre\)
	OR (\UART_MIDITX:BUART:tx_state_1\ and \UART_MIDITX:BUART:tx_bitclk_enable_pre\));

\UART_MIDITX:BUART:tx_mark\\D\ <= ((not \UART_MIDITX:BUART:reset_reg\ and \UART_MIDITX:BUART:tx_mark\));

\UART_MIDITX:BUART:tx_state_2\\D\ <= ((not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_2\ and \UART_MIDITX:BUART:tx_state_1\ and \UART_MIDITX:BUART:tx_counter_dp\ and \UART_MIDITX:BUART:tx_bitclk\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_2\ and \UART_MIDITX:BUART:tx_state_1\ and \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_bitclk\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_1\ and \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_state_2\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_state_1\ and \UART_MIDITX:BUART:tx_state_2\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_bitclk_enable_pre\ and \UART_MIDITX:BUART:tx_state_2\));

\UART_MIDITX:BUART:tx_state_1\\D\ <= ((not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_1\ and not \UART_MIDITX:BUART:tx_state_2\ and \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_bitclk\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_2\ and not \UART_MIDITX:BUART:tx_bitclk\ and \UART_MIDITX:BUART:tx_state_1\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_bitclk_enable_pre\ and \UART_MIDITX:BUART:tx_state_1\ and \UART_MIDITX:BUART:tx_state_2\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_0\ and not \UART_MIDITX:BUART:tx_counter_dp\ and \UART_MIDITX:BUART:tx_state_1\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_state_1\ and \UART_MIDITX:BUART:tx_state_2\));

\UART_MIDITX:BUART:tx_state_0\\D\ <= ((not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_1\ and not \UART_MIDITX:BUART:tx_fifo_empty\ and \UART_MIDITX:BUART:tx_bitclk_enable_pre\ and \UART_MIDITX:BUART:tx_state_2\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_1\ and not \UART_MIDITX:BUART:tx_state_0\ and not \UART_MIDITX:BUART:tx_fifo_empty\ and not \UART_MIDITX:BUART:tx_state_2\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_bitclk_enable_pre\ and \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_state_2\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_2\ and not \UART_MIDITX:BUART:tx_bitclk\ and \UART_MIDITX:BUART:tx_state_0\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_fifo_empty\ and \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_state_2\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_1\ and \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_state_2\));

\UART_MIDITX:BUART:txn\\D\ <= ((not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_0\ and not \UART_MIDITX:BUART:tx_shift_out\ and not \UART_MIDITX:BUART:tx_state_2\ and not \UART_MIDITX:BUART:tx_counter_dp\ and \UART_MIDITX:BUART:tx_state_1\ and \UART_MIDITX:BUART:tx_bitclk\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_1\ and not \UART_MIDITX:BUART:tx_state_2\ and not \UART_MIDITX:BUART:tx_bitclk\ and \UART_MIDITX:BUART:tx_state_0\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_state_1\ and not \UART_MIDITX:BUART:tx_shift_out\ and not \UART_MIDITX:BUART:tx_state_2\ and \UART_MIDITX:BUART:tx_state_0\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and not \UART_MIDITX:BUART:tx_bitclk\ and \UART_MIDITX:BUART:txn\ and \UART_MIDITX:BUART:tx_state_1\)
	OR (not \UART_MIDITX:BUART:reset_reg\ and \UART_MIDITX:BUART:txn\ and \UART_MIDITX:BUART:tx_state_2\));

\UART_MIDITX:BUART:tx_parity_bit\\D\ <= ((not \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:txn\ and \UART_MIDITX:BUART:tx_parity_bit\)
	OR (not \UART_MIDITX:BUART:tx_state_1\ and not \UART_MIDITX:BUART:tx_state_0\ and \UART_MIDITX:BUART:tx_parity_bit\)
	OR \UART_MIDITX:BUART:tx_parity_bit\);

Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2e68d1df-6641-4bf8-a03c-c58315cb3a07",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_670,
		dig_domain_out=>open);
\MIDI1_UART:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_678);
\MIDI1_UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_679);
\MIDI1_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_687,
		enable=>one,
		clock_out=>\MIDI1_UART:BUART:clock_op\);
\MIDI1_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		cs_addr=>(\MIDI1_UART:BUART:tx_state_1\, \MIDI1_UART:BUART:tx_state_0\, \MIDI1_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\MIDI1_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\MIDI1_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\MIDI1_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \MIDI1_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\MIDI1_UART:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\MIDI1_UART:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\MIDI1_UART:BUART:sc_out_7\, \MIDI1_UART:BUART:sc_out_6\, \MIDI1_UART:BUART:sc_out_5\, \MIDI1_UART:BUART:sc_out_4\,
			\MIDI1_UART:BUART:sc_out_3\, \MIDI1_UART:BUART:sc_out_2\, \MIDI1_UART:BUART:sc_out_1\, \MIDI1_UART:BUART:sc_out_0\));
\MIDI1_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clock=>\MIDI1_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \MIDI1_UART:BUART:tx_fifo_notfull\,
			\MIDI1_UART:BUART:tx_status_2\, \MIDI1_UART:BUART:tx_fifo_empty\, \MIDI1_UART:BUART:tx_status_0\),
		interrupt=>Net_678);
\MIDI1_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		cs_addr=>(\MIDI1_UART:BUART:rx_state_1\, \MIDI1_UART:BUART:rx_state_0\, \MIDI1_UART:BUART:rx_bitclk_enable\),
		route_si=>Net_86,
		route_ci=>zero,
		f0_load=>\MIDI1_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\MIDI1_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\MIDI1_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\MIDI1_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\MIDI1_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\MIDI1_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\MIDI1_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\MIDI1_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MIDI1_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\MIDI1_UART:BUART:clock_op\,
		reset=>\MIDI1_UART:BUART:reset_reg\,
		load=>\MIDI1_UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN3_6, MODIN3_5, MODIN3_4, MODIN3_3,
			\MIDI1_UART:BUART:rx_count_2\, \MIDI1_UART:BUART:rx_count_1\, \MIDI1_UART:BUART:rx_count_0\),
		tc=>\MIDI1_UART:BUART:rx_count7_tc\);
\MIDI1_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clock=>\MIDI1_UART:BUART:clock_op\,
		status=>(zero, \MIDI1_UART:BUART:rx_status_5\, \MIDI1_UART:BUART:rx_status_4\, \MIDI1_UART:BUART:rx_status_3\,
			\MIDI1_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_679);
\MIDI2_UART:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_332);
\MIDI2_UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_333);
\MIDI2_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_687,
		enable=>one,
		clock_out=>\MIDI2_UART:BUART:clock_op\);
\MIDI2_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\MIDI2_UART:BUART:reset_reg\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		cs_addr=>(\MIDI2_UART:BUART:tx_state_1\, \MIDI2_UART:BUART:tx_state_0\, \MIDI2_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\MIDI2_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\MIDI2_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\MIDI2_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\MIDI2_UART:BUART:reset_reg\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \MIDI2_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\MIDI2_UART:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\MIDI2_UART:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\MIDI2_UART:BUART:sc_out_7\, \MIDI2_UART:BUART:sc_out_6\, \MIDI2_UART:BUART:sc_out_5\, \MIDI2_UART:BUART:sc_out_4\,
			\MIDI2_UART:BUART:sc_out_3\, \MIDI2_UART:BUART:sc_out_2\, \MIDI2_UART:BUART:sc_out_1\, \MIDI2_UART:BUART:sc_out_0\));
\MIDI2_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\MIDI2_UART:BUART:reset_reg\,
		clock=>\MIDI2_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \MIDI2_UART:BUART:tx_fifo_notfull\,
			\MIDI2_UART:BUART:tx_status_2\, \MIDI2_UART:BUART:tx_fifo_empty\, \MIDI2_UART:BUART:tx_status_0\),
		interrupt=>Net_332);
\MIDI2_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000000011111000000001111111100011111101000000110001001000001110000000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\MIDI2_UART:BUART:reset_reg\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		cs_addr=>(\MIDI2_UART:BUART:rx_state_1\, \MIDI2_UART:BUART:rx_state_0\, \MIDI2_UART:BUART:rx_bitclk_enable\),
		route_si=>Net_693,
		route_ci=>zero,
		f0_load=>\MIDI2_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\MIDI2_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\MIDI2_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\MIDI2_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\MIDI2_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\MIDI2_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\MIDI2_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\MIDI2_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MIDI2_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\MIDI2_UART:BUART:clock_op\,
		reset=>\MIDI2_UART:BUART:reset_reg\,
		load=>\MIDI2_UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\MIDI2_UART:BUART:rx_count_6\, \MIDI2_UART:BUART:rx_count_5\, \MIDI2_UART:BUART:rx_count_4\, \MIDI2_UART:BUART:rx_count_3\,
			\MIDI2_UART:BUART:rx_count_2\, \MIDI2_UART:BUART:rx_count_1\, \MIDI2_UART:BUART:rx_count_0\),
		tc=>\MIDI2_UART:BUART:rx_count7_tc\);
\MIDI2_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\MIDI2_UART:BUART:reset_reg\,
		clock=>\MIDI2_UART:BUART:clock_op\,
		status=>(zero, \MIDI2_UART:BUART:rx_status_5\, \MIDI2_UART:BUART:rx_status_4\, \MIDI2_UART:BUART:rx_status_3\,
			\MIDI2_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_333);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cae5798c-7ee3-44d1-9fb6-9cadf8f651f4",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_687,
		dig_domain_out=>open);
\USB:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:ept_int_0\);
\USB:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:Net_81\);
\USB:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:Net_79\);
\USB:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:ept_int_2\);
\USB:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:ept_int_1\);
\USB:Clock_vbus\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"207de35d-96fa-4d9c-93e8-b56a5d18b7b9/03f503a7-085a-4304-b786-de885b1c2f21",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\USB:Net_1784\,
		dig_domain_out=>open);
\USB:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:Net_1010\);
\USB:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"207de35d-96fa-4d9c-93e8-b56a5d18b7b9/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USB:tmpFB_0__Dm_net_0\),
		analog=>\USB:Net_597\,
		io=>(\USB:tmpIO_0__Dm_net_0\),
		siovref=>(\USB:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USB:tmpINTERRUPT_0__Dm_net_0\);
\USB:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"207de35d-96fa-4d9c-93e8-b56a5d18b7b9/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USB:tmpFB_0__Dp_net_0\),
		analog=>\USB:Net_1000\,
		io=>(\USB:tmpIO_0__Dp_net_0\),
		siovref=>(\USB:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USB:Net_1010\);
\USB:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USB:Net_1000\,
		dm=>\USB:Net_597\,
		sof_int=>Net_339,
		arb_int=>\USB:Net_79\,
		usb_int=>\USB:Net_81\,
		ept_int=>(\USB:ept_int_8\, \USB:ept_int_7\, \USB:ept_int_6\, \USB:ept_int_5\,
			\USB:ept_int_4\, \USB:ept_int_3\, \USB:ept_int_2\, \USB:ept_int_1\,
			\USB:ept_int_0\),
		ord_int=>\USB:Net_95\,
		dma_req=>(\USB:dma_req_7\, \USB:dma_req_6\, \USB:dma_req_5\, \USB:dma_req_4\,
			\USB:dma_req_3\, \USB:dma_req_2\, \USB:dma_req_1\, \USB:dma_req_0\),
		dma_termin=>\USB:Net_824\);
\USB:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_339);
\ADC_MIC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_MIC:Net_248\,
		signal2=>\ADC_MIC:Net_233\);
\ADC_MIC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_481);
\ADC_MIC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cf9e3160-8489-49d3-af75-1fdb76893283/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"976562500",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_MIC:Net_376\,
		dig_domain_out=>open);
\ADC_MIC:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_661,
		vminus=>\ADC_MIC:Net_126\,
		ext_pin=>\ADC_MIC:Net_215\,
		vrefhi_out=>\ADC_MIC:Net_257\,
		vref=>\ADC_MIC:Net_248\,
		clock=>\ADC_MIC:Net_376\,
		pump_clock=>\ADC_MIC:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_MIC:Net_252\,
		next_out=>Net_484,
		data_out=>(\ADC_MIC:Net_207_11\, \ADC_MIC:Net_207_10\, \ADC_MIC:Net_207_9\, \ADC_MIC:Net_207_8\,
			\ADC_MIC:Net_207_7\, \ADC_MIC:Net_207_6\, \ADC_MIC:Net_207_5\, \ADC_MIC:Net_207_4\,
			\ADC_MIC:Net_207_3\, \ADC_MIC:Net_207_2\, \ADC_MIC:Net_207_1\, \ADC_MIC:Net_207_0\),
		eof_udb=>Net_481);
\ADC_MIC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_MIC:Net_215\,
		signal2=>\ADC_MIC:Net_209\);
\ADC_MIC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_MIC:Net_126\,
		signal2=>Net_662);
\ADC_MIC:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_MIC:Net_209\);
\ADC_MIC:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_MIC:Net_233\);
\ADC_MIC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_MIC:Net_257\,
		signal2=>\ADC_MIC:Net_255\);
\ADC_MIC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_MIC:Net_255\);
\ADC_MIC:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_MIC:Net_368\);
MIC_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__MIC_IN_net_0),
		analog=>Net_661,
		io=>(tmpIO_0__MIC_IN_net_0),
		siovref=>(tmpSIOVREF__MIC_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MIC_IN_net_0);
MIC_GND:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5567d7e3-1ab7-477a-bfa9-ba4f7b7305bc",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__MIC_GND_net_0),
		analog=>Net_662,
		io=>(tmpIO_0__MIC_GND_net_0),
		siovref=>(tmpSIOVREF__MIC_GND_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MIC_GND_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\TIMER_SAMPLERATE:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\);
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\TIMER_SAMPLERATE:TimerUDB:Clk_Ctl_i\);
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TIMER_SAMPLERATE:TimerUDB:Clk_Ctl_i\,
		control=>(\TIMER_SAMPLERATE:TimerUDB:control_7\, \TIMER_SAMPLERATE:TimerUDB:control_6\, \TIMER_SAMPLERATE:TimerUDB:control_5\, \TIMER_SAMPLERATE:TimerUDB:control_4\,
			\TIMER_SAMPLERATE:TimerUDB:control_3\, \TIMER_SAMPLERATE:TimerUDB:control_2\, \TIMER_SAMPLERATE:TimerUDB:control_1\, \TIMER_SAMPLERATE:TimerUDB:control_0\));
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \TIMER_SAMPLERATE:TimerUDB:status_3\,
			\TIMER_SAMPLERATE:TimerUDB:status_2\, zero, \TIMER_SAMPLERATE:TimerUDB:status_tc\),
		interrupt=>Net_489);
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TIMER_SAMPLERATE:TimerUDB:control_7\, \TIMER_SAMPLERATE:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TIMER_SAMPLERATE:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TIMER_SAMPLERATE:TimerUDB:nc6\,
		f0_blk_stat=>\TIMER_SAMPLERATE:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TIMER_SAMPLERATE:TimerUDB:control_7\, \TIMER_SAMPLERATE:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TIMER_SAMPLERATE:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TIMER_SAMPLERATE:TimerUDB:nc5\,
		f0_blk_stat=>\TIMER_SAMPLERATE:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry0\,
		co=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry1\,
		sir=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap0_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TIMER_SAMPLERATE:TimerUDB:control_7\, \TIMER_SAMPLERATE:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TIMER_SAMPLERATE:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TIMER_SAMPLERATE:TimerUDB:status_3\,
		f0_blk_stat=>\TIMER_SAMPLERATE:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap1_1\, \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_489);
\ADC_UI:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1167, Net_1166, Net_1165, Net_1164,
			Net_1163, Net_1162, Net_1161, Net_1160,
			Net_1159, Net_1158, Net_1157, Net_1156,
			Net_1155, Net_1154, Net_1153, Net_1152,
			Net_1151, Net_1149, Net_1147, Net_1146,
			Net_1144, Net_1142, Net_1141, Net_1139,
			Net_1137, Net_1136, Net_1134, Net_1132,
			Net_1131, Net_1129, Net_1127, Net_1126,
			Net_1124, Net_1122, Net_1121, Net_1119,
			Net_1117, Net_1116, Net_1114, Net_1112,
			Net_1111, Net_1109, Net_1107, Net_1106,
			Net_1104, Net_1102, Net_1101, Net_1099,
			Net_1097, Net_1096, Net_1094, Net_1201,
			Net_1091, Net_1089, Net_1087, Net_1086,
			Net_1084, Net_1082, Net_1081, Net_1079,
			Net_751, Net_859, Net_1074, Net_1199),
		hw_ctrl_en=>(\ADC_UI:AMuxHw_2_Decoder_one_hot_63\, \ADC_UI:AMuxHw_2_Decoder_one_hot_62\, \ADC_UI:AMuxHw_2_Decoder_one_hot_61\, \ADC_UI:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_59\, \ADC_UI:AMuxHw_2_Decoder_one_hot_58\, \ADC_UI:AMuxHw_2_Decoder_one_hot_57\, \ADC_UI:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_55\, \ADC_UI:AMuxHw_2_Decoder_one_hot_54\, \ADC_UI:AMuxHw_2_Decoder_one_hot_53\, \ADC_UI:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_51\, \ADC_UI:AMuxHw_2_Decoder_one_hot_50\, \ADC_UI:AMuxHw_2_Decoder_one_hot_49\, \ADC_UI:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_47\, \ADC_UI:AMuxHw_2_Decoder_one_hot_46\, \ADC_UI:AMuxHw_2_Decoder_one_hot_45\, \ADC_UI:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_43\, \ADC_UI:AMuxHw_2_Decoder_one_hot_42\, \ADC_UI:AMuxHw_2_Decoder_one_hot_41\, \ADC_UI:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_39\, \ADC_UI:AMuxHw_2_Decoder_one_hot_38\, \ADC_UI:AMuxHw_2_Decoder_one_hot_37\, \ADC_UI:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_35\, \ADC_UI:AMuxHw_2_Decoder_one_hot_34\, \ADC_UI:AMuxHw_2_Decoder_one_hot_33\, \ADC_UI:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_31\, \ADC_UI:AMuxHw_2_Decoder_one_hot_30\, \ADC_UI:AMuxHw_2_Decoder_one_hot_29\, \ADC_UI:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_27\, \ADC_UI:AMuxHw_2_Decoder_one_hot_26\, \ADC_UI:AMuxHw_2_Decoder_one_hot_25\, \ADC_UI:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_23\, \ADC_UI:AMuxHw_2_Decoder_one_hot_22\, \ADC_UI:AMuxHw_2_Decoder_one_hot_21\, \ADC_UI:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_19\, \ADC_UI:AMuxHw_2_Decoder_one_hot_18\, \ADC_UI:AMuxHw_2_Decoder_one_hot_17\, \ADC_UI:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_15\, \ADC_UI:AMuxHw_2_Decoder_one_hot_14\, \ADC_UI:AMuxHw_2_Decoder_one_hot_13\, \ADC_UI:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_11\, \ADC_UI:AMuxHw_2_Decoder_one_hot_10\, \ADC_UI:AMuxHw_2_Decoder_one_hot_9\, \ADC_UI:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_7\, \ADC_UI:AMuxHw_2_Decoder_one_hot_6\, \ADC_UI:AMuxHw_2_Decoder_one_hot_5\, \ADC_UI:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_UI:AMuxHw_2_Decoder_one_hot_3\, \ADC_UI:AMuxHw_2_Decoder_one_hot_2\, \ADC_UI:AMuxHw_2_Decoder_one_hot_1\, \ADC_UI:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_UI:V_single\);
\ADC_UI:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_UI:SAR:Net_248\,
		signal2=>\ADC_UI:SAR:Net_235\);
\ADC_UI:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_UI:Net_2803\,
		vminus=>\ADC_UI:SAR:Net_126\,
		ext_pin=>\ADC_UI:SAR:Net_215\,
		vrefhi_out=>\ADC_UI:SAR:Net_257\,
		vref=>\ADC_UI:SAR:Net_248\,
		clock=>\ADC_UI:clock\,
		pump_clock=>\ADC_UI:clock\,
		sof_udb=>\ADC_UI:soc_out\,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_UI:SAR:Net_252\,
		next_out=>Net_1071,
		data_out=>(\ADC_UI:SAR:Net_207_11\, \ADC_UI:SAR:Net_207_10\, \ADC_UI:SAR:Net_207_9\, \ADC_UI:SAR:Net_207_8\,
			\ADC_UI:SAR:Net_207_7\, \ADC_UI:SAR:Net_207_6\, \ADC_UI:SAR:Net_207_5\, \ADC_UI:SAR:Net_207_4\,
			\ADC_UI:SAR:Net_207_3\, \ADC_UI:SAR:Net_207_2\, \ADC_UI:SAR:Net_207_1\, \ADC_UI:SAR:Net_207_0\),
		eof_udb=>\ADC_UI:Net_3830\);
\ADC_UI:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_UI:SAR:Net_215\,
		signal2=>\ADC_UI:SAR:Net_209\);
\ADC_UI:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_UI:SAR:Net_126\,
		signal2=>\ADC_UI:SAR:Net_149\);
\ADC_UI:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_UI:SAR:Net_209\);
\ADC_UI:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_UI:SAR:Net_257\,
		signal2=>\ADC_UI:SAR:Net_149\);
\ADC_UI:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_UI:SAR:Net_255\);
\ADC_UI:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_UI:SAR:Net_235\);
\ADC_UI:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_UI:SAR:Net_368\);
\ADC_UI:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_UI:Net_2803\,
		signal2=>\ADC_UI:V_single\);
\ADC_UI:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_UI:clock\,
		enable=>\ADC_UI:bSAR_SEQ:enable\,
		clock_out=>\ADC_UI:bSAR_SEQ:clk_fin\);
\ADC_UI:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_UI:clock\,
		enable=>one,
		clock_out=>\ADC_UI:bSAR_SEQ:clk_ctrl\);
\ADC_UI:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_UI:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_UI:bSAR_SEQ:control_7\, \ADC_UI:bSAR_SEQ:control_6\, \ADC_UI:bSAR_SEQ:control_5\, \ADC_UI:bSAR_SEQ:control_4\,
			\ADC_UI:bSAR_SEQ:control_3\, \ADC_UI:bSAR_SEQ:sw_soc\, \ADC_UI:bSAR_SEQ:load_period\, \ADC_UI:bSAR_SEQ:enable\));
\ADC_UI:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000011",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_UI:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_UI:bSAR_SEQ:load_period\,
		enable=>\ADC_UI:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_UI:bSAR_SEQ:count_6\, \ADC_UI:ch_addr_5\, \ADC_UI:ch_addr_4\, \ADC_UI:ch_addr_3\,
			\ADC_UI:ch_addr_2\, \ADC_UI:ch_addr_1\, \ADC_UI:ch_addr_0\),
		tc=>\ADC_UI:bSAR_SEQ:cnt_tc\);
\ADC_UI:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_UI:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_1072));
\ADC_UI:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5dcda39c-23eb-4e33-bf74-01657d713b5a/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"999992000.064",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_UI:clock\,
		dig_domain_out=>open);
\ADC_UI:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_UI:Net_3830\,
		trq=>zero,
		nrq=>\ADC_UI:Net_3698\);
\ADC_UI:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_UI:Net_3698\,
		trq=>zero,
		nrq=>\ADC_UI:nrq\);
\ADC_UI:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5dcda39c-23eb-4e33-bf74-01657d713b5a/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_UI:Net_3710\,
		dig_domain_out=>open);
\ADC_UI:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1072);
\ADC_UI:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_UI:Net_3710\,
		sc_in=>\ADC_UI:nrq\,
		sc_out=>\ADC_UI:Net_3935\);
\ADC_UI:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_UI:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_UI:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_UI:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_UI:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_UI:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_UI:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_UI:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_UI:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_UI:MODULE_1:g1:a0:gx:u0:gti_0\);
\TIMER_UI:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_604,
		enable=>one,
		clock_out=>\TIMER_UI:TimerUDB:ClockOutFromEnBlock\);
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_604,
		enable=>one,
		clock_out=>\TIMER_UI:TimerUDB:Clk_Ctl_i\);
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TIMER_UI:TimerUDB:Clk_Ctl_i\,
		control=>(\TIMER_UI:TimerUDB:control_7\, \TIMER_UI:TimerUDB:control_6\, \TIMER_UI:TimerUDB:control_5\, \TIMER_UI:TimerUDB:control_4\,
			\TIMER_UI:TimerUDB:control_3\, \TIMER_UI:TimerUDB:control_2\, \TIMER_UI:TimerUDB:control_1\, \TIMER_UI:TimerUDB:control_0\));
\TIMER_UI:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\TIMER_UI:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \TIMER_UI:TimerUDB:status_3\,
			\TIMER_UI:TimerUDB:status_2\, zero, \TIMER_UI:TimerUDB:status_tc\),
		interrupt=>Net_606);
\TIMER_UI:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TIMER_UI:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TIMER_UI:TimerUDB:control_7\, \TIMER_UI:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TIMER_UI:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TIMER_UI:TimerUDB:nc6\,
		f0_blk_stat=>\TIMER_UI:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TIMER_UI:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\TIMER_UI:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\TIMER_UI:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\TIMER_UI:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cap0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\TIMER_UI:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TIMER_UI:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TIMER_UI:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TIMER_UI:TimerUDB:control_7\, \TIMER_UI:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TIMER_UI:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TIMER_UI:TimerUDB:nc5\,
		f0_blk_stat=>\TIMER_UI:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TIMER_UI:TimerUDB:sT24:timerdp:carry0\,
		co=>\TIMER_UI:TimerUDB:sT24:timerdp:carry1\,
		sir=>\TIMER_UI:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\TIMER_UI:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\TIMER_UI:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\TIMER_UI:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\TIMER_UI:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\TIMER_UI:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\TIMER_UI:TimerUDB:sT24:timerdp:cap0_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\TIMER_UI:TimerUDB:sT24:timerdp:cap1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\TIMER_UI:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\TIMER_UI:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TIMER_UI:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TIMER_UI:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TIMER_UI:TimerUDB:control_7\, \TIMER_UI:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TIMER_UI:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TIMER_UI:TimerUDB:status_3\,
		f0_blk_stat=>\TIMER_UI:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TIMER_UI:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\TIMER_UI:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\TIMER_UI:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TIMER_UI:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\TIMER_UI:TimerUDB:sT24:timerdp:cap1_1\, \TIMER_UI:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\TIMER_UI:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
UI_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_606);
POT_IN_KEY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"71dd4ef3-2a4f-4ad3-82e1-38853e4970bd",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__POT_IN_KEY_net_0),
		analog=>Net_1199,
		io=>(tmpIO_0__POT_IN_KEY_net_0),
		siovref=>(tmpSIOVREF__POT_IN_KEY_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POT_IN_KEY_net_0);
POT_IN_SCALE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ac4bf09e-d383-4086-aeca-f8afd3f4fa46",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__POT_IN_SCALE_net_0),
		analog=>Net_1074,
		io=>(tmpIO_0__POT_IN_SCALE_net_0),
		siovref=>(tmpSIOVREF__POT_IN_SCALE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POT_IN_SCALE_net_0);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d6cb6fcf-61d6-4c1b-9874-4a9487ec4f9d",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_604,
		dig_domain_out=>open);
\UART_MIDITX:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_670,
		enable=>one,
		clock_out=>\UART_MIDITX:BUART:clock_op\);
\UART_MIDITX:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MIDITX:BUART:reset_reg\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		cs_addr=>(\UART_MIDITX:BUART:tx_state_1\, \UART_MIDITX:BUART:tx_state_0\, \UART_MIDITX:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_MIDITX:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_MIDITX:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_MIDITX:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_MIDITX:BUART:reset_reg\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_MIDITX:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_MIDITX:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_MIDITX:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_MIDITX:BUART:sc_out_7\, \UART_MIDITX:BUART:sc_out_6\, \UART_MIDITX:BUART:sc_out_5\, \UART_MIDITX:BUART:sc_out_4\,
			\UART_MIDITX:BUART:sc_out_3\, \UART_MIDITX:BUART:sc_out_2\, \UART_MIDITX:BUART:sc_out_1\, \UART_MIDITX:BUART:sc_out_0\));
\UART_MIDITX:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_MIDITX:BUART:reset_reg\,
		clock=>\UART_MIDITX:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_MIDITX:BUART:tx_fifo_notfull\,
			\UART_MIDITX:BUART:tx_status_2\, \UART_MIDITX:BUART:tx_fifo_empty\, \UART_MIDITX:BUART:tx_status_0\),
		interrupt=>\UART_MIDITX:BUART:tx_interrupt_out\);
MIDI_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2c4bda81-76b8-44ec-a3d6-d700969c0634",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_625,
		fb=>(tmpFB_0__MIDI_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__MIDI_OUT_net_0),
		siovref=>(tmpSIOVREF__MIDI_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MIDI_OUT_net_0);
SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_34,
		siovref=>(tmpSIOVREF__SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_net_0);
SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_35,
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
\I2C_CharLCD:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_CharLCD:Net_697\);
\I2C_CharLCD:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_CharLCD:bus_clk\,
		scl_in=>\I2C_CharLCD:Net_1109_0\,
		sda_in=>\I2C_CharLCD:Net_1109_1\,
		scl_out=>\I2C_CharLCD:Net_643_0\,
		sda_out=>\I2C_CharLCD:sda_x_wire\,
		interrupt=>\I2C_CharLCD:Net_697\);
\I2C_CharLCD:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c821e721-680c-4376-b857-e4a6ce23cab9/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_CharLCD:bus_clk\,
		dig_domain_out=>open);
\I2C_CharLCD:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_CharLCD:Net_643_0\,
		oe=>one,
		y=>Net_35,
		yfb=>\I2C_CharLCD:Net_1109_0\);
\I2C_CharLCD:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_CharLCD:sda_x_wire\,
		oe=>one,
		y=>Net_34,
		yfb=>\I2C_CharLCD:Net_1109_1\);
POT_IN_HYST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8bd0dc7d-1d3d-40c0-99ce-e50afded5752",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__POT_IN_HYST_net_0),
		analog=>Net_859,
		io=>(tmpIO_0__POT_IN_HYST_net_0),
		siovref=>(tmpSIOVREF__POT_IN_HYST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POT_IN_HYST_net_0);
POT_IN_VELO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04efcde6-3675-4063-973d-762226039b95",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__POT_IN_VELO_net_0),
		analog=>Net_751,
		io=>(tmpIO_0__POT_IN_VELO_net_0),
		siovref=>(tmpSIOVREF__POT_IN_VELO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POT_IN_VELO_net_0);
\MIDI1_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:reset_reg\);
\MIDI1_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:txn\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:txn\);
\MIDI1_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_state_1\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_state_1\);
\MIDI1_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_state_0\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_state_0\);
\MIDI1_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_state_2\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_state_2\);
\MIDI1_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_bitclk_enable_pre\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_bitclk\);
Net_676:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>Net_676);
\MIDI1_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_ctrl_mark_last\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_ctrl_mark_last\);
\MIDI1_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_mark\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_mark\);
\MIDI1_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_parity_bit\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_parity_bit\);
\MIDI1_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_1\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_1\);
\MIDI1_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_0\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_0\);
\MIDI1_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_load_fifo\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_load_fifo\);
\MIDI1_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_3\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_3\);
\MIDI1_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_2\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_2\);
\MIDI1_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_bitclk_pre\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_bitclk_enable\);
\MIDI1_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_stop1_reg\);
\MIDI1_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_markspace_status\);
\MIDI1_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_status_2\);
\MIDI1_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_status_3\);
\MIDI1_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_addr_match_status\);
\MIDI1_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_markspace_pre\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_markspace_pre\);
\MIDI1_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_parity_error_pre\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_parity_error_pre\);
\MIDI1_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_break_status\);
\MIDI1_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_address_detected\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_address_detected\);
\MIDI1_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_last\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_last\);
\MIDI1_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_parity_bit\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_parity_bit\);
\MIDI2_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:reset_reg\);
\MIDI2_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:txn\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:txn\);
\MIDI2_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:tx_state_1\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:tx_state_1\);
\MIDI2_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:tx_state_0\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:tx_state_0\);
\MIDI2_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:tx_state_2\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:tx_state_2\);
\MIDI2_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:tx_bitclk_enable_pre\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:tx_bitclk\);
Net_330:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>Net_330);
\MIDI2_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:tx_ctrl_mark_last\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:tx_ctrl_mark_last\);
\MIDI2_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:tx_mark\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:tx_mark\);
\MIDI2_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:tx_parity_bit\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:tx_parity_bit\);
\MIDI2_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_state_1\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_state_1\);
\MIDI2_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_state_0\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_state_0\);
\MIDI2_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_load_fifo\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_load_fifo\);
\MIDI2_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_state_3\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_state_3\);
\MIDI2_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_state_2\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_state_2\);
\MIDI2_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_bitclk_pre\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_bitclk_enable\);
\MIDI2_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_state_stop1_reg\);
\MIDI2_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_markspace_status\);
\MIDI2_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_status_2\);
\MIDI2_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_status_3\);
\MIDI2_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_addr_match_status\);
\MIDI2_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_markspace_pre\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_markspace_pre\);
\MIDI2_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_parity_error_pre\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_parity_error_pre\);
\MIDI2_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_break_status\);
\MIDI2_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_address_detected\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_address_detected\);
\MIDI2_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_last\\D\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_last\);
\MIDI2_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\MIDI2_UART:BUART:rx_parity_bit\,
		clk=>\MIDI2_UART:BUART:clock_op\,
		q=>\MIDI2_UART:BUART:rx_parity_bit\);
\TIMER_SAMPLERATE:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\,
		q=>\TIMER_SAMPLERATE:TimerUDB:capture_last\);
\TIMER_SAMPLERATE:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\TIMER_SAMPLERATE:TimerUDB:status_tc\,
		clk=>\TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\,
		q=>\TIMER_SAMPLERATE:TimerUDB:tc_reg_i\);
\TIMER_SAMPLERATE:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\TIMER_SAMPLERATE:TimerUDB:control_7\,
		clk=>\TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\,
		q=>\TIMER_SAMPLERATE:TimerUDB:hwEnable_reg\);
\TIMER_SAMPLERATE:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TIMER_SAMPLERATE:TimerUDB:ClockOutFromEnBlock\,
		q=>\TIMER_SAMPLERATE:TimerUDB:capture_out_reg_i\);
\ADC_UI:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_UI:ch_addr_5\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_old_id_5\);
\ADC_UI:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_UI:ch_addr_4\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_old_id_4\);
\ADC_UI:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_UI:ch_addr_3\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_old_id_3\);
\ADC_UI:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_UI:ch_addr_2\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_old_id_2\);
\ADC_UI:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_UI:ch_addr_1\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_old_id_1\);
\ADC_UI:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_UI:ch_addr_0\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_old_id_0\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_0\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_1\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_2\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_3\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_4\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_5\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_6\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_7\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_8\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_9\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_10\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_11\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_12\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_13\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_14\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_15\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_16\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_17\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_18\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_19\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_20\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_21\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_22\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_23\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_24\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_25\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_26\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_27\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_28\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_29\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_30\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_31\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_32\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_33\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_34\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_35\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_36\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_37\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_38\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_39\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_40\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_41\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_42\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_43\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_44\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_45\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_46\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_47\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_48\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_49\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_50\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_51\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_52\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_53\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_54\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_55\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_56\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_57\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_58\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_59\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_60\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_61\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_62\);
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_UI:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_UI:clock\,
		q=>\ADC_UI:AMuxHw_2_Decoder_one_hot_63\);
\ADC_UI:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_UI:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_UI:bSAR_SEQ:clk_fin\,
		q=>Net_1072);
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_UI:Net_3710\,
		q=>\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_UI:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_UI:bSAR_SEQ:clk_fin\,
		q=>\ADC_UI:bSAR_SEQ:nrq_reg\);
\ADC_UI:bSAR_SEQ:state_0\:cy_dff
	PORT MAP(d=>\ADC_UI:bSAR_SEQ:state_0\\D\,
		clk=>\ADC_UI:bSAR_SEQ:clk_fin\,
		q=>\ADC_UI:soc_out\);
\ADC_UI:bSAR_SEQ:soc_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ADC_UI:bSAR_SEQ:clk_fin\,
		q=>\ADC_UI:bSAR_SEQ:soc_reg\);
\ADC_UI:bSAR_SEQ:soc_edge_detect_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ADC_UI:bSAR_SEQ:clk_fin\,
		q=>\ADC_UI:bSAR_SEQ:soc_edge_detect_reg\);
\ADC_UI:bSAR_SEQ:state_2\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ADC_UI:bSAR_SEQ:clk_fin\,
		q=>\ADC_UI:bSAR_SEQ:state_2\);
\ADC_UI:bSAR_SEQ:state_1\:cy_dff
	PORT MAP(d=>\ADC_UI:bSAR_SEQ:state_1\\D\,
		clk=>\ADC_UI:bSAR_SEQ:clk_fin\,
		q=>\ADC_UI:bSAR_SEQ:state_1\);
\TIMER_UI:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TIMER_UI:TimerUDB:ClockOutFromEnBlock\,
		q=>\TIMER_UI:TimerUDB:capture_last\);
\TIMER_UI:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\TIMER_UI:TimerUDB:status_tc\,
		clk=>\TIMER_UI:TimerUDB:ClockOutFromEnBlock\,
		q=>\TIMER_UI:TimerUDB:tc_reg_i\);
\TIMER_UI:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\TIMER_UI:TimerUDB:control_7\,
		clk=>\TIMER_UI:TimerUDB:ClockOutFromEnBlock\,
		q=>\TIMER_UI:TimerUDB:hwEnable_reg\);
\TIMER_UI:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TIMER_UI:TimerUDB:ClockOutFromEnBlock\,
		q=>\TIMER_UI:TimerUDB:capture_out_reg_i\);
\UART_MIDITX:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>\UART_MIDITX:BUART:reset_reg\);
\UART_MIDITX:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_MIDITX:BUART:txn\\D\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>\UART_MIDITX:BUART:txn\);
\UART_MIDITX:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_MIDITX:BUART:tx_state_1\\D\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>\UART_MIDITX:BUART:tx_state_1\);
\UART_MIDITX:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_MIDITX:BUART:tx_state_0\\D\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>\UART_MIDITX:BUART:tx_state_0\);
\UART_MIDITX:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_MIDITX:BUART:tx_state_2\\D\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>\UART_MIDITX:BUART:tx_state_2\);
Net_627:cy_dff
	PORT MAP(d=>Net_627D,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>Net_627);
\UART_MIDITX:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_MIDITX:BUART:tx_bitclk\\D\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>\UART_MIDITX:BUART:tx_bitclk\);
\UART_MIDITX:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_MIDITX:BUART:tx_ctrl_mark_last\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>\UART_MIDITX:BUART:tx_ctrl_mark_last\);
\UART_MIDITX:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_MIDITX:BUART:tx_mark\\D\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>\UART_MIDITX:BUART:tx_mark\);
\UART_MIDITX:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_MIDITX:BUART:tx_parity_bit\\D\,
		clk=>\UART_MIDITX:BUART:clock_op\,
		q=>\UART_MIDITX:BUART:tx_parity_bit\);

END R_T_L;
