Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ae3d7a12ba054ebfa62b3c4a6b936b73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot esfa_test_behav xil_defaultlib.esfa_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.assert
Compiling module xil_defaultlib.updateDesign
Compiling module xil_defaultlib.lookUp
Compiling module xil_defaultlib.encode
Compiling module xil_defaultlib.deleteDesign
Compiling module xil_defaultlib.congrueUpDesign
Compiling module xil_defaultlib.congrueDownDesign
Compiling module xil_defaultlib.markAvailableCell
Compiling module xil_defaultlib.enrank
Compiling module xil_defaultlib.MemoryCell
Compiling module xil_defaultlib.NodeCombinator
Compiling module xil_defaultlib.ESFADesign
Compiling module xil_defaultlib.esfa_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot esfa_test_behav
