#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcfbc80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcfbe10 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xd090b0 .functor NOT 1, L_0xd329b0, C4<0>, C4<0>, C4<0>;
L_0xd32710 .functor XOR 5, L_0xd32540, L_0xd32670, C4<00000>, C4<00000>;
L_0xd328a0 .functor XOR 5, L_0xd32710, L_0xd327d0, C4<00000>, C4<00000>;
v0xd30270_0 .net *"_ivl_10", 4 0, L_0xd327d0;  1 drivers
v0xd30370_0 .net *"_ivl_12", 4 0, L_0xd328a0;  1 drivers
v0xd30450_0 .net *"_ivl_2", 4 0, L_0xd324a0;  1 drivers
v0xd30510_0 .net *"_ivl_4", 4 0, L_0xd32540;  1 drivers
v0xd305f0_0 .net *"_ivl_6", 4 0, L_0xd32670;  1 drivers
v0xd30720_0 .net *"_ivl_8", 4 0, L_0xd32710;  1 drivers
v0xd30800_0 .var "clk", 0 0;
v0xd308a0_0 .net "in", 0 0, v0xd2f280_0;  1 drivers
v0xd30940_0 .net "next_state_dut", 3 0, v0xd2fd40_0;  1 drivers
v0xd30aa0_0 .net "next_state_ref", 3 0, L_0xd31f60;  1 drivers
v0xd30b70_0 .net "out_dut", 0 0, v0xd2fe20_0;  1 drivers
v0xd30c40_0 .net "out_ref", 0 0, L_0xd323a0;  1 drivers
v0xd30d10_0 .net "state", 3 0, v0xd2f420_0;  1 drivers
v0xd30db0_0 .var/2u "stats1", 223 0;
v0xd30e50_0 .var/2u "strobe", 0 0;
v0xd30f10_0 .net "tb_match", 0 0, L_0xd329b0;  1 drivers
v0xd30fe0_0 .net "tb_mismatch", 0 0, L_0xd090b0;  1 drivers
L_0xd324a0 .concat [ 1 4 0 0], L_0xd323a0, L_0xd31f60;
L_0xd32540 .concat [ 1 4 0 0], L_0xd323a0, L_0xd31f60;
L_0xd32670 .concat [ 1 4 0 0], v0xd2fe20_0, v0xd2fd40_0;
L_0xd327d0 .concat [ 1 4 0 0], L_0xd323a0, L_0xd31f60;
L_0xd329b0 .cmp/eeq 5, L_0xd324a0, L_0xd328a0;
S_0xcfbfa0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xcfbe10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0xce61e0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xce6220 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xce6260 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xce62a0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0xceecd0 .functor OR 1, L_0xd311e0, L_0xd31280, C4<0>, C4<0>;
L_0xce4410 .functor NOT 1, v0xd2f280_0, C4<0>, C4<0>, C4<0>;
L_0xcfc950 .functor AND 1, L_0xceecd0, L_0xce4410, C4<1>, C4<1>;
L_0xd0b1e0 .functor OR 1, L_0xd314d0, L_0xd31570, C4<0>, C4<0>;
L_0xd318f0 .functor OR 1, L_0xd0b1e0, L_0xd31740, C4<0>, C4<0>;
L_0xd31a00 .functor AND 1, L_0xd318f0, v0xd2f280_0, C4<1>, C4<1>;
L_0xd31c80 .functor OR 1, L_0xd31b00, L_0xd31be0, C4<0>, C4<0>;
L_0xd31d90 .functor NOT 1, v0xd2f280_0, C4<0>, C4<0>, C4<0>;
L_0xd31e50 .functor AND 1, L_0xd31c80, L_0xd31d90, C4<1>, C4<1>;
L_0xd32230 .functor AND 1, L_0xd32190, v0xd2f280_0, C4<1>, C4<1>;
v0xd09220_0 .net *"_ivl_10", 0 0, L_0xcfc950;  1 drivers
v0xd092c0_0 .net *"_ivl_15", 0 0, L_0xd314d0;  1 drivers
v0xceee40_0 .net *"_ivl_17", 0 0, L_0xd31570;  1 drivers
v0xce4520_0 .net *"_ivl_18", 0 0, L_0xd0b1e0;  1 drivers
v0xce45f0_0 .net *"_ivl_21", 0 0, L_0xd31740;  1 drivers
v0xd2de30_0 .net *"_ivl_22", 0 0, L_0xd318f0;  1 drivers
v0xd2df10_0 .net *"_ivl_24", 0 0, L_0xd31a00;  1 drivers
v0xd2dff0_0 .net *"_ivl_29", 0 0, L_0xd31b00;  1 drivers
v0xd2e0d0_0 .net *"_ivl_3", 0 0, L_0xd311e0;  1 drivers
v0xd2e240_0 .net *"_ivl_31", 0 0, L_0xd31be0;  1 drivers
v0xd2e320_0 .net *"_ivl_32", 0 0, L_0xd31c80;  1 drivers
v0xd2e400_0 .net *"_ivl_34", 0 0, L_0xd31d90;  1 drivers
v0xd2e4e0_0 .net *"_ivl_36", 0 0, L_0xd31e50;  1 drivers
v0xd2e5c0_0 .net *"_ivl_42", 0 0, L_0xd32190;  1 drivers
v0xd2e6a0_0 .net *"_ivl_43", 0 0, L_0xd32230;  1 drivers
v0xd2e780_0 .net *"_ivl_5", 0 0, L_0xd31280;  1 drivers
v0xd2e860_0 .net *"_ivl_6", 0 0, L_0xceecd0;  1 drivers
v0xd2ea50_0 .net *"_ivl_8", 0 0, L_0xce4410;  1 drivers
v0xd2eb30_0 .net "in", 0 0, v0xd2f280_0;  alias, 1 drivers
v0xd2ebf0_0 .net "next_state", 3 0, L_0xd31f60;  alias, 1 drivers
v0xd2ecd0_0 .net "out", 0 0, L_0xd323a0;  alias, 1 drivers
v0xd2ed90_0 .net "state", 3 0, v0xd2f420_0;  alias, 1 drivers
L_0xd311e0 .part v0xd2f420_0, 0, 1;
L_0xd31280 .part v0xd2f420_0, 2, 1;
L_0xd314d0 .part v0xd2f420_0, 0, 1;
L_0xd31570 .part v0xd2f420_0, 1, 1;
L_0xd31740 .part v0xd2f420_0, 3, 1;
L_0xd31b00 .part v0xd2f420_0, 1, 1;
L_0xd31be0 .part v0xd2f420_0, 3, 1;
L_0xd31f60 .concat8 [ 1 1 1 1], L_0xcfc950, L_0xd31a00, L_0xd31e50, L_0xd32230;
L_0xd32190 .part v0xd2f420_0, 2, 1;
L_0xd323a0 .part v0xd2f420_0, 3, 1;
S_0xd2eef0 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0xcfbe10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0xd2f0c0_0 .net "clk", 0 0, v0xd30800_0;  1 drivers
v0xd2f1a0_0 .var/2s "errored1", 31 0;
v0xd2f280_0 .var "in", 0 0;
v0xd2f380_0 .var/2s "onehot_error", 31 0;
v0xd2f420_0 .var "state", 3 0;
v0xd2f530_0 .net "tb_match", 0 0, L_0xd329b0;  alias, 1 drivers
E_0xcf55a0/0 .event negedge, v0xd2f0c0_0;
E_0xcf55a0/1 .event posedge, v0xd2f0c0_0;
E_0xcf55a0 .event/or E_0xcf55a0/0, E_0xcf55a0/1;
S_0xd2f680 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xcfbe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0xd2f860 .param/l "A" 0 4 8, C4<0001>;
P_0xd2f8a0 .param/l "B" 0 4 9, C4<0010>;
P_0xd2f8e0 .param/l "C" 0 4 10, C4<0100>;
P_0xd2f920 .param/l "D" 0 4 11, C4<1000>;
v0xd2fc30_0 .net "in", 0 0, v0xd2f280_0;  alias, 1 drivers
v0xd2fd40_0 .var "next_state", 3 0;
v0xd2fe20_0 .var "out", 0 0;
v0xd2fec0_0 .net "state", 3 0, v0xd2f420_0;  alias, 1 drivers
E_0xcf5860 .event anyedge, v0xd2ed90_0;
E_0xcf5130 .event anyedge, v0xd2ed90_0, v0xd2eb30_0;
S_0xd30050 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xcfbe10;
 .timescale -12 -12;
E_0xcdc9f0 .event anyedge, v0xd30e50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd30e50_0;
    %nor/r;
    %assign/vec4 v0xd30e50_0, 0;
    %wait E_0xcdc9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd2eef0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd2f1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd2f380_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xd2eef0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf55a0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xd2f420_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xd2f280_0, 0;
    %load/vec4 v0xd2f530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd2f380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd2f380_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd2f1a0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf55a0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xd2f420_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xd2f280_0, 0;
    %load/vec4 v0xd2f530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd2f1a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd2f1a0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xd2f380_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0xd2f1a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0xd2f380_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xd2f1a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xd2f680;
T_3 ;
    %wait E_0xcf5130;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xd2fd40_0, 0, 4;
    %load/vec4 v0xd2fec0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xd2fd40_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0xd2fc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %store/vec4 v0xd2fd40_0, 0, 4;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0xd2fc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0xd2fd40_0, 0, 4;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0xd2fc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0xd2fd40_0, 0, 4;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0xd2fc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0xd2fd40_0, 0, 4;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xd2f680;
T_4 ;
    %wait E_0xcf5860;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2fe20_0, 0, 1;
    %load/vec4 v0xd2fec0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2fe20_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2fe20_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2fe20_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2fe20_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd2fe20_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xd2f680;
T_5 ;
    %wait E_0xcf5860;
    %load/vec4 v0xd2fec0_0;
    %cmpi/ne 1, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.4, 4;
    %load/vec4 v0xd2fec0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0xd2fec0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0xd2fec0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xd2fd40_0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xcfbe10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd30800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd30e50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xcfbe10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd30800_0;
    %inv;
    %store/vec4 v0xd30800_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xcfbe10;
T_8 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd2f0c0_0, v0xd30fe0_0, v0xd308a0_0, v0xd30d10_0, v0xd30aa0_0, v0xd30940_0, v0xd30c40_0, v0xd30b70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xcfbe10;
T_9 ;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xcfbe10;
T_10 ;
    %wait E_0xcf55a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd30db0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd30db0_0, 4, 32;
    %load/vec4 v0xd30f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd30db0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd30db0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd30db0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd30aa0_0;
    %load/vec4 v0xd30aa0_0;
    %load/vec4 v0xd30940_0;
    %xor;
    %load/vec4 v0xd30aa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd30db0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd30db0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd30c40_0;
    %load/vec4 v0xd30c40_0;
    %load/vec4 v0xd30b70_0;
    %xor;
    %load/vec4 v0xd30c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd30db0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd30db0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd30db0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/fsm3onehot/iter4/response0/top_module.sv";
