<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>SPARK LAB</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<link rel="stylesheet" type="text/css" href="css/style.css"/>
</head>
<body>
<div id="container">

 <div id="header"><h2> <b><font color=#dc143c size=6px></font></b><b><font color=#dc143c size=6px ></font></b> CS26 - FUNDAMENTALS OF COMPUTING</font></h2> <br>
</a>
</div>
  <div id="menu"> <a href="index.php"> </a> &nbsp; &nbsp;  &nbsp; &nbsp;  <a href="index.php"> Home</a> &nbsp; &nbsp;  &nbsp; &nbsp; <a href="Courses.html">Courses</a> &nbsp; &nbsp;  &nbsp; <a href="alumni.html">    Research
</a> &nbsp; &nbsp;   &nbsp; <a href="research.html">Resources</a> &nbsp; &nbsp; <a href="publication.html">Publications</a> &nbsp; &nbsp;  &nbsp;  <a href="lab.html">Contact Information</a>  </div>


  <br>
    <div class="container">
  <hr align="left" style="width: 400px">
  <div class="header">
    <div class="title">
      <h1 style="align-self: center;">CS26 - FUNDAMENTALS OF COMPUTING</h1>
    </div>
  </div>
  <hr align="left" style="width: 400px">
  
  <br>
<h1>Course Syllabus</h1>
                   <p>
  <div class="main">    
    <div class="content">
                  <iframe align="center" id="myFrame" style="display:none" width="600" height="600"></iframe>
<input type="button" value="Click here for the course objectives, outcomes, and the detailed syllabus" onclick = "openPdf()"/>
<script type="text/javascript">
function openPdf()
{
var omyFrame = document.getElementById("myFrame");
omyFrame.style.display="block";
omyFrame.src = "CS26_2019.pdf";
}
 </script>

                   
       
<!--                   <ul>
                     <li>M1: Computers and Data: Architecture vs. Organization. Frequency, Processor performance. Representation of information.</li>
                     <li>M2: Instruction Set Architecture: Addressing modes. Instruction classes. Handling subroutine calls. RV64I programming.  </li>
                     <li>M3: ALU Design: Arithmetic and Logical Unit implementation. Integer: Adders, (Ripple carry, Carry lookahead), Subtractors, Multipliers and Dividers. ALU components, ALU design using HDL.</li>
                     <li>M4: Processor Datapath: Register File, Instruction memory, Data memory. A RV64I datapath implementation. Datapath design using HDL. </li>
                     <li>M5: Processor Control Unit. Instruction interpretation and execution. Combinatinal control, FSM Control, Microprogrammed control. Control Unit design using HDL. </li>
                     <li>M6: Memory Hierarchy: CPU - Memory interaction, organization of memory modules. Cache memory - Mapping and replacement policies.</li>
                     <li>M7: I/O Subsystem: Connecting Processors, Memory, and I/O Devices, Interfacing I/O Devices to the Processor, Memory, and Operating System.</li>
                   </ul>
-->
                    </p>

<p>
                        <b>Text Books</b>

                        
                          <ul>
                            <li>
                              
                             E. Balaguruswamy - Programming in ANSI C, TMH, 7th Edition, 2016
                            </li>
                            <li>

                           Delores M. Etter - Engineering Problem Solving with C, Third Edition, Person Education,2012
                             </li>
                            <li>
                               Reema Thareja - Programming in C, 2ndEdition, Oxford University press2015
                           </li>  </ul>
                        <b>Reference Books</b>
                          <ul>
                            <li>
                             Behrouz A Forouzan & Richard F Gilberg - Computer Science: A Structural ProgrammingApproach using C, Thomas Brooks publication, 2nd Edition, 2006.
                          </li>
                            <li> Yashvant Kanetkar - Let Us C, BPB Publications, 15th Edition, 2016

                        </li>  </ul>

                        </p>

                        <p><a href="http://www.nptel.ac.in">NPTEL Courses</a>
<ul>
<li>     Digital Systems Design, IISc Bangalore (<a href="https://nptel.ac.in/courses/106108099/">https://nptel.ac.in/courses/106108099/</a>) </li>
<li> Prof. D. Roychoudhury, Digital Systems Design, IIT Kgp (<a href="https://nptel.ac.in/courses/117105080/">https://nptel.ac.in/courses/117105080/</a> </li>
                        </p>

                    <h1>Course Evaluation</h1>
                    <p>Quizzes, Tutorials, Assignments - 20%, CIE - 20%, SEE - 50%. </p>

                        <h1>Assignments/Lab Work</h1>

                        <p>
                        <a href="./notes/ALU-Design-Assignment.pdf">The ALU Design Assignment</a>.
                        </p>
  
<!--                    <p> <a href="./notes/INSTALLATION OF RISC-V SIMULATOR.pdf">Download and install the RISC-V Toolchain.</a></p>

                          <div class="css-table" >
                            <table >
                                <tr>
                                  <td> </td> <td> Sl. No. </td><td>Assignment</td><td>Submission Date</td>
                                </tr>
                                <tr>
                                  <td>0</td> <td>A0</td> <td> <a href="./notes/A0.pdf">MIPS Programming Assignment - A0 is out.</a></td> <td>August 28, 1159PM.</td>
                                </tr>
                                <tr>
                                  <td>1</td> <td>A1</td> <td> <a href="./notes/A1.pdf">Hardware modules in SystemC.</a></td> <td>Oct. 11, 1159PM.</td>
                                </tr>
                                <tr>
                                  <td>2</td> <td>A2</td> <td> <a href="./notes/A2.pdf">ALU and Register file design.</a></td> <td>Oct. 31, 1159PM.</td>
                                </tr>
                            </table>
                          </div>
-->


                          <p>  </p><h1>Class Lectures</h1>
                          <div class="css-table" >
                            <table >
                                <tr>
                                  <td>  </td> <td> Title/PDF </td> <td>Annotated Slides</td>
                                </tr>
                                <tr>
                                  <td> Week 1 </td> <td> <a href="./notes/0.Class.Zero.pdf">Course Introduction</a>  </td> <td><a href="./notes/0.Class.Zero-A1.pdf">Annotated - 1</a>, <a href="./notes/0.Class.Zero-A2.pdf">Annotated - 2</a>.</td>
                                </tr>
                               <tr>
                                    <td>  </td> <td> <a href="./notes/1.0.Binary.Numbers.pdf">Binary Numbers, 1's, 2's Complements</a></td><td><a href="./notes/1.0.Binary.Numbers-A.pdf">Binary Numbers, 1's, 2's Complements - Annotated</a> </td>
                                </tr>
                                <tr>
                                  <td>Week 2</td> <td> <a href="./notes/1.1.Signed.Integers.pdf">Signed Integer Representation, Binary Logic</a></td> <td><a href="./notes/1.1.Signed.Integers-A.pdf">Signed Integer Representation, Binary Logic - Annotated</a> </td>
                                </tr>
                                <tr>
                                  <td>Week 3</td> <td> <a href="./notes/1.2.Real.Numbers.pdf">Floating Point Numbers</a></td> <td><a href="./notes/1.2.Real.Numbers-A.pdf">Floating Point Numbers - Annotated</a> </td>
                                </tr>
                                  <td>Week 3-4</td> <td> <a href="./notes/2.Boolean.Algebra.and.Logic.Gates.pdf">Boolean Algebra and Logic Gates</a></td> <td><a href="./notes/2.Boolean.Algebra.and.Logic.Gates-A.pdf">Boolean Algebra and Logic Gates - Annotated</a> </td>
                                </tr>

                                <tr>
                                  <td>Week 4-6</td> <td> <a href="./notes/3.Gate.Level.Minimization.pdf">Gate Level Minimization</a></td> <td><a href="./notes/3.Gate.Level.Minimization-A.pdf">Gate Level Minimization - Annotated</a>.</td>
                                </tr>
                                <tr>
                                  <td>Week 7-9</td> <td> <a href="./notes/4.Combinational.Logic.pdf">Combinational Logic</a></td> <td><a href="./notes/4.Combinational.Logic-A.pdf">Combinational Logic - Adders. Annotated</a>, <a href="./notes/4.Combinational.Logic-A1.pdf">Combinational Logic - Subtractors, Multipliers, MUX, En/Decoders</a>.</td>
                                </tr>
                                <tr>
                                  <td>Week 10</td> <td> Mid-Sem Exam </td> <td> </td>
                                </tr>
                                <tr>
                                  <td>Week 11</td> <td> <a href="./notes/5.0.Sequential.Circuits-Intro.pdf">Sequential Circuits - Introduction</a></td> <td><a href="./notes/5.0.Sequential.Circuits-Intro-A.pdf">Sequential Circuits - Introduction - Annotated</a> </td> </tr>

                                <tr>
                                  <td>Week 12</td> <td> <a href="./notes/5.1.Latches.pdf">Sequential Circuits - Latches </a></td> <td><a href="./notes/5.1.Latches-A.pdf">Sequential Circuits - Latches - Annotated</a> </td> </tr>
                                <tr>
                                  <td>Week 13</td> <td> <a href="./notes/5.2.Flip-Flops.pdf">Sequential Circuits - Flip Flops </a></td> <td><a href="./notes/5.2.Flip-Flops-A.pdf">Sequential Circuits - Flip Flops - Annotated</a> </td> </tr>
                                <tr>
                                  <td>Week 14</td> <td> <a href="./notes/5.3.Analysis.of.SC.pdf">Analysis of Sequential Circuits</a></td> <td><a href="./notes/5.3.Analysis.of.SC-A.pdf">Analysis of Sequential Circuits - Annotated</a> </td> </tr>
                                <tr>
                                  <td>       </td> <td> <a href="./notes/ALU-Design-A.pdf">ALU Design</a></td> <td> ALU Design Assignment </td> </tr>
                                <tr>
                                    <td>Week 15</td> <td> <a href="./notes/5.4.Synthesis.of.Digital.Circuits-1.pdf">Synthesis of Digital Circuits - 1 </a></td> <td><a href="./notes/5.4.Synthesis.of.Digital.Circuits-1-A.pdf">Synthesis of Digital Circuits - 1- Annotated</a> (Same as <a href="https://youtu.be/RUMR_UDdqhQ">D-FF Video</a>) </td>
                                </tr>
                                <tr>
                                  <td>       </td> <td> <a href="./notes/5.4.Synthesis.of.Digital.Circuits-2-ZDC.pdf">Synthesis of Digital Circuits - 2</a></td> <td><a href="./notes/5.4.Synthesis.of.Digital.Circuits-2-ZDC-A1.pdf">Synthesis of Digital Circuits - 2 - Annotated</a> </td>
                                </tr>

                                <tr>
                                  <td>       </td> <td> <a href="./notes/5.4.Synthesis.of.Digital.Circuits-3-Binary.Counter.pdf">Synthesis of Digital Circuits - Binary Counter</a></td> <td><a href="./notes/5.4.Synthesis.of.Digital.Circuits-3-Binary.Counter.pdf">Synthesis of Digital Circuits - Binary Counter - Annotated</a> </td>
                                </tr>
                                <tr>
                                  <td> Week 16 </td> <td> <a href="./notes/5.5.State.Reduction.pdf">Synthesis of Digital Circuits - State Reduction</a></td> <td><a href="./notes/5.5.State.Reduction-A.pdf">Synthesis of Digital Circuits - State Reduction - Annotated</a> </td> 
                                </tr>
                                <tr>
                                  <td>         </td> <td> <a href="./notes/5.6.Design.Procedure.pdf">Design Procedure with D-FF, JK-FF, T-FF </a></td> <td><a href="./notes/5.6.Design.Procedure-A.pdf">Design Procedure with D-FF, JK-FF, T-FF  - Annotated</a> </td>
                                </tr>
                                <tr>
                                  <td> Week 17 </td> <td> <a href="">Registers and Counters</a></td> <td><a href="./notes/5.6.Design.Procedure-A.pdf">Registers and Counters - Annotated</a> </td>
                                </tr>

<!--                                <tr>
                                  <td>        </td> <td> <a href="./notes/4.Data.Representation.pdf">Data Representation</a></td><td><a href="./notes/4.Data.Representation-A.pdf">Data Representation - Annotated</a>.</td>
                                </tr>
                                <tr>
                                  <td>        </td> <td> <a href="./notes/T1.pdf">Tutorial 1</a></td> <td><a href="./notes/T1-S.pdf">Tutorial 1 - Solutions</a></td>
                                </tr>
                                <tr>
                                  <td> Week 4 </td> <td>M2 - <a href="./notes/M2-2.0.RISCV-ISA.pdf">RISC-V ISA</a> </td><td><a href="./notes/M2-2.0.RISCV-ISA-A1.pdf">RISC-V ISA - Annotated - 1</a>, <a href="./notes/M2-2.0.RISCV-ISA-A2.pdf">Annotated - 2</a>, </td>
                                </tr>
                                <tr>
                                  <td>        </td> <td> <a href="./notes/T2.pdf">Tutorial 2</a></td> <td> Tutorial 2 - Solutions in IRIS.</td>
                                </tr>
                                <tr>
                                  <td>        </td> <td>M2 - <a href="./notes/M2-1.Addressing.Modes.ISA.pdf">Addressing Modes</a> </td><td><a href="./notes/M2-1.Addressing.Modes.ISA-A1.pdf">M2 - Addressing Modes - Annotated</a>.</td>
                                </tr>
                                <tr>
                                  <td> Week 4 </td> <td> <a href="./notes/A0.pdf">RISC-V Programming Assignment.</a></td> <td></td>
                                </tr>
                                
                                <tr>
                                  <td>        </td> <td> All tutorials, annotated slides  will be posted on IRIS from now on. </td> <td> </td>
                                </tr>
                                <tr>
                                  <td> Week 5-6 </td> <td>M2 - <a href="./notes/2.2.Compilation.pdf">Compilation, Program Translation</a> </td><td> </td>
                                </tr>
                                <tr>
                                  <td>  Week 7     </td> <td>M2 - <a href="./notes/2.3.Linker.pdf">Linkage Editor</a> </td><td> </td>
                                </tr>
                                <tr>
                                  <td>  Week 8       </td> <td>M2 - <a href="./notes/2.4.SubroutineCalls.pdf">Subroutine Call and Return</a> </td><td> </td>
                                </tr>
                                <tr>
                                  <td> Week 9  </td> <td> M3 - Arithmetic Logic Unit. <a href="./notes/M3-ALU-Design.pdf">ALU Design</a>.</td><td> </td>
                                </tr>
                                <tr>
                                  <td> Week 10    </td> <td> M4 - RISC-V Datapath and Control Unit. <a href="./notes/M4-1.RISCV-Datapath.pdf">RISC-V Datapath</a>.</td><td> </td>
                                <tr>
                                  <td>  Week 11       </td> <td>MidSem Exam</a> </td><td></td>
                                </tr>
                                </tr>
                                <tr>
                                  <td> Week 12 </td> <td> M4 - RISC-V Datapath and Control Unit. <a href="./notes/M4-2.RISCV-CU.pdf">RISC-V Control Unit</a>.</td><td> </td>
                                </tr>
                                <tr>
                                  <td> Week 13-14  </td> <td> <a href="./notes/Memory.Hierarchy-1.pdf">Memory Hierarchy, Caches - 1.</a>  </td><td><a href="./notes/Memory.Hierarchy-1-A.pdf">Memory Hierarchy, Caches - 1 - Annotated.</a>. </td>
                                </tr>
                                <tr>
                                <tr>
                                  <td> Week 14-15  </td> <td> <a href="./notes/Memory.Hierarchy-2.pdf">Memory Hierarchy, Caches - 2.</a>  </td><td> <a href="./notes/Memory.Hierarchy-2-A.pdf">Memory Hierarchy, Caches - 2 - Annotated.</a>  </td>
                                </tr>
                                  <td> Week 15-16  </td> <td> <a href="./notes/Memory.Hierarchy-3.pdf">Memory Hierarchy, Caches - 3.</a>  </td><td> <a href="./notes/Memory.Hierarchy-3-A.pdf">Memory Hierarchy, Caches - 3 - Annotated.</a>  </td>
                                </tr>
                                                            <tr>
                                    <td>        </td> <td> <a href="./notes/T3.pdf">Tutorial 3</a></td>
                                </tr>
                            <tr>
                                    <td>        </td> <td> <a href="">Tutorial 4</a></td>
                                </tr>
 -->
                            </table>
                          </div>

                          <p>  </p><h1>Verilog Lectures</h1>
                          <div class="css-table" >
                            <table >
                                <tr>
                                  <td> Title, Slides+Code (ZIP), Video Link </td> <td>Youtube Link</td>
                                  <td> Title, Slides+Code (ZIP), Video Link </td> <td>Youtube Link</td>
                                </tr>
                                <tr>
                                    <td> XOR Gate, <a href="./notes/1.Verilog-XOR.Gate.zip">Slides +_Code</a>, <a href="https://youtu.be/bapXMc48Ma4">Video Link</a> </td.>
                                    <td> <iframe width="560" height="315" src="https://www.youtube.com/embed/bapXMc48Ma4" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe> </td>
                                    <td> XOR Gate - Testbench. <a href="./notes/1.Verilog-XOR.Gate.zip">Slides +_Code</a>, <a href="https://youtu.be/xiDjChEP6vc">Video Link</a> </td>
                                    <td> <iframe width="560" height="315" src="https://www.youtube.com/embed/xiDjChEP6vc" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe></td>
                                </tr>
                                <tr>
                                    <td> Full Adder. <a href="./notes/2.Verilog-FA.zip">Slides +_Code</a>, <a href="https://youtu.be/oFk20Llw_NI">Video Link</a>   </td> <td> <iframe width="560" height="315" src="https://www.youtube.com/embed/oFk20Llw_NI" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe> </td>
                                  <td> Ripple Carry Adder: <a href="./notes/3.Verilog-RCA.zip">Slides +_Code</a>, <a href="https://youtu.be/LVN-3i-7YPU">Video Link</a> </td> <td> <iframe width="560" height="315" src="https://www.youtube.com/embed/LVN-3i-7YPU" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe> </td>
                                </tr> 
                                <tr>
                                  <td> D-Latch. <a href="./notes/4.Verilog-D-Latch.zip">Slides +_Code</a>, <a href="https://youtu.be/-dSFgyf-Prs">Video Link</a> </td> <td> <iframe width="560" height="315" src="https://www.youtube.com/embed/-dSFgyf-Prs" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe> </td>
                                  <td> D-Flip Flop. <a href="./notes/5.Verilog-D-FF.zip">Slides +_Code</a>. <a href="https://youtu.be/RUMR_UDdqhQ">Video Link</a>  </td> <td><iframe width="560" height="315" src="https://www.youtube.com/embed/RUMR_UDdqhQ" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe> </td>
                                </tr>
                                <tr>
                                  <td> T-Flip Flop. <a href="./notes/6.Verilog-T-FF.zip">Slides +_Code</a>. <a href="https://youtu.be/kz0zSiCN9pE">Video Link</a>  </td> <td><iframe width="560" height="315" src="https://www.youtube.com/embed/kz0zSiCN9pE" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>  </td>
                                  <td> FSM to Verilog. ZDC Example. Part 1 <a href="./notes/FSM-Verilog.zip">Slides +_Code</a>. <a href="https://youtu.be/bL1bh_9xO3A">Video Link</a>  </td> <td> <iframe width="560" height="315" src="https://www.youtube.com/embed/bL1bh_9xO3A" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe> </td>
                                </tr>
                                <tr>
                                  <td> FSM to Verilog. ZDC Example. Part 2 <a href="./notes/FSM-Verilog.zip">Slides +_Code</a>. <a href="https://youtu.be/z86LrF3SW54">Video Link</a>  </td> <td> <iframe width="560" height="315" src="https://www.youtube.com/embed/z86LrF3SW54" frameborder="0" allow="accelerometer; autoplay; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe></td>
                                </tr>
                            </table>
                          </div>
                          <p> </p>

                </div>
                <div id="footer">
<left>Copyright Â© BHH. All Rights Reserved </left> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;
 <right>   &nbsp; <font color=tomato>|</font> &nbsp;<a href=http://www.cse.nitk.ac.in/> Dept. of CSE</a> &nbsp;<font color=tomato>|</font> &nbsp;<a href=http://www.nitk.ac.in>MSRIT Surathkal</a> </right> </div>