
PPV1.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014d40  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c8  08014ed0  08014ed0  00024ed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015498  08015498  000302d4  2**0
                  CONTENTS
  4 .ARM          00000000  08015498  08015498  000302d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08015498  08015498  000302d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015498  08015498  00025498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801549c  0801549c  0002549c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  080154a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000025ac  200002d4  08015774  000302d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  20002880  08015774  00032880  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030304  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020902  00000000  00000000  00030347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005553  00000000  00000000  00050c49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b10  00000000  00000000  000561a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001464  00000000  00000000  00057cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ea7c  00000000  00000000  00059114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026068  00000000  00000000  00087b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fb454  00000000  00000000  000adbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008320  00000000  00000000  001a904c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  001b136c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d4 	.word	0x200002d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014eb8 	.word	0x08014eb8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d8 	.word	0x200002d8
 80001cc:	08014eb8 	.word	0x08014eb8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <LIS2MDL_ReadReg>:
/*
 * Low level functions to read/write to LIS2MDL
 * Main functions held in PawPrint.c(.h)
 */

HAL_StatusTypeDef	LIS2MDL_ReadReg( I2C_HandleTypeDef *i2cHandle, uint8_t reg, uint8_t *data ){
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b088      	sub	sp, #32
 8000cf8:	af04      	add	r7, sp, #16
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	607a      	str	r2, [r7, #4]
 8000d00:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Read( i2cHandle, LIS2MDL_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY );
 8000d02:	7afb      	ldrb	r3, [r7, #11]
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295
 8000d0a:	9302      	str	r3, [sp, #8]
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	9301      	str	r3, [sp, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	9300      	str	r3, [sp, #0]
 8000d14:	2301      	movs	r3, #1
 8000d16:	213d      	movs	r1, #61	; 0x3d
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f001 fef1 	bl	8002b00 <HAL_I2C_Mem_Read>
 8000d1e:	4603      	mov	r3, r0
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3710      	adds	r7, #16
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <LIS2MDL_WriteReg>:
HAL_StatusTypeDef	LIS2MDL_ReadRegs( I2C_HandleTypeDef *i2cHandle, uint8_t reg, uint8_t *data, uint8_t len ){

	return HAL_I2C_Mem_Read( i2cHandle, LIS2MDL_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, len, HAL_MAX_DELAY );
}

HAL_StatusTypeDef	LIS2MDL_WriteReg( I2C_HandleTypeDef *i2cHandle, uint8_t reg, uint8_t *data ){
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af04      	add	r7, sp, #16
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	460b      	mov	r3, r1
 8000d32:	607a      	str	r2, [r7, #4]
 8000d34:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Write( i2cHandle, LIS2MDL_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY );
 8000d36:	7afb      	ldrb	r3, [r7, #11]
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3e:	9302      	str	r3, [sp, #8]
 8000d40:	2301      	movs	r3, #1
 8000d42:	9301      	str	r3, [sp, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	9300      	str	r3, [sp, #0]
 8000d48:	2301      	movs	r3, #1
 8000d4a:	213d      	movs	r1, #61	; 0x3d
 8000d4c:	68f8      	ldr	r0, [r7, #12]
 8000d4e:	f001 fdbf 	bl	80028d0 <HAL_I2C_Mem_Write>
 8000d52:	4603      	mov	r3, r0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3710      	adds	r7, #16
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <LSM6DSO_ReadReg>:
/*
 * Low level functions to read/write to LSM6DSO
 * Main functions held in PawPrint.c(.h)
 */

HAL_StatusTypeDef	LSM6DSO_ReadReg( I2C_HandleTypeDef *i2cHandle, uint8_t reg, uint8_t *data ){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af04      	add	r7, sp, #16
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	460b      	mov	r3, r1
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Read( i2cHandle, LSM6DSO_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY );
 8000d6a:	7afb      	ldrb	r3, [r7, #11]
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d72:	9302      	str	r3, [sp, #8]
 8000d74:	2301      	movs	r3, #1
 8000d76:	9301      	str	r3, [sp, #4]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	9300      	str	r3, [sp, #0]
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	21d7      	movs	r1, #215	; 0xd7
 8000d80:	68f8      	ldr	r0, [r7, #12]
 8000d82:	f001 febd 	bl	8002b00 <HAL_I2C_Mem_Read>
 8000d86:	4603      	mov	r3, r0
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3710      	adds	r7, #16
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <LSM6DSO_WriteReg>:
HAL_StatusTypeDef	LSM6DSO_ReadRegs( I2C_HandleTypeDef *i2cHandle, uint8_t reg, uint8_t *data, uint8_t len ){

	return HAL_I2C_Mem_Read( i2cHandle, LSM6DSO_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, len, HAL_MAX_DELAY );
}

HAL_StatusTypeDef	LSM6DSO_WriteReg( I2C_HandleTypeDef *i2cHandle, uint8_t reg, uint8_t *data ){
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b088      	sub	sp, #32
 8000d94:	af04      	add	r7, sp, #16
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	460b      	mov	r3, r1
 8000d9a:	607a      	str	r2, [r7, #4]
 8000d9c:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Write( i2cHandle, LSM6DSO_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY );
 8000d9e:	7afb      	ldrb	r3, [r7, #11]
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
 8000da6:	9302      	str	r3, [sp, #8]
 8000da8:	2301      	movs	r3, #1
 8000daa:	9301      	str	r3, [sp, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	9300      	str	r3, [sp, #0]
 8000db0:	2301      	movs	r3, #1
 8000db2:	21d7      	movs	r1, #215	; 0xd7
 8000db4:	68f8      	ldr	r0, [r7, #12]
 8000db6:	f001 fd8b 	bl	80028d0 <HAL_I2C_Mem_Write>
 8000dba:	4603      	mov	r3, r0
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3710      	adds	r7, #16
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t inBuff[64];

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	80fb      	strh	r3, [r7, #6]

	// Over Temp gets priority
	if (GPIO_Pin == TEMP_INT_Pin){
 8000dce:	88fb      	ldrh	r3, [r7, #6]
 8000dd0:	2b08      	cmp	r3, #8
 8000dd2:	d103      	bne.n	8000ddc <HAL_GPIO_EXTI_Callback+0x18>

		OVERTEMP = 1;
 8000dd4:	4b07      	ldr	r3, [pc, #28]	; (8000df4 <HAL_GPIO_EXTI_Callback+0x30>)
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	701a      	strb	r2, [r3, #0]
	else if (GPIO_Pin == IMU_INT_Pin){

		LSM6DSO_FIFO_RDY = 1;

	}
}
 8000dda:	e005      	b.n	8000de8 <HAL_GPIO_EXTI_Callback+0x24>
	else if (GPIO_Pin == IMU_INT_Pin){
 8000ddc:	88fb      	ldrh	r3, [r7, #6]
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	d102      	bne.n	8000de8 <HAL_GPIO_EXTI_Callback+0x24>
		LSM6DSO_FIFO_RDY = 1;
 8000de2:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <HAL_GPIO_EXTI_Callback+0x34>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	701a      	strb	r2, [r3, #0]
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	20000435 	.word	0x20000435
 8000df8:	20000434 	.word	0x20000434

08000dfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e02:	f000 ff0c 	bl	8001c1e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e06:	f000 f881 	bl	8000f0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e0a:	f000 f9af 	bl	800116c <MX_GPIO_Init>
  MX_DMA_Init();
 8000e0e:	f000 f98f 	bl	8001130 <MX_DMA_Init>
  MX_I2C3_Init();
 8000e12:	f000 f8cd 	bl	8000fb0 <MX_I2C3_Init>
  MX_SDMMC1_SD_Init();
 8000e16:	f000 f967 	bl	80010e8 <MX_SDMMC1_SD_Init>
  MX_USB_DEVICE_Init();
 8000e1a:	f00e fe4b 	bl	800fab4 <MX_USB_DEVICE_Init>
  MX_RTC_Init();
 8000e1e:	f000 f907 	bl	8001030 <MX_RTC_Init>
  MX_FATFS_Init();
 8000e22:	f009 fb87 	bl	800a534 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  int attempts = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	607b      	str	r3, [r7, #4]
  mountStatus = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	492b      	ldr	r1, [pc, #172]	; (8000edc <main+0xe0>)
 8000e2e:	482c      	ldr	r0, [pc, #176]	; (8000ee0 <main+0xe4>)
 8000e30:	f00d fb00 	bl	800e434 <f_mount>
 8000e34:	4603      	mov	r3, r0
 8000e36:	461a      	mov	r2, r3
 8000e38:	4b2a      	ldr	r3, [pc, #168]	; (8000ee4 <main+0xe8>)
 8000e3a:	701a      	strb	r2, [r3, #0]
  while ( mountStatus != FR_OK && attempts < 3){
 8000e3c:	e008      	b.n	8000e50 <main+0x54>
	  mountStatus = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 8000e3e:	2201      	movs	r2, #1
 8000e40:	4926      	ldr	r1, [pc, #152]	; (8000edc <main+0xe0>)
 8000e42:	4827      	ldr	r0, [pc, #156]	; (8000ee0 <main+0xe4>)
 8000e44:	f00d faf6 	bl	800e434 <f_mount>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	4b25      	ldr	r3, [pc, #148]	; (8000ee4 <main+0xe8>)
 8000e4e:	701a      	strb	r2, [r3, #0]
  while ( mountStatus != FR_OK && attempts < 3){
 8000e50:	4b24      	ldr	r3, [pc, #144]	; (8000ee4 <main+0xe8>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d002      	beq.n	8000e5e <main+0x62>
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	ddef      	ble.n	8000e3e <main+0x42>
  }

 HAL_Delay(500);
 8000e5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e62:	f000 ff51 	bl	8001d08 <HAL_Delay>

  volMakeStatus = f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, rtext, sizeof(rtext));
 8000e66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e6a:	9300      	str	r3, [sp, #0]
 8000e6c:	4b1e      	ldr	r3, [pc, #120]	; (8000ee8 <main+0xec>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2107      	movs	r1, #7
 8000e72:	481a      	ldr	r0, [pc, #104]	; (8000edc <main+0xe0>)
 8000e74:	f00d ff00 	bl	800ec78 <f_mkfs>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <main+0xf0>)
 8000e7e:	701a      	strb	r2, [r3, #0]
  if ( volMakeStatus != FR_OK){
 8000e80:	4b1a      	ldr	r3, [pc, #104]	; (8000eec <main+0xf0>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <main+0x90>
	  Error_Handler();
 8000e88:	f000 f9ea 	bl	8001260 <Error_Handler>
  }
  HAL_Delay(500);
 8000e8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e90:	f000 ff3a 	bl	8001d08 <HAL_Delay>

  fileCreateStatus = f_open(&SDFile, "Out.csv", FA_CREATE_ALWAYS | FA_WRITE);
 8000e94:	220a      	movs	r2, #10
 8000e96:	4916      	ldr	r1, [pc, #88]	; (8000ef0 <main+0xf4>)
 8000e98:	4816      	ldr	r0, [pc, #88]	; (8000ef4 <main+0xf8>)
 8000e9a:	f00d fb11 	bl	800e4c0 <f_open>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	4b15      	ldr	r3, [pc, #84]	; (8000ef8 <main+0xfc>)
 8000ea4:	701a      	strb	r2, [r3, #0]
  if ( fileCreateStatus != FR_OK){
 8000ea6:	4b14      	ldr	r3, [pc, #80]	; (8000ef8 <main+0xfc>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <main+0xb6>
	  Error_Handler();
 8000eae:	f000 f9d7 	bl	8001260 <Error_Handler>
  }

  f_printf(&SDFile,"TimeStamp,Tag,X,Y,Z");
 8000eb2:	4912      	ldr	r1, [pc, #72]	; (8000efc <main+0x100>)
 8000eb4:	480f      	ldr	r0, [pc, #60]	; (8000ef4 <main+0xf8>)
 8000eb6:	f00e fb83 	bl	800f5c0 <f_printf>

  f_close( &SDFile );
 8000eba:	480e      	ldr	r0, [pc, #56]	; (8000ef4 <main+0xf8>)
 8000ebc:	f00d feb1 	bl	800ec22 <f_close>
  /* Search for connection via USB */
  /* Once Received proceed to init and data collection */
  // Initialise Sensor
  pawprint_init(&hi2c3);
 8000ec0:	480f      	ldr	r0, [pc, #60]	; (8000f00 <main+0x104>)
 8000ec2:	f000 f9d2 	bl	800126a <pawprint_init>

  LSM6DSO_FIFO_RDY = 0;
 8000ec6:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <main+0x108>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if ( OVERTEMP == 1){
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <main+0x10c>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d1fb      	bne.n	8000ecc <main+0xd0>
		  HAL_PWREx_EnterSHUTDOWNMode(); // Future iterations should have physical control here - skip MCU and cut power from battery with Temp_INT
 8000ed4:	f003 fc98 	bl	8004808 <HAL_PWREx_EnterSHUTDOWNMode>
	  if ( OVERTEMP == 1){
 8000ed8:	e7f8      	b.n	8000ecc <main+0xd0>
 8000eda:	bf00      	nop
 8000edc:	20000688 	.word	0x20000688
 8000ee0:	2000068c 	.word	0x2000068c
 8000ee4:	20000436 	.word	0x20000436
 8000ee8:	2000043c 	.word	0x2000043c
 8000eec:	20000437 	.word	0x20000437
 8000ef0:	08014ed0 	.word	0x08014ed0
 8000ef4:	200008bc 	.word	0x200008bc
 8000ef8:	20000438 	.word	0x20000438
 8000efc:	08014ed8 	.word	0x08014ed8
 8000f00:	200002f0 	.word	0x200002f0
 8000f04:	20000434 	.word	0x20000434
 8000f08:	20000435 	.word	0x20000435

08000f0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b096      	sub	sp, #88	; 0x58
 8000f10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f12:	f107 0314 	add.w	r3, r7, #20
 8000f16:	2244      	movs	r2, #68	; 0x44
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f010 fbab 	bl	8011676 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f20:	463b      	mov	r3, r7
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	605a      	str	r2, [r3, #4]
 8000f28:	609a      	str	r2, [r3, #8]
 8000f2a:	60da      	str	r2, [r3, #12]
 8000f2c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f2e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f32:	f003 fc03 	bl	800473c <HAL_PWREx_ControlVoltageScaling>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f3c:	f000 f990 	bl	8001260 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000f40:	2309      	movs	r3, #9
 8000f42:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f48:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f52:	2303      	movs	r3, #3
 8000f54:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f56:	2301      	movs	r3, #1
 8000f58:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000f5a:	2308      	movs	r3, #8
 8000f5c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f5e:	2307      	movs	r3, #7
 8000f60:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f62:	2302      	movs	r3, #2
 8000f64:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f66:	2302      	movs	r3, #2
 8000f68:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6a:	f107 0314 	add.w	r3, r7, #20
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f003 fc64 	bl	800483c <HAL_RCC_OscConfig>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000f7a:	f000 f971 	bl	8001260 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f7e:	230f      	movs	r3, #15
 8000f80:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f82:	2303      	movs	r3, #3
 8000f84:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f92:	463b      	mov	r3, r7
 8000f94:	2102      	movs	r1, #2
 8000f96:	4618      	mov	r0, r3
 8000f98:	f004 f82c 	bl	8004ff4 <HAL_RCC_ClockConfig>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000fa2:	f000 f95d 	bl	8001260 <Error_Handler>
  }
}
 8000fa6:	bf00      	nop
 8000fa8:	3758      	adds	r7, #88	; 0x58
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fb6:	4a1c      	ldr	r2, [pc, #112]	; (8001028 <MX_I2C3_Init+0x78>)
 8000fb8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x20303E5D;
 8000fba:	4b1a      	ldr	r3, [pc, #104]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fbc:	4a1b      	ldr	r2, [pc, #108]	; (800102c <MX_I2C3_Init+0x7c>)
 8000fbe:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000fc0:	4b18      	ldr	r3, [pc, #96]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fc6:	4b17      	ldr	r3, [pc, #92]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fcc:	4b15      	ldr	r3, [pc, #84]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000fd2:	4b14      	ldr	r3, [pc, #80]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fde:	4b11      	ldr	r3, [pc, #68]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000fea:	480e      	ldr	r0, [pc, #56]	; (8001024 <MX_I2C3_Init+0x74>)
 8000fec:	f001 fbd4 	bl	8002798 <HAL_I2C_Init>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000ff6:	f000 f933 	bl	8001260 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	4809      	ldr	r0, [pc, #36]	; (8001024 <MX_I2C3_Init+0x74>)
 8000ffe:	f002 f951 	bl	80032a4 <HAL_I2CEx_ConfigAnalogFilter>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001008:	f000 f92a 	bl	8001260 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800100c:	2100      	movs	r1, #0
 800100e:	4805      	ldr	r0, [pc, #20]	; (8001024 <MX_I2C3_Init+0x74>)
 8001010:	f002 f993 	bl	800333a <HAL_I2CEx_ConfigDigitalFilter>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800101a:	f000 f921 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	200002f0 	.word	0x200002f0
 8001028:	40005c00 	.word	0x40005c00
 800102c:	20303e5d 	.word	0x20303e5d

08001030 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001044:	2300      	movs	r3, #0
 8001046:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001048:	4b25      	ldr	r3, [pc, #148]	; (80010e0 <MX_RTC_Init+0xb0>)
 800104a:	4a26      	ldr	r2, [pc, #152]	; (80010e4 <MX_RTC_Init+0xb4>)
 800104c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800104e:	4b24      	ldr	r3, [pc, #144]	; (80010e0 <MX_RTC_Init+0xb0>)
 8001050:	2200      	movs	r2, #0
 8001052:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001054:	4b22      	ldr	r3, [pc, #136]	; (80010e0 <MX_RTC_Init+0xb0>)
 8001056:	227f      	movs	r2, #127	; 0x7f
 8001058:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800105a:	4b21      	ldr	r3, [pc, #132]	; (80010e0 <MX_RTC_Init+0xb0>)
 800105c:	22ff      	movs	r2, #255	; 0xff
 800105e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001060:	4b1f      	ldr	r3, [pc, #124]	; (80010e0 <MX_RTC_Init+0xb0>)
 8001062:	2200      	movs	r2, #0
 8001064:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001066:	4b1e      	ldr	r3, [pc, #120]	; (80010e0 <MX_RTC_Init+0xb0>)
 8001068:	2200      	movs	r2, #0
 800106a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800106c:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <MX_RTC_Init+0xb0>)
 800106e:	2200      	movs	r2, #0
 8001070:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001072:	4b1b      	ldr	r3, [pc, #108]	; (80010e0 <MX_RTC_Init+0xb0>)
 8001074:	2200      	movs	r2, #0
 8001076:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001078:	4819      	ldr	r0, [pc, #100]	; (80010e0 <MX_RTC_Init+0xb0>)
 800107a:	f005 fcf9 	bl	8006a70 <HAL_RTC_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001084:	f000 f8ec 	bl	8001260 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001094:	2300      	movs	r3, #0
 8001096:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800109c:	1d3b      	adds	r3, r7, #4
 800109e:	2200      	movs	r2, #0
 80010a0:	4619      	mov	r1, r3
 80010a2:	480f      	ldr	r0, [pc, #60]	; (80010e0 <MX_RTC_Init+0xb0>)
 80010a4:	f005 fd6c 	bl	8006b80 <HAL_RTC_SetTime>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80010ae:	f000 f8d7 	bl	8001260 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80010b2:	2301      	movs	r3, #1
 80010b4:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80010b6:	2301      	movs	r3, #1
 80010b8:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 80010ba:	2301      	movs	r3, #1
 80010bc:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80010c2:	463b      	mov	r3, r7
 80010c4:	2200      	movs	r2, #0
 80010c6:	4619      	mov	r1, r3
 80010c8:	4805      	ldr	r0, [pc, #20]	; (80010e0 <MX_RTC_Init+0xb0>)
 80010ca:	f005 fdf6 	bl	8006cba <HAL_RTC_SetDate>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80010d4:	f000 f8c4 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000344 	.word	0x20000344
 80010e4:	40002800 	.word	0x40002800

080010e8 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80010ec:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <MX_SDMMC1_SD_Init+0x40>)
 80010ee:	4a0f      	ldr	r2, [pc, #60]	; (800112c <MX_SDMMC1_SD_Init+0x44>)
 80010f0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80010f2:	4b0d      	ldr	r3, [pc, #52]	; (8001128 <MX_SDMMC1_SD_Init+0x40>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80010f8:	4b0b      	ldr	r3, [pc, #44]	; (8001128 <MX_SDMMC1_SD_Init+0x40>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80010fe:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <MX_SDMMC1_SD_Init+0x40>)
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8001104:	4b08      	ldr	r3, [pc, #32]	; (8001128 <MX_SDMMC1_SD_Init+0x40>)
 8001106:	2200      	movs	r2, #0
 8001108:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800110a:	4b07      	ldr	r3, [pc, #28]	; (8001128 <MX_SDMMC1_SD_Init+0x40>)
 800110c:	2200      	movs	r2, #0
 800110e:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 1;
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <MX_SDMMC1_SD_Init+0x40>)
 8001112:	2201      	movs	r2, #1
 8001114:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8001116:	4b04      	ldr	r3, [pc, #16]	; (8001128 <MX_SDMMC1_SD_Init+0x40>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
  /* USER CODE END SDMMC1_Init 2 */

}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	20000368 	.word	0x20000368
 800112c:	40012800 	.word	0x40012800

08001130 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001136:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <MX_DMA_Init+0x38>)
 8001138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800113a:	4a0b      	ldr	r2, [pc, #44]	; (8001168 <MX_DMA_Init+0x38>)
 800113c:	f043 0302 	orr.w	r3, r3, #2
 8001140:	6493      	str	r3, [r2, #72]	; 0x48
 8001142:	4b09      	ldr	r3, [pc, #36]	; (8001168 <MX_DMA_Init+0x38>)
 8001144:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	607b      	str	r3, [r7, #4]
 800114c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 0, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	203b      	movs	r0, #59	; 0x3b
 8001154:	f000 fed7 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8001158:	203b      	movs	r0, #59	; 0x3b
 800115a:	f000 fef0 	bl	8001f3e <HAL_NVIC_EnableIRQ>

}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40021000 	.word	0x40021000

0800116c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08a      	sub	sp, #40	; 0x28
 8001170:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	609a      	str	r2, [r3, #8]
 800117e:	60da      	str	r2, [r3, #12]
 8001180:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001182:	4b35      	ldr	r3, [pc, #212]	; (8001258 <MX_GPIO_Init+0xec>)
 8001184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001186:	4a34      	ldr	r2, [pc, #208]	; (8001258 <MX_GPIO_Init+0xec>)
 8001188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800118c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800118e:	4b32      	ldr	r3, [pc, #200]	; (8001258 <MX_GPIO_Init+0xec>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001196:	613b      	str	r3, [r7, #16]
 8001198:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800119a:	4b2f      	ldr	r3, [pc, #188]	; (8001258 <MX_GPIO_Init+0xec>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119e:	4a2e      	ldr	r2, [pc, #184]	; (8001258 <MX_GPIO_Init+0xec>)
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011a6:	4b2c      	ldr	r3, [pc, #176]	; (8001258 <MX_GPIO_Init+0xec>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	4b29      	ldr	r3, [pc, #164]	; (8001258 <MX_GPIO_Init+0xec>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b6:	4a28      	ldr	r2, [pc, #160]	; (8001258 <MX_GPIO_Init+0xec>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011be:	4b26      	ldr	r3, [pc, #152]	; (8001258 <MX_GPIO_Init+0xec>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ca:	4b23      	ldr	r3, [pc, #140]	; (8001258 <MX_GPIO_Init+0xec>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	4a22      	ldr	r2, [pc, #136]	; (8001258 <MX_GPIO_Init+0xec>)
 80011d0:	f043 0308 	orr.w	r3, r3, #8
 80011d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d6:	4b20      	ldr	r3, [pc, #128]	; (8001258 <MX_GPIO_Init+0xec>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	f003 0308 	and.w	r3, r3, #8
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : IMU_INT_Pin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 80011e2:	2304      	movs	r3, #4
 80011e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011e6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80011ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	4819      	ldr	r0, [pc, #100]	; (800125c <MX_GPIO_Init+0xf0>)
 80011f8:	f001 f8f4 	bl	80023e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEMP_INT_Pin */
  GPIO_InitStruct.Pin = TEMP_INT_Pin;
 80011fc:	2308      	movs	r3, #8
 80011fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001200:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001204:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TEMP_INT_GPIO_Port, &GPIO_InitStruct);
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	4619      	mov	r1, r3
 8001210:	4812      	ldr	r0, [pc, #72]	; (800125c <MX_GPIO_Init+0xf0>)
 8001212:	f001 f8e7 	bl	80023e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_Detect_Pin */
  GPIO_InitStruct.Pin = SDMMC_Detect_Pin;
 8001216:	2380      	movs	r3, #128	; 0x80
 8001218:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800121a:	2300      	movs	r3, #0
 800121c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800121e:	2302      	movs	r3, #2
 8001220:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDMMC_Detect_GPIO_Port, &GPIO_InitStruct);
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	4619      	mov	r1, r3
 8001228:	480c      	ldr	r0, [pc, #48]	; (800125c <MX_GPIO_Init+0xf0>)
 800122a:	f001 f8db 	bl	80023e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800122e:	2200      	movs	r2, #0
 8001230:	2100      	movs	r1, #0
 8001232:	2008      	movs	r0, #8
 8001234:	f000 fe67 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001238:	2008      	movs	r0, #8
 800123a:	f000 fe80 	bl	8001f3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800123e:	2200      	movs	r2, #0
 8001240:	2100      	movs	r1, #0
 8001242:	2009      	movs	r0, #9
 8001244:	f000 fe5f 	bl	8001f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001248:	2009      	movs	r0, #9
 800124a:	f000 fe78 	bl	8001f3e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800124e:	bf00      	nop
 8001250:	3728      	adds	r7, #40	; 0x28
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	48000800 	.word	0x48000800

08001260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001264:	b672      	cpsid	i
}
 8001266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001268:	e7fe      	b.n	8001268 <Error_Handler+0x8>

0800126a <pawprint_init>:
static st_fifo_out_slot gyr_slot[SLOT_NUMBER];
static st_fifo_out_slot mag_slot[SLOT_NUMBER];

/* Initialisation */

void pawprint_init( I2C_HandleTypeDef *i2cHandle ){
 800126a:	b580      	push	{r7, lr}
 800126c:	b084      	sub	sp, #16
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]

	//Create required variables
	uint8_t LSM6DSO_WHO,MasterTemp, RegDat, LIS2MDL_WHO, STTS_PROD, STTS_MAN;

	// Boot Delay
	HAL_Delay(20);
 8001272:	2014      	movs	r0, #20
 8001274:	f000 fd48 	bl	8001d08 <HAL_Delay>
	/* Reset Sensor to defaults*/
	RegDat = 0x00;
 8001278:	2300      	movs	r3, #0
 800127a:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FUNC_CFG_ACCESS, &RegDat); // Ensure accessing correct registers
 800127c:	f107 030d 	add.w	r3, r7, #13
 8001280:	461a      	mov	r2, r3
 8001282:	2101      	movs	r1, #1
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7ff fd83 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x05;
 800128a:	2305      	movs	r3, #5
 800128c:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL3_C, &RegDat); // Software reset
 800128e:	f107 030d 	add.w	r3, r7, #13
 8001292:	461a      	mov	r2, r3
 8001294:	2112      	movs	r1, #18
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fd7a 	bl	8000d90 <LSM6DSO_WriteReg>
	HAL_Delay(100);
 800129c:	2064      	movs	r0, #100	; 0x64
 800129e:	f000 fd33 	bl	8001d08 <HAL_Delay>

	// Check LSM6DSO WhoAmI
	LSM6DSO_ReadReg(i2cHandle, LSM6DSO_REG_WHO_AM_I, &LSM6DSO_WHO);
 80012a2:	f107 030f 	add.w	r3, r7, #15
 80012a6:	461a      	mov	r2, r3
 80012a8:	210f      	movs	r1, #15
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff fd56 	bl	8000d5c <LSM6DSO_ReadReg>

	/****** Enable PassThrough ******/
	RegDat = 0x40;
 80012b0:	2340      	movs	r3, #64	; 0x40
 80012b2:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FUNC_CFG_ACCESS, &RegDat);// Enable access to SHUB registers
 80012b4:	f107 030d 	add.w	r3, r7, #13
 80012b8:	461a      	mov	r2, r3
 80012ba:	2101      	movs	r1, #1
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff fd67 	bl	8000d90 <LSM6DSO_WriteReg>
	LSM6DSO_ReadReg(i2cHandle, LSM6DSO_REG_MASTER_CONFIG, &MasterTemp);// Save Master Config to MasterTemp
 80012c2:	f107 030e 	add.w	r3, r7, #14
 80012c6:	461a      	mov	r2, r3
 80012c8:	2114      	movs	r1, #20
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fd46 	bl	8000d5c <LSM6DSO_ReadReg>
	MasterTemp |= 0x20;
 80012d0:	7bbb      	ldrb	r3, [r7, #14]
 80012d2:	f043 0320 	orr.w	r3, r3, #32
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	73bb      	strb	r3, [r7, #14]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_MASTER_CONFIG , &MasterTemp);// Start Config to 1 - sensor hub signal disable
 80012da:	f107 030e 	add.w	r3, r7, #14
 80012de:	461a      	mov	r2, r3
 80012e0:	2114      	movs	r1, #20
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff fd54 	bl	8000d90 <LSM6DSO_WriteReg>
	HAL_Delay(5);																							// Delay
 80012e8:	2005      	movs	r0, #5
 80012ea:	f000 fd0d 	bl	8001d08 <HAL_Delay>
	MasterTemp = (MasterTemp | 0x20) & ~(0x04);
 80012ee:	7bbb      	ldrb	r3, [r7, #14]
 80012f0:	f043 0320 	orr.w	r3, r3, #32
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	f023 0304 	bic.w	r3, r3, #4
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	73bb      	strb	r3, [r7, #14]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_MASTER_CONFIG , &MasterTemp);// Master On bit to 0 to enable
 80012fe:	f107 030e 	add.w	r3, r7, #14
 8001302:	461a      	mov	r2, r3
 8001304:	2114      	movs	r1, #20
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff fd42 	bl	8000d90 <LSM6DSO_WriteReg>
	MasterTemp =  MasterTemp & ~(0x04) & ~(0x20);
 800130c:	7bbb      	ldrb	r3, [r7, #14]
 800130e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001312:	b2db      	uxtb	r3, r3
 8001314:	73bb      	strb	r3, [r7, #14]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_MASTER_CONFIG , &MasterTemp);// Start Config to 0 to restore trigger
 8001316:	f107 030e 	add.w	r3, r7, #14
 800131a:	461a      	mov	r2, r3
 800131c:	2114      	movs	r1, #20
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff fd36 	bl	8000d90 <LSM6DSO_WriteReg>
	MasterTemp = MasterTemp & ~(0x04) & ~(0x20) & ~(0x08);
 8001324:	7bbb      	ldrb	r3, [r7, #14]
 8001326:	f023 032c 	bic.w	r3, r3, #44	; 0x2c
 800132a:	b2db      	uxtb	r3, r3
 800132c:	73bb      	strb	r3, [r7, #14]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_MASTER_CONFIG , &MasterTemp);// Set Pullup to 0 to disable internal pullup
 800132e:	f107 030e 	add.w	r3, r7, #14
 8001332:	461a      	mov	r2, r3
 8001334:	2114      	movs	r1, #20
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff fd2a 	bl	8000d90 <LSM6DSO_WriteReg>
	MasterTemp = 0x10;
 800133c:	2310      	movs	r3, #16
 800133e:	73bb      	strb	r3, [r7, #14]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_MASTER_CONFIG , &MasterTemp);											// Pass Through Enabled
 8001340:	f107 030e 	add.w	r3, r7, #14
 8001344:	461a      	mov	r2, r3
 8001346:	2114      	movs	r1, #20
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff fd21 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x00;
 800134e:	2300      	movs	r3, #0
 8001350:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FUNC_CFG_ACCESS, &RegDat);										// Disable access to SHUB registers
 8001352:	f107 030d 	add.w	r3, r7, #13
 8001356:	461a      	mov	r2, r3
 8001358:	2101      	movs	r1, #1
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fd18 	bl	8000d90 <LSM6DSO_WriteReg>

	/*** LIS2MDL Configuration ***/

	LIS2MDL_ReadReg(i2cHandle, LIS2MDL_REG_WHO_AM_I, &LIS2MDL_WHO);
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	461a      	mov	r2, r3
 8001366:	214f      	movs	r1, #79	; 0x4f
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff fcc3 	bl	8000cf4 <LIS2MDL_ReadReg>

	while( LIS2MDL_WHO != LIS2MDL_ID)
 800136e:	e001      	b.n	8001374 <pawprint_init+0x10a>

	/* Reset sensor to defaults */
	RegDat = 0x23;
 8001370:	2323      	movs	r3, #35	; 0x23
 8001372:	737b      	strb	r3, [r7, #13]
	while( LIS2MDL_WHO != LIS2MDL_ID)
 8001374:	7b3b      	ldrb	r3, [r7, #12]
 8001376:	2b40      	cmp	r3, #64	; 0x40
 8001378:	d1fa      	bne.n	8001370 <pawprint_init+0x106>
	LIS2MDL_WriteReg(i2cHandle, LIS2MDL_REG_CFG_A, &RegDat); //Reset registers by soft rst of cfg A to 1
 800137a:	f107 030d 	add.w	r3, r7, #13
 800137e:	461a      	mov	r2, r3
 8001380:	2160      	movs	r1, #96	; 0x60
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff fcd0 	bl	8000d28 <LIS2MDL_WriteReg>
	HAL_Delay(5);
 8001388:	2005      	movs	r0, #5
 800138a:	f000 fcbd 	bl	8001d08 <HAL_Delay>
	RegDat = 0x43;
 800138e:	2343      	movs	r3, #67	; 0x43
 8001390:	737b      	strb	r3, [r7, #13]
	LIS2MDL_WriteReg(i2cHandle, LIS2MDL_REG_CFG_A, &RegDat); //ReBOOT of cfg A to 1
 8001392:	f107 030d 	add.w	r3, r7, #13
 8001396:	461a      	mov	r2, r3
 8001398:	2160      	movs	r1, #96	; 0x60
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff fcc4 	bl	8000d28 <LIS2MDL_WriteReg>
	HAL_Delay(20);
 80013a0:	2014      	movs	r0, #20
 80013a2:	f000 fcb1 	bl	8001d08 <HAL_Delay>

	/* Setup */
	RegDat = 0x10;
 80013a6:	2310      	movs	r3, #16
 80013a8:	737b      	strb	r3, [r7, #13]
	LIS2MDL_WriteReg(i2cHandle, LIS2MDL_REG_CFG_C, &RegDat);// bdu set 1
 80013aa:	f107 030d 	add.w	r3, r7, #13
 80013ae:	461a      	mov	r2, r3
 80013b0:	2162      	movs	r1, #98	; 0x62
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f7ff fcb8 	bl	8000d28 <LIS2MDL_WriteReg>
	RegDat = 0x8C;
 80013b8:	238c      	movs	r3, #140	; 0x8c
 80013ba:	737b      	strb	r3, [r7, #13]
	LIS2MDL_WriteReg(i2cHandle, LIS2MDL_REG_CFG_A, &RegDat);// offset temp on, operating mode Default, & data rate  100Hz
 80013bc:	f107 030d 	add.w	r3, r7, #13
 80013c0:	461a      	mov	r2, r3
 80013c2:	2160      	movs	r1, #96	; 0x60
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff fcaf 	bl	8000d28 <LIS2MDL_WriteReg>

	/**** Insert Calibration Code here - Requires Moving and Input trigger via USB ******/

	/*** STTS Setup ***/

	STTS751_ReadReg(i2cHandle, STTS751_REG_PROD_ID, &STTS_PROD); // ProdID is 00 for this version of therm - therefore also use manID
 80013ca:	f107 030b 	add.w	r3, r7, #11
 80013ce:	461a      	mov	r2, r3
 80013d0:	21fd      	movs	r1, #253	; 0xfd
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f000 fb08 	bl	80019e8 <STTS751_ReadReg>
	STTS751_ReadReg(i2cHandle, STTS751_REG_MAN_ID, &STTS_MAN);
 80013d8:	f107 030a 	add.w	r3, r7, #10
 80013dc:	461a      	mov	r2, r3
 80013de:	21fe      	movs	r1, #254	; 0xfe
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f000 fb01 	bl	80019e8 <STTS751_ReadReg>

	while( STTS_PROD != STTS751_PROD_ID && STTS_MAN != STTS751_MAN_ID)
 80013e6:	e001      	b.n	80013ec <pawprint_init+0x182>

	RegDat = 0x04;
 80013e8:	2304      	movs	r3, #4
 80013ea:	737b      	strb	r3, [r7, #13]
	while( STTS_PROD != STTS751_PROD_ID && STTS_MAN != STTS751_MAN_ID)
 80013ec:	7afb      	ldrb	r3, [r7, #11]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d002      	beq.n	80013f8 <pawprint_init+0x18e>
 80013f2:	7abb      	ldrb	r3, [r7, #10]
 80013f4:	2b53      	cmp	r3, #83	; 0x53
 80013f6:	d1f7      	bne.n	80013e8 <pawprint_init+0x17e>
	LIS2MDL_WriteReg(i2cHandle, STTS751_REG_CONV_RATE, &RegDat); // 1Hz
 80013f8:	f107 030d 	add.w	r3, r7, #13
 80013fc:	461a      	mov	r2, r3
 80013fe:	2104      	movs	r1, #4
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff fc91 	bl	8000d28 <LIS2MDL_WriteReg>
	RegDat = 0x4B;
 8001406:	234b      	movs	r3, #75	; 0x4b
 8001408:	737b      	strb	r3, [r7, #13]
	LIS2MDL_WriteReg(i2cHandle, STTS751_REG_TEMP_H_LIMIT_H, &RegDat); // Thermal Limit - default is 85 lowered to 75, low limit at freezing
 800140a:	f107 030d 	add.w	r3, r7, #13
 800140e:	461a      	mov	r2, r3
 8001410:	2105      	movs	r1, #5
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff fc88 	bl	8000d28 <LIS2MDL_WriteReg>
	LIS2MDL_WriteReg(i2cHandle, STTS751_REG_THERM_LIMIT, &RegDat); //Therm limit for THERM pin - not used in this design but set regardless for consistency
 8001418:	f107 030d 	add.w	r3, r7, #13
 800141c:	461a      	mov	r2, r3
 800141e:	2120      	movs	r1, #32
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff fc81 	bl	8000d28 <LIS2MDL_WriteReg>

	// No reset function - for safety ensure all thermal registers are set and not assumed to be correct
	RegDat = 0x00;
 8001426:	2300      	movs	r3, #0
 8001428:	737b      	strb	r3, [r7, #13]
	LIS2MDL_WriteReg(i2cHandle, STTS751_REG_TEMP_H_LIMIT_L, &RegDat);
 800142a:	f107 030d 	add.w	r3, r7, #13
 800142e:	461a      	mov	r2, r3
 8001430:	2106      	movs	r1, #6
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff fc78 	bl	8000d28 <LIS2MDL_WriteReg>
	LIS2MDL_WriteReg(i2cHandle, STTS751_REG_TEMP_L_LIMIT_H, &RegDat);
 8001438:	f107 030d 	add.w	r3, r7, #13
 800143c:	461a      	mov	r2, r3
 800143e:	2107      	movs	r1, #7
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff fc71 	bl	8000d28 <LIS2MDL_WriteReg>
	LIS2MDL_WriteReg(i2cHandle, STTS751_REG_TEMP_L_LIMIT_L, &RegDat);
 8001446:	f107 030d 	add.w	r3, r7, #13
 800144a:	461a      	mov	r2, r3
 800144c:	2108      	movs	r1, #8
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7ff fc6a 	bl	8000d28 <LIS2MDL_WriteReg>

	LIS2MDL_WriteReg(i2cHandle, STTS751_REG_CONFIG, &RegDat);// Mask1 enabled - event pin active (b7), Run/standby mode (b6)
 8001454:	f107 030d 	add.w	r3, r7, #13
 8001458:	461a      	mov	r2, r3
 800145a:	2103      	movs	r1, #3
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff fc63 	bl	8000d28 <LIS2MDL_WriteReg>

	/*** Disable Pass Through ***/
	RegDat = 0x40;
 8001462:	2340      	movs	r3, #64	; 0x40
 8001464:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FUNC_CFG_ACCESS, &RegDat);// Enable access to SHUB registers
 8001466:	f107 030d 	add.w	r3, r7, #13
 800146a:	461a      	mov	r2, r3
 800146c:	2101      	movs	r1, #1
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff fc8e 	bl	8000d90 <LSM6DSO_WriteReg>
	HAL_Delay(100);		// delay 100
 8001474:	2064      	movs	r0, #100	; 0x64
 8001476:	f000 fc47 	bl	8001d08 <HAL_Delay>
	RegDat = 0x00;
 800147a:	2300      	movs	r3, #0
 800147c:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_MASTER_CONFIG , &RegDat);	// Disable pass through
 800147e:	f107 030d 	add.w	r3, r7, #13
 8001482:	461a      	mov	r2, r3
 8001484:	2114      	movs	r1, #20
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7ff fc82 	bl	8000d90 <LSM6DSO_WriteReg>
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FUNC_CFG_ACCESS, &RegDat);	// Disable SHUB access
 800148c:	f107 030d 	add.w	r3, r7, #13
 8001490:	461a      	mov	r2, r3
 8001492:	2101      	movs	r1, #1
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff fc7b 	bl	8000d90 <LSM6DSO_WriteReg>

	/*** Configure LSM6DSO ***/
	RegDat = 0xE2;
 800149a:	23e2      	movs	r3, #226	; 0xe2
 800149c:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL9_XL , &RegDat); // Disable I3C MIPI
 800149e:	f107 030d 	add.w	r3, r7, #13
 80014a2:	461a      	mov	r2, r3
 80014a4:	2118      	movs	r1, #24
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff fc72 	bl	8000d90 <LSM6DSO_WriteReg>

	RegDat = 0x00;
 80014ac:	2300      	movs	r3, #0
 80014ae:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL1_XL , &RegDat); // Ensure Acc and Gyro Powered down
 80014b0:	f107 030d 	add.w	r3, r7, #13
 80014b4:	461a      	mov	r2, r3
 80014b6:	2110      	movs	r1, #16
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff fc69 	bl	8000d90 <LSM6DSO_WriteReg>
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL2_G , &RegDat);
 80014be:	f107 030d 	add.w	r3, r7, #13
 80014c2:	461a      	mov	r2, r3
 80014c4:	2111      	movs	r1, #17
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff fc62 	bl	8000d90 <LSM6DSO_WriteReg>

	/**** FIFO set up ****/
	RegDat = 0x32;
 80014cc:	2332      	movs	r3, #50	; 0x32
 80014ce:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FIFO_CTRL1 , &RegDat);// Set Watermark level to 50
 80014d0:	f107 030d 	add.w	r3, r7, #13
 80014d4:	461a      	mov	r2, r3
 80014d6:	2107      	movs	r1, #7
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f7ff fc59 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x00;
 80014de:	2300      	movs	r3, #0
 80014e0:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FIFO_CTRL2 , &RegDat);
 80014e2:	f107 030d 	add.w	r3, r7, #13
 80014e6:	461a      	mov	r2, r3
 80014e8:	2108      	movs	r1, #8
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff fc50 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x11;
 80014f0:	2311      	movs	r3, #17
 80014f2:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FIFO_CTRL3 , &RegDat); // Set BDR for XL and Gyro (12.5Hz both)
 80014f4:	f107 030d 	add.w	r3, r7, #13
 80014f8:	461a      	mov	r2, r3
 80014fa:	2109      	movs	r1, #9
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff fc47 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x46;
 8001502:	2346      	movs	r3, #70	; 0x46
 8001504:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FIFO_CTRL4 , &RegDat);//41: FIFO mode, bqtch Timestamp, no temp   56: Set to continuous mode & batch Temp and Timestamp
 8001506:	f107 030d 	add.w	r3, r7, #13
 800150a:	461a      	mov	r2, r3
 800150c:	210a      	movs	r1, #10
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff fc3e 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x00; //RegDat = 0x41;
 8001514:	2300      	movs	r3, #0
 8001516:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_TAP_CFG0 , &RegDat); // Latch interrupt & clear on read
 8001518:	f107 030d 	add.w	r3, r7, #13
 800151c:	461a      	mov	r2, r3
 800151e:	2156      	movs	r1, #86	; 0x56
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff fc35 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x38;
 8001526:	2338      	movs	r3, #56	; 0x38
 8001528:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_INT1_CTRL , &RegDat); // FIFO int on INT1
 800152a:	f107 030d 	add.w	r3, r7, #13
 800152e:	461a      	mov	r2, r3
 8001530:	210d      	movs	r1, #13
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff fc2c 	bl	8000d90 <LSM6DSO_WriteReg>

	/*** Peripheral address / subaddress config ***/
	RegDat = 0x40;
 8001538:	2340      	movs	r3, #64	; 0x40
 800153a:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FUNC_CFG_ACCESS, &RegDat); // Enable SHUB access
 800153c:	f107 030d 	add.w	r3, r7, #13
 8001540:	461a      	mov	r2, r3
 8001542:	2101      	movs	r1, #1
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff fc23 	bl	8000d90 <LSM6DSO_WriteReg>

	// LIS2MDL Peripheral enable
	RegDat = LIS2MDL_I2C_ADDR;
 800154a:	233d      	movs	r3, #61	; 0x3d
 800154c:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_SLV0_ADD, &RegDat);// Set address slv0
 800154e:	f107 030d 	add.w	r3, r7, #13
 8001552:	461a      	mov	r2, r3
 8001554:	2115      	movs	r1, #21
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff fc1a 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = LIS2MDL_REG_OUTX_L;
 800155c:	2368      	movs	r3, #104	; 0x68
 800155e:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_SLV0_SUBADD, &RegDat);// Set start register for data output
 8001560:	f107 030d 	add.w	r3, r7, #13
 8001564:	461a      	mov	r2, r3
 8001566:	2116      	movs	r1, #22
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff fc11 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0xCE;
 800156e:	23ce      	movs	r3, #206	; 0xce
 8001570:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_SLV0_CONFIG, &RegDat);// Set bytes to read 0E Default 104Hz
 8001572:	f107 030d 	add.w	r3, r7, #13
 8001576:	461a      	mov	r2, r3
 8001578:	2117      	movs	r1, #23
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff fc08 	bl	8000d90 <LSM6DSO_WriteReg>
//	RegDat = STTS751_REG_TEMP_H;
//	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_SLV1_SUBADD, &RegDat);// Set start register for data output
//	RegDat = 0x0B;
//	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_SLV1_CONFIG, &RegDat);// Set bytes to read - status between L and H registers so need to read 3
//	RegDat = 0x00;
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FUNC_CFG_ACCESS, &RegDat);// Disable SHUB access
 8001580:	f107 030d 	add.w	r3, r7, #13
 8001584:	461a      	mov	r2, r3
 8001586:	2101      	movs	r1, #1
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff fc01 	bl	8000d90 <LSM6DSO_WriteReg>

	/* Configure Xl and Gyro */
	RegDat = 0x44;
 800158e:	2344      	movs	r3, #68	; 0x44
 8001590:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL3_C, &RegDat);// Enable block update and auto increment registers
 8001592:	f107 030d 	add.w	r3, r7, #13
 8001596:	461a      	mov	r2, r3
 8001598:	2112      	movs	r1, #18
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff fbf8 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x28;
 80015a0:	2328      	movs	r3, #40	; 0x28
 80015a2:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL4_C, &RegDat);	// Int 1 and mask DRDY until Filter settles
 80015a4:	f107 030d 	add.w	r3, r7, #13
 80015a8:	461a      	mov	r2, r3
 80015aa:	2113      	movs	r1, #19
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff fbef 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x10;
 80015b2:	2310      	movs	r3, #16
 80015b4:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL6_C, &RegDat);// XL High performance disabled
 80015b6:	f107 030d 	add.w	r3, r7, #13
 80015ba:	461a      	mov	r2, r3
 80015bc:	2115      	movs	r1, #21
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fbe6 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x80;
 80015c4:	2380      	movs	r3, #128	; 0x80
 80015c6:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL7_G, &RegDat);// Gyro High performance disabled
 80015c8:	f107 030d 	add.w	r3, r7, #13
 80015cc:	461a      	mov	r2, r3
 80015ce:	2116      	movs	r1, #22
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff fbdd 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x20;
 80015d6:	2320      	movs	r3, #32
 80015d8:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL10_C, &RegDat);// enable timestamps
 80015da:	f107 030d 	add.w	r3, r7, #13
 80015de:	461a      	mov	r2, r3
 80015e0:	2119      	movs	r1, #25
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff fbd4 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x10;
 80015e8:	2310      	movs	r3, #16
 80015ea:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL1_XL, &RegDat);//Set acc scale and sample rate  - ctrl 1 xl
 80015ec:	f107 030d 	add.w	r3, r7, #13
 80015f0:	461a      	mov	r2, r3
 80015f2:	2110      	movs	r1, #16
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff fbcb 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x10;
 80015fa:	2310      	movs	r3, #16
 80015fc:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_CTRL2_G, &RegDat);// Gyro scale and sample rate - ctrl 2 g
 80015fe:	f107 030d 	add.w	r3, r7, #13
 8001602:	461a      	mov	r2, r3
 8001604:	2111      	movs	r1, #17
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f7ff fbc2 	bl	8000d90 <LSM6DSO_WriteReg>

	/* Enable I2C Master to begin Data collection */
	RegDat = 0x40;
 800160c:	2340      	movs	r3, #64	; 0x40
 800160e:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FUNC_CFG_ACCESS, &RegDat); // Enable SHUB Reg Access
 8001610:	f107 030d 	add.w	r3, r7, #13
 8001614:	461a      	mov	r2, r3
 8001616:	2101      	movs	r1, #1
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff fbb9 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x4C;
 800161e:	234c      	movs	r3, #76	; 0x4c
 8001620:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_MASTER_CONFIG , &RegDat);// Master config - enable pullups & accel trigger drdy & number external sensors
 8001622:	f107 030d 	add.w	r3, r7, #13
 8001626:	461a      	mov	r2, r3
 8001628:	2114      	movs	r1, #20
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff fbb0 	bl	8000d90 <LSM6DSO_WriteReg>
	RegDat = 0x00;
 8001630:	2300      	movs	r3, #0
 8001632:	737b      	strb	r3, [r7, #13]
	LSM6DSO_WriteReg(i2cHandle, LSM6DSO_REG_FUNC_CFG_ACCESS, &RegDat);
 8001634:	f107 030d 	add.w	r3, r7, #13
 8001638:	461a      	mov	r2, r3
 800163a:	2101      	movs	r1, #1
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff fba7 	bl	8000d90 <LSM6DSO_WriteReg>

}
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001652:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <HAL_MspInit+0x44>)
 8001654:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001656:	4a0e      	ldr	r2, [pc, #56]	; (8001690 <HAL_MspInit+0x44>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	6613      	str	r3, [r2, #96]	; 0x60
 800165e:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <HAL_MspInit+0x44>)
 8001660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800166a:	4b09      	ldr	r3, [pc, #36]	; (8001690 <HAL_MspInit+0x44>)
 800166c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800166e:	4a08      	ldr	r2, [pc, #32]	; (8001690 <HAL_MspInit+0x44>)
 8001670:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001674:	6593      	str	r3, [r2, #88]	; 0x58
 8001676:	4b06      	ldr	r3, [pc, #24]	; (8001690 <HAL_MspInit+0x44>)
 8001678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800167a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167e:	603b      	str	r3, [r7, #0]
 8001680:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40021000 	.word	0x40021000

08001694 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b0ac      	sub	sp, #176	; 0xb0
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	2288      	movs	r2, #136	; 0x88
 80016b2:	2100      	movs	r1, #0
 80016b4:	4618      	mov	r0, r3
 80016b6:	f00f ffde 	bl	8011676 <memset>
  if(hi2c->Instance==I2C3)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a21      	ldr	r2, [pc, #132]	; (8001744 <HAL_I2C_MspInit+0xb0>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d13b      	bne.n	800173c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80016c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016c8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80016ca:	2300      	movs	r3, #0
 80016cc:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	4618      	mov	r0, r3
 80016d4:	f003 feb2 	bl	800543c <HAL_RCCEx_PeriphCLKConfig>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80016de:	f7ff fdbf 	bl	8001260 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e2:	4b19      	ldr	r3, [pc, #100]	; (8001748 <HAL_I2C_MspInit+0xb4>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e6:	4a18      	ldr	r2, [pc, #96]	; (8001748 <HAL_I2C_MspInit+0xb4>)
 80016e8:	f043 0304 	orr.w	r3, r3, #4
 80016ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ee:	4b16      	ldr	r3, [pc, #88]	; (8001748 <HAL_I2C_MspInit+0xb4>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f2:	f003 0304 	and.w	r3, r3, #4
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 80016fa:	2303      	movs	r3, #3
 80016fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001700:	2312      	movs	r3, #18
 8001702:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170c:	2303      	movs	r3, #3
 800170e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001712:	2304      	movs	r3, #4
 8001714:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001718:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800171c:	4619      	mov	r1, r3
 800171e:	480b      	ldr	r0, [pc, #44]	; (800174c <HAL_I2C_MspInit+0xb8>)
 8001720:	f000 fe60 	bl	80023e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001724:	4b08      	ldr	r3, [pc, #32]	; (8001748 <HAL_I2C_MspInit+0xb4>)
 8001726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001728:	4a07      	ldr	r2, [pc, #28]	; (8001748 <HAL_I2C_MspInit+0xb4>)
 800172a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800172e:	6593      	str	r3, [r2, #88]	; 0x58
 8001730:	4b05      	ldr	r3, [pc, #20]	; (8001748 <HAL_I2C_MspInit+0xb4>)
 8001732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001734:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800173c:	bf00      	nop
 800173e:	37b0      	adds	r7, #176	; 0xb0
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40005c00 	.word	0x40005c00
 8001748:	40021000 	.word	0x40021000
 800174c:	48000800 	.word	0x48000800

08001750 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b0a4      	sub	sp, #144	; 0x90
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001758:	f107 0308 	add.w	r3, r7, #8
 800175c:	2288      	movs	r2, #136	; 0x88
 800175e:	2100      	movs	r1, #0
 8001760:	4618      	mov	r0, r3
 8001762:	f00f ff88 	bl	8011676 <memset>
  if(hrtc->Instance==RTC)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a10      	ldr	r2, [pc, #64]	; (80017ac <HAL_RTC_MspInit+0x5c>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d118      	bne.n	80017a2 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001770:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001774:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001776:	f44f 7300 	mov.w	r3, #512	; 0x200
 800177a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800177e:	f107 0308 	add.w	r3, r7, #8
 8001782:	4618      	mov	r0, r3
 8001784:	f003 fe5a 	bl	800543c <HAL_RCCEx_PeriphCLKConfig>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800178e:	f7ff fd67 	bl	8001260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001792:	4b07      	ldr	r3, [pc, #28]	; (80017b0 <HAL_RTC_MspInit+0x60>)
 8001794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001798:	4a05      	ldr	r2, [pc, #20]	; (80017b0 <HAL_RTC_MspInit+0x60>)
 800179a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800179e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80017a2:	bf00      	nop
 80017a4:	3790      	adds	r7, #144	; 0x90
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40002800 	.word	0x40002800
 80017b0:	40021000 	.word	0x40021000

080017b4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b0ac      	sub	sp, #176	; 0xb0
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	2288      	movs	r2, #136	; 0x88
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f00f ff4e 	bl	8011676 <memset>
  if(hsd->Instance==SDMMC1)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a51      	ldr	r2, [pc, #324]	; (8001924 <HAL_SD_MspInit+0x170>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	f040 809a 	bne.w	800191a <HAL_SD_MspInit+0x166>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 80017e6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80017ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLL;
 80017ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80017f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	4618      	mov	r0, r3
 80017fa:	f003 fe1f 	bl	800543c <HAL_RCCEx_PeriphCLKConfig>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8001804:	f7ff fd2c 	bl	8001260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001808:	4b47      	ldr	r3, [pc, #284]	; (8001928 <HAL_SD_MspInit+0x174>)
 800180a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800180c:	4a46      	ldr	r2, [pc, #280]	; (8001928 <HAL_SD_MspInit+0x174>)
 800180e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001812:	6613      	str	r3, [r2, #96]	; 0x60
 8001814:	4b44      	ldr	r3, [pc, #272]	; (8001928 <HAL_SD_MspInit+0x174>)
 8001816:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001818:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800181c:	613b      	str	r3, [r7, #16]
 800181e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001820:	4b41      	ldr	r3, [pc, #260]	; (8001928 <HAL_SD_MspInit+0x174>)
 8001822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001824:	4a40      	ldr	r2, [pc, #256]	; (8001928 <HAL_SD_MspInit+0x174>)
 8001826:	f043 0304 	orr.w	r3, r3, #4
 800182a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800182c:	4b3e      	ldr	r3, [pc, #248]	; (8001928 <HAL_SD_MspInit+0x174>)
 800182e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001830:	f003 0304 	and.w	r3, r3, #4
 8001834:	60fb      	str	r3, [r7, #12]
 8001836:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001838:	4b3b      	ldr	r3, [pc, #236]	; (8001928 <HAL_SD_MspInit+0x174>)
 800183a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183c:	4a3a      	ldr	r2, [pc, #232]	; (8001928 <HAL_SD_MspInit+0x174>)
 800183e:	f043 0308 	orr.w	r3, r3, #8
 8001842:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001844:	4b38      	ldr	r3, [pc, #224]	; (8001928 <HAL_SD_MspInit+0x174>)
 8001846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001848:	f003 0308 	and.w	r3, r3, #8
 800184c:	60bb      	str	r3, [r7, #8]
 800184e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001850:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001854:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001864:	2303      	movs	r3, #3
 8001866:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800186a:	230c      	movs	r3, #12
 800186c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001870:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001874:	4619      	mov	r1, r3
 8001876:	482d      	ldr	r0, [pc, #180]	; (800192c <HAL_SD_MspInit+0x178>)
 8001878:	f000 fdb4 	bl	80023e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800187c:	2304      	movs	r3, #4
 800187e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188e:	2303      	movs	r3, #3
 8001890:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001894:	230c      	movs	r3, #12
 8001896:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800189a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800189e:	4619      	mov	r1, r3
 80018a0:	4823      	ldr	r0, [pc, #140]	; (8001930 <HAL_SD_MspInit+0x17c>)
 80018a2:	f000 fd9f 	bl	80023e4 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1 Init */
    hdma_sdmmc1.Instance = DMA2_Channel4;
 80018a6:	4b23      	ldr	r3, [pc, #140]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018a8:	4a23      	ldr	r2, [pc, #140]	; (8001938 <HAL_SD_MspInit+0x184>)
 80018aa:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1.Init.Request = DMA_REQUEST_7;
 80018ac:	4b21      	ldr	r3, [pc, #132]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018ae:	2207      	movs	r2, #7
 80018b0:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018b8:	4b1e      	ldr	r3, [pc, #120]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1.Init.MemInc = DMA_MINC_ENABLE;
 80018be:	4b1d      	ldr	r3, [pc, #116]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018c0:	2280      	movs	r2, #128	; 0x80
 80018c2:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018c4:	4b1b      	ldr	r3, [pc, #108]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018ca:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018cc:	4b19      	ldr	r3, [pc, #100]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018d2:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1.Init.Mode = DMA_NORMAL;
 80018d4:	4b17      	ldr	r3, [pc, #92]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1.Init.Priority = DMA_PRIORITY_HIGH;
 80018da:	4b16      	ldr	r3, [pc, #88]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sdmmc1) != HAL_OK)
 80018e2:	4814      	ldr	r0, [pc, #80]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018e4:	f000 fb46 	bl	8001f74 <HAL_DMA_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <HAL_SD_MspInit+0x13e>
    {
      Error_Handler();
 80018ee:	f7ff fcb7 	bl	8001260 <Error_Handler>

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    /* Be sure to change transfer direction before calling
     HAL_SD_ReadBlocks_DMA or HAL_SD_WriteBlocks_DMA. */
    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a0f      	ldr	r2, [pc, #60]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018f6:	641a      	str	r2, [r3, #64]	; 0x40
 80018f8:	4a0e      	ldr	r2, [pc, #56]	; (8001934 <HAL_SD_MspInit+0x180>)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a0c      	ldr	r2, [pc, #48]	; (8001934 <HAL_SD_MspInit+0x180>)
 8001902:	63da      	str	r2, [r3, #60]	; 0x3c
 8001904:	4a0b      	ldr	r2, [pc, #44]	; (8001934 <HAL_SD_MspInit+0x180>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6293      	str	r3, [r2, #40]	; 0x28

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 800190a:	2200      	movs	r2, #0
 800190c:	2100      	movs	r1, #0
 800190e:	2031      	movs	r0, #49	; 0x31
 8001910:	f000 faf9 	bl	8001f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001914:	2031      	movs	r0, #49	; 0x31
 8001916:	f000 fb12 	bl	8001f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800191a:	bf00      	nop
 800191c:	37b0      	adds	r7, #176	; 0xb0
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40012800 	.word	0x40012800
 8001928:	40021000 	.word	0x40021000
 800192c:	48000800 	.word	0x48000800
 8001930:	48000c00 	.word	0x48000c00
 8001934:	200003ec 	.word	0x200003ec
 8001938:	40020444 	.word	0x40020444

0800193c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001940:	e7fe      	b.n	8001940 <NMI_Handler+0x4>

08001942 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001942:	b480      	push	{r7}
 8001944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001946:	e7fe      	b.n	8001946 <HardFault_Handler+0x4>

08001948 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800194c:	e7fe      	b.n	800194c <MemManage_Handler+0x4>

0800194e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800194e:	b480      	push	{r7}
 8001950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001952:	e7fe      	b.n	8001952 <BusFault_Handler+0x4>

08001954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001958:	e7fe      	b.n	8001958 <UsageFault_Handler+0x4>

0800195a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001976:	b480      	push	{r7}
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001988:	f000 f99e 	bl	8001cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}

08001990 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_Pin);
 8001994:	2004      	movs	r0, #4
 8001996:	f000 fee7 	bl	8002768 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}

0800199e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TEMP_INT_Pin);
 80019a2:	2008      	movs	r0, #8
 80019a4:	f000 fee0 	bl	8002768 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}

080019ac <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80019b0:	4802      	ldr	r0, [pc, #8]	; (80019bc <SDMMC1_IRQHandler+0x10>)
 80019b2:	f005 fd29 	bl	8007408 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000368 	.word	0x20000368

080019c0 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1);
 80019c4:	4802      	ldr	r0, [pc, #8]	; (80019d0 <DMA2_Channel4_IRQHandler+0x10>)
 80019c6:	f000 fc2e 	bl	8002226 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	200003ec 	.word	0x200003ec

080019d4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80019d8:	4802      	ldr	r0, [pc, #8]	; (80019e4 <OTG_FS_IRQHandler+0x10>)
 80019da:	f001 fe4d 	bl	8003678 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20002008 	.word	0x20002008

080019e8 <STTS751_ReadReg>:
/*
 * Low level functions to read/write to STTS751
 * Main functions held in PawPrint.c(.h)
 */

HAL_StatusTypeDef	STTS751_ReadReg( I2C_HandleTypeDef *i2cHandle, uint8_t reg, uint8_t *data ){
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b088      	sub	sp, #32
 80019ec:	af04      	add	r7, sp, #16
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	460b      	mov	r3, r1
 80019f2:	607a      	str	r2, [r7, #4]
 80019f4:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Read( i2cHandle, STTS751_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY );
 80019f6:	7afb      	ldrb	r3, [r7, #11]
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	9302      	str	r3, [sp, #8]
 8001a00:	2301      	movs	r3, #1
 8001a02:	9301      	str	r3, [sp, #4]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	2301      	movs	r3, #1
 8001a0a:	2172      	movs	r1, #114	; 0x72
 8001a0c:	68f8      	ldr	r0, [r7, #12]
 8001a0e:	f001 f877 	bl	8002b00 <HAL_I2C_Mem_Read>
 8001a12:	4603      	mov	r3, r0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return 1;
 8001a20:	2301      	movs	r3, #1
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <_kill>:

int _kill(int pid, int sig)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a36:	f00f fe71 	bl	801171c <__errno>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2216      	movs	r2, #22
 8001a3e:	601a      	str	r2, [r3, #0]
  return -1;
 8001a40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <_exit>:

void _exit (int status)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a54:	f04f 31ff 	mov.w	r1, #4294967295
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff ffe7 	bl	8001a2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a5e:	e7fe      	b.n	8001a5e <_exit+0x12>

08001a60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
 8001a70:	e00a      	b.n	8001a88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a72:	f3af 8000 	nop.w
 8001a76:	4601      	mov	r1, r0
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	1c5a      	adds	r2, r3, #1
 8001a7c:	60ba      	str	r2, [r7, #8]
 8001a7e:	b2ca      	uxtb	r2, r1
 8001a80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	3301      	adds	r3, #1
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	dbf0      	blt.n	8001a72 <_read+0x12>
  }

  return len;
 8001a90:	687b      	ldr	r3, [r7, #4]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	60f8      	str	r0, [r7, #12]
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	e009      	b.n	8001ac0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	1c5a      	adds	r2, r3, #1
 8001ab0:	60ba      	str	r2, [r7, #8]
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	3301      	adds	r3, #1
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	dbf1      	blt.n	8001aac <_write+0x12>
  }
  return len;
 8001ac8:	687b      	ldr	r3, [r7, #4]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <_close>:

int _close(int file)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	b083      	sub	sp, #12
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b083      	sub	sp, #12
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
 8001af2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001afa:	605a      	str	r2, [r3, #4]
  return 0;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr

08001b0a <_isatty>:

int _isatty(int file)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b12:	2301      	movs	r3, #1
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
	...

08001b3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b44:	4a14      	ldr	r2, [pc, #80]	; (8001b98 <_sbrk+0x5c>)
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <_sbrk+0x60>)
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b50:	4b13      	ldr	r3, [pc, #76]	; (8001ba0 <_sbrk+0x64>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b58:	4b11      	ldr	r3, [pc, #68]	; (8001ba0 <_sbrk+0x64>)
 8001b5a:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <_sbrk+0x68>)
 8001b5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5e:	4b10      	ldr	r3, [pc, #64]	; (8001ba0 <_sbrk+0x64>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d207      	bcs.n	8001b7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b6c:	f00f fdd6 	bl	801171c <__errno>
 8001b70:	4603      	mov	r3, r0
 8001b72:	220c      	movs	r2, #12
 8001b74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7a:	e009      	b.n	8001b90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b7c:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <_sbrk+0x64>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b82:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	4a05      	ldr	r2, [pc, #20]	; (8001ba0 <_sbrk+0x64>)
 8001b8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20018000 	.word	0x20018000
 8001b9c:	00000800 	.word	0x00000800
 8001ba0:	2000067c 	.word	0x2000067c
 8001ba4:	20002880 	.word	0x20002880

08001ba8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001bac:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <SystemInit+0x20>)
 8001bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bb2:	4a05      	ldr	r2, [pc, #20]	; (8001bc8 <SystemInit+0x20>)
 8001bb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001bcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c04 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bd0:	f7ff ffea 	bl	8001ba8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bd4:	480c      	ldr	r0, [pc, #48]	; (8001c08 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bd6:	490d      	ldr	r1, [pc, #52]	; (8001c0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bd8:	4a0d      	ldr	r2, [pc, #52]	; (8001c10 <LoopForever+0xe>)
  movs r3, #0
 8001bda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bdc:	e002      	b.n	8001be4 <LoopCopyDataInit>

08001bde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001be2:	3304      	adds	r3, #4

08001be4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001be6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001be8:	d3f9      	bcc.n	8001bde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bea:	4a0a      	ldr	r2, [pc, #40]	; (8001c14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bec:	4c0a      	ldr	r4, [pc, #40]	; (8001c18 <LoopForever+0x16>)
  movs r3, #0
 8001bee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf0:	e001      	b.n	8001bf6 <LoopFillZerobss>

08001bf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf4:	3204      	adds	r2, #4

08001bf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bf8:	d3fb      	bcc.n	8001bf2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bfa:	f00f fd95 	bl	8011728 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bfe:	f7ff f8fd 	bl	8000dfc <main>

08001c02 <LoopForever>:

LoopForever:
    b LoopForever
 8001c02:	e7fe      	b.n	8001c02 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c04:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c0c:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8001c10:	080154a0 	.word	0x080154a0
  ldr r2, =_sbss
 8001c14:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8001c18:	20002880 	.word	0x20002880

08001c1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c1c:	e7fe      	b.n	8001c1c <ADC1_2_IRQHandler>

08001c1e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b082      	sub	sp, #8
 8001c22:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c28:	2003      	movs	r0, #3
 8001c2a:	f000 f961 	bl	8001ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c2e:	200f      	movs	r0, #15
 8001c30:	f000 f80e 	bl	8001c50 <HAL_InitTick>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d002      	beq.n	8001c40 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	71fb      	strb	r3, [r7, #7]
 8001c3e:	e001      	b.n	8001c44 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c40:	f7ff fd04 	bl	800164c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c44:	79fb      	ldrb	r3, [r7, #7]
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
	...

08001c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c5c:	4b17      	ldr	r3, [pc, #92]	; (8001cbc <HAL_InitTick+0x6c>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d023      	beq.n	8001cac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c64:	4b16      	ldr	r3, [pc, #88]	; (8001cc0 <HAL_InitTick+0x70>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b14      	ldr	r3, [pc, #80]	; (8001cbc <HAL_InitTick+0x6c>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f000 f96d 	bl	8001f5a <HAL_SYSTICK_Config>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10f      	bne.n	8001ca6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2b0f      	cmp	r3, #15
 8001c8a:	d809      	bhi.n	8001ca0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295
 8001c94:	f000 f937 	bl	8001f06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c98:	4a0a      	ldr	r2, [pc, #40]	; (8001cc4 <HAL_InitTick+0x74>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	e007      	b.n	8001cb0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	73fb      	strb	r3, [r7, #15]
 8001ca4:	e004      	b.n	8001cb0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	73fb      	strb	r3, [r7, #15]
 8001caa:	e001      	b.n	8001cb0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000008 	.word	0x20000008
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	20000004 	.word	0x20000004

08001cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_IncTick+0x20>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b06      	ldr	r3, [pc, #24]	; (8001cec <HAL_IncTick+0x24>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4a04      	ldr	r2, [pc, #16]	; (8001cec <HAL_IncTick+0x24>)
 8001cda:	6013      	str	r3, [r2, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	20000008 	.word	0x20000008
 8001cec:	20000680 	.word	0x20000680

08001cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf4:	4b03      	ldr	r3, [pc, #12]	; (8001d04 <HAL_GetTick+0x14>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000680 	.word	0x20000680

08001d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d10:	f7ff ffee 	bl	8001cf0 <HAL_GetTick>
 8001d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d20:	d005      	beq.n	8001d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d22:	4b0a      	ldr	r3, [pc, #40]	; (8001d4c <HAL_Delay+0x44>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	461a      	mov	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d2e:	bf00      	nop
 8001d30:	f7ff ffde 	bl	8001cf0 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d8f7      	bhi.n	8001d30 <HAL_Delay+0x28>
  {
  }
}
 8001d40:	bf00      	nop
 8001d42:	bf00      	nop
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000008 	.word	0x20000008

08001d50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d60:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d82:	4a04      	ldr	r2, [pc, #16]	; (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	60d3      	str	r3, [r2, #12]
}
 8001d88:	bf00      	nop
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d9c:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <__NVIC_GetPriorityGrouping+0x18>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	f003 0307 	and.w	r3, r3, #7
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	db0b      	blt.n	8001dde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	f003 021f 	and.w	r2, r3, #31
 8001dcc:	4907      	ldr	r1, [pc, #28]	; (8001dec <__NVIC_EnableIRQ+0x38>)
 8001dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd2:	095b      	lsrs	r3, r3, #5
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	e000e100 	.word	0xe000e100

08001df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db0a      	blt.n	8001e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	490c      	ldr	r1, [pc, #48]	; (8001e3c <__NVIC_SetPriority+0x4c>)
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	0112      	lsls	r2, r2, #4
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e18:	e00a      	b.n	8001e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	4908      	ldr	r1, [pc, #32]	; (8001e40 <__NVIC_SetPriority+0x50>)
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	3b04      	subs	r3, #4
 8001e28:	0112      	lsls	r2, r2, #4
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	761a      	strb	r2, [r3, #24]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	e000e100 	.word	0xe000e100
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	; 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f1c3 0307 	rsb	r3, r3, #7
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	bf28      	it	cs
 8001e62:	2304      	movcs	r3, #4
 8001e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3304      	adds	r3, #4
 8001e6a:	2b06      	cmp	r3, #6
 8001e6c:	d902      	bls.n	8001e74 <NVIC_EncodePriority+0x30>
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3b03      	subs	r3, #3
 8001e72:	e000      	b.n	8001e76 <NVIC_EncodePriority+0x32>
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	f04f 32ff 	mov.w	r2, #4294967295
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	401a      	ands	r2, r3
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	4313      	orrs	r3, r2
         );
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3724      	adds	r7, #36	; 0x24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ebc:	d301      	bcc.n	8001ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e00f      	b.n	8001ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	; (8001eec <SysTick_Config+0x40>)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eca:	210f      	movs	r1, #15
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed0:	f7ff ff8e 	bl	8001df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <SysTick_Config+0x40>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eda:	4b04      	ldr	r3, [pc, #16]	; (8001eec <SysTick_Config+0x40>)
 8001edc:	2207      	movs	r2, #7
 8001ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	e000e010 	.word	0xe000e010

08001ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff ff29 	bl	8001d50 <__NVIC_SetPriorityGrouping>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b086      	sub	sp, #24
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	60b9      	str	r1, [r7, #8]
 8001f10:	607a      	str	r2, [r7, #4]
 8001f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f18:	f7ff ff3e 	bl	8001d98 <__NVIC_GetPriorityGrouping>
 8001f1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	68b9      	ldr	r1, [r7, #8]
 8001f22:	6978      	ldr	r0, [r7, #20]
 8001f24:	f7ff ff8e 	bl	8001e44 <NVIC_EncodePriority>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff5d 	bl	8001df0 <__NVIC_SetPriority>
}
 8001f36:	bf00      	nop
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	4603      	mov	r3, r0
 8001f46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ff31 	bl	8001db4 <__NVIC_EnableIRQ>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7ff ffa2 	bl	8001eac <SysTick_Config>
 8001f68:	4603      	mov	r3, r0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e098      	b.n	80020b8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	4b4d      	ldr	r3, [pc, #308]	; (80020c4 <HAL_DMA_Init+0x150>)
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d80f      	bhi.n	8001fb2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	461a      	mov	r2, r3
 8001f98:	4b4b      	ldr	r3, [pc, #300]	; (80020c8 <HAL_DMA_Init+0x154>)
 8001f9a:	4413      	add	r3, r2
 8001f9c:	4a4b      	ldr	r2, [pc, #300]	; (80020cc <HAL_DMA_Init+0x158>)
 8001f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa2:	091b      	lsrs	r3, r3, #4
 8001fa4:	009a      	lsls	r2, r3, #2
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a48      	ldr	r2, [pc, #288]	; (80020d0 <HAL_DMA_Init+0x15c>)
 8001fae:	641a      	str	r2, [r3, #64]	; 0x40
 8001fb0:	e00e      	b.n	8001fd0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	4b46      	ldr	r3, [pc, #280]	; (80020d4 <HAL_DMA_Init+0x160>)
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a43      	ldr	r2, [pc, #268]	; (80020cc <HAL_DMA_Init+0x158>)
 8001fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc2:	091b      	lsrs	r3, r3, #4
 8001fc4:	009a      	lsls	r2, r3, #2
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a42      	ldr	r2, [pc, #264]	; (80020d8 <HAL_DMA_Init+0x164>)
 8001fce:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2202      	movs	r2, #2
 8001fd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001ff4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002000:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800200c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	4313      	orrs	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800202a:	d039      	beq.n	80020a0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002030:	4a27      	ldr	r2, [pc, #156]	; (80020d0 <HAL_DMA_Init+0x15c>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d11a      	bne.n	800206c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002036:	4b29      	ldr	r3, [pc, #164]	; (80020dc <HAL_DMA_Init+0x168>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203e:	f003 031c 	and.w	r3, r3, #28
 8002042:	210f      	movs	r1, #15
 8002044:	fa01 f303 	lsl.w	r3, r1, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	4924      	ldr	r1, [pc, #144]	; (80020dc <HAL_DMA_Init+0x168>)
 800204c:	4013      	ands	r3, r2
 800204e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002050:	4b22      	ldr	r3, [pc, #136]	; (80020dc <HAL_DMA_Init+0x168>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6859      	ldr	r1, [r3, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205c:	f003 031c 	and.w	r3, r3, #28
 8002060:	fa01 f303 	lsl.w	r3, r1, r3
 8002064:	491d      	ldr	r1, [pc, #116]	; (80020dc <HAL_DMA_Init+0x168>)
 8002066:	4313      	orrs	r3, r2
 8002068:	600b      	str	r3, [r1, #0]
 800206a:	e019      	b.n	80020a0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800206c:	4b1c      	ldr	r3, [pc, #112]	; (80020e0 <HAL_DMA_Init+0x16c>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002074:	f003 031c 	and.w	r3, r3, #28
 8002078:	210f      	movs	r1, #15
 800207a:	fa01 f303 	lsl.w	r3, r1, r3
 800207e:	43db      	mvns	r3, r3
 8002080:	4917      	ldr	r1, [pc, #92]	; (80020e0 <HAL_DMA_Init+0x16c>)
 8002082:	4013      	ands	r3, r2
 8002084:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002086:	4b16      	ldr	r3, [pc, #88]	; (80020e0 <HAL_DMA_Init+0x16c>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6859      	ldr	r1, [r3, #4]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002092:	f003 031c 	and.w	r3, r3, #28
 8002096:	fa01 f303 	lsl.w	r3, r1, r3
 800209a:	4911      	ldr	r1, [pc, #68]	; (80020e0 <HAL_DMA_Init+0x16c>)
 800209c:	4313      	orrs	r3, r2
 800209e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	40020407 	.word	0x40020407
 80020c8:	bffdfff8 	.word	0xbffdfff8
 80020cc:	cccccccd 	.word	0xcccccccd
 80020d0:	40020000 	.word	0x40020000
 80020d4:	bffdfbf8 	.word	0xbffdfbf8
 80020d8:	40020400 	.word	0x40020400
 80020dc:	400200a8 	.word	0x400200a8
 80020e0:	400204a8 	.word	0x400204a8

080020e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
 80020f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020f2:	2300      	movs	r3, #0
 80020f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d101      	bne.n	8002104 <HAL_DMA_Start_IT+0x20>
 8002100:	2302      	movs	r3, #2
 8002102:	e04b      	b.n	800219c <HAL_DMA_Start_IT+0xb8>
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b01      	cmp	r3, #1
 8002116:	d13a      	bne.n	800218e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2202      	movs	r2, #2
 800211c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f022 0201 	bic.w	r2, r2, #1
 8002134:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	68b9      	ldr	r1, [r7, #8]
 800213c:	68f8      	ldr	r0, [r7, #12]
 800213e:	f000 f921 	bl	8002384 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	2b00      	cmp	r3, #0
 8002148:	d008      	beq.n	800215c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f042 020e 	orr.w	r2, r2, #14
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	e00f      	b.n	800217c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0204 	bic.w	r2, r2, #4
 800216a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f042 020a 	orr.w	r2, r2, #10
 800217a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f042 0201 	orr.w	r2, r2, #1
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	e005      	b.n	800219a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2200      	movs	r2, #0
 8002192:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002196:	2302      	movs	r3, #2
 8002198:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800219a:	7dfb      	ldrb	r3, [r7, #23]
}
 800219c:	4618      	mov	r0, r3
 800219e:	3718      	adds	r7, #24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021ac:	2300      	movs	r3, #0
 80021ae:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d005      	beq.n	80021c8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2204      	movs	r2, #4
 80021c0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	73fb      	strb	r3, [r7, #15]
 80021c6:	e029      	b.n	800221c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 020e 	bic.w	r2, r2, #14
 80021d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 0201 	bic.w	r2, r2, #1
 80021e6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ec:	f003 021c 	and.w	r2, r3, #28
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f4:	2101      	movs	r1, #1
 80021f6:	fa01 f202 	lsl.w	r2, r1, r2
 80021fa:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	4798      	blx	r3
    }
  }
  return status;
 800221c:	7bfb      	ldrb	r3, [r7, #15]
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b084      	sub	sp, #16
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002242:	f003 031c 	and.w	r3, r3, #28
 8002246:	2204      	movs	r2, #4
 8002248:	409a      	lsls	r2, r3
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	4013      	ands	r3, r2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d026      	beq.n	80022a0 <HAL_DMA_IRQHandler+0x7a>
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	f003 0304 	and.w	r3, r3, #4
 8002258:	2b00      	cmp	r3, #0
 800225a:	d021      	beq.n	80022a0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0320 	and.w	r3, r3, #32
 8002266:	2b00      	cmp	r3, #0
 8002268:	d107      	bne.n	800227a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 0204 	bic.w	r2, r2, #4
 8002278:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227e:	f003 021c 	and.w	r2, r3, #28
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	2104      	movs	r1, #4
 8002288:	fa01 f202 	lsl.w	r2, r1, r2
 800228c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	2b00      	cmp	r3, #0
 8002294:	d071      	beq.n	800237a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800229e:	e06c      	b.n	800237a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a4:	f003 031c 	and.w	r3, r3, #28
 80022a8:	2202      	movs	r2, #2
 80022aa:	409a      	lsls	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	4013      	ands	r3, r2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d02e      	beq.n	8002312 <HAL_DMA_IRQHandler+0xec>
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d029      	beq.n	8002312 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0320 	and.w	r3, r3, #32
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d10b      	bne.n	80022e4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 020a 	bic.w	r2, r2, #10
 80022da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e8:	f003 021c 	and.w	r2, r3, #28
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	2102      	movs	r1, #2
 80022f2:	fa01 f202 	lsl.w	r2, r1, r2
 80022f6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002304:	2b00      	cmp	r3, #0
 8002306:	d038      	beq.n	800237a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002310:	e033      	b.n	800237a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002316:	f003 031c 	and.w	r3, r3, #28
 800231a:	2208      	movs	r2, #8
 800231c:	409a      	lsls	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	4013      	ands	r3, r2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d02a      	beq.n	800237c <HAL_DMA_IRQHandler+0x156>
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	f003 0308 	and.w	r3, r3, #8
 800232c:	2b00      	cmp	r3, #0
 800232e:	d025      	beq.n	800237c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f022 020e 	bic.w	r2, r2, #14
 800233e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002344:	f003 021c 	and.w	r2, r3, #28
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234c:	2101      	movs	r1, #1
 800234e:	fa01 f202 	lsl.w	r2, r1, r2
 8002352:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236e:	2b00      	cmp	r3, #0
 8002370:	d004      	beq.n	800237c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800237a:	bf00      	nop
 800237c:	bf00      	nop
}
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
 8002390:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002396:	f003 021c 	and.w	r2, r3, #28
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	2101      	movs	r1, #1
 80023a0:	fa01 f202 	lsl.w	r2, r1, r2
 80023a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	683a      	ldr	r2, [r7, #0]
 80023ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	2b10      	cmp	r3, #16
 80023b4:	d108      	bne.n	80023c8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68ba      	ldr	r2, [r7, #8]
 80023c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023c6:	e007      	b.n	80023d8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	60da      	str	r2, [r3, #12]
}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b087      	sub	sp, #28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023f2:	e17f      	b.n	80026f4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	2101      	movs	r1, #1
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002400:	4013      	ands	r3, r2
 8002402:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 8171 	beq.w	80026ee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 0303 	and.w	r3, r3, #3
 8002414:	2b01      	cmp	r3, #1
 8002416:	d005      	beq.n	8002424 <HAL_GPIO_Init+0x40>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 0303 	and.w	r3, r3, #3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d130      	bne.n	8002486 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	2203      	movs	r2, #3
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	4013      	ands	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	4313      	orrs	r3, r2
 800244c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800245a:	2201      	movs	r2, #1
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4013      	ands	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	091b      	lsrs	r3, r3, #4
 8002470:	f003 0201 	and.w	r2, r3, #1
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f003 0303 	and.w	r3, r3, #3
 800248e:	2b03      	cmp	r3, #3
 8002490:	d118      	bne.n	80024c4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002496:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002498:	2201      	movs	r2, #1
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	43db      	mvns	r3, r3
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	4013      	ands	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	08db      	lsrs	r3, r3, #3
 80024ae:	f003 0201 	and.w	r2, r3, #1
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	693a      	ldr	r2, [r7, #16]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f003 0303 	and.w	r3, r3, #3
 80024cc:	2b03      	cmp	r3, #3
 80024ce:	d017      	beq.n	8002500 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	2203      	movs	r2, #3
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43db      	mvns	r3, r3
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	4013      	ands	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 0303 	and.w	r3, r3, #3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d123      	bne.n	8002554 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	08da      	lsrs	r2, r3, #3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3208      	adds	r2, #8
 8002514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002518:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	220f      	movs	r2, #15
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	4013      	ands	r3, r2
 800252e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	691a      	ldr	r2, [r3, #16]
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	4313      	orrs	r3, r2
 8002544:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	08da      	lsrs	r2, r3, #3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	3208      	adds	r2, #8
 800254e:	6939      	ldr	r1, [r7, #16]
 8002550:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	2203      	movs	r2, #3
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	4013      	ands	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f003 0203 	and.w	r2, r3, #3
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4313      	orrs	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002590:	2b00      	cmp	r3, #0
 8002592:	f000 80ac 	beq.w	80026ee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002596:	4b5f      	ldr	r3, [pc, #380]	; (8002714 <HAL_GPIO_Init+0x330>)
 8002598:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800259a:	4a5e      	ldr	r2, [pc, #376]	; (8002714 <HAL_GPIO_Init+0x330>)
 800259c:	f043 0301 	orr.w	r3, r3, #1
 80025a0:	6613      	str	r3, [r2, #96]	; 0x60
 80025a2:	4b5c      	ldr	r3, [pc, #368]	; (8002714 <HAL_GPIO_Init+0x330>)
 80025a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025ae:	4a5a      	ldr	r2, [pc, #360]	; (8002718 <HAL_GPIO_Init+0x334>)
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	089b      	lsrs	r3, r3, #2
 80025b4:	3302      	adds	r3, #2
 80025b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	f003 0303 	and.w	r3, r3, #3
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	220f      	movs	r2, #15
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43db      	mvns	r3, r3
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	4013      	ands	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80025d8:	d025      	beq.n	8002626 <HAL_GPIO_Init+0x242>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4f      	ldr	r2, [pc, #316]	; (800271c <HAL_GPIO_Init+0x338>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d01f      	beq.n	8002622 <HAL_GPIO_Init+0x23e>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a4e      	ldr	r2, [pc, #312]	; (8002720 <HAL_GPIO_Init+0x33c>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d019      	beq.n	800261e <HAL_GPIO_Init+0x23a>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a4d      	ldr	r2, [pc, #308]	; (8002724 <HAL_GPIO_Init+0x340>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d013      	beq.n	800261a <HAL_GPIO_Init+0x236>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a4c      	ldr	r2, [pc, #304]	; (8002728 <HAL_GPIO_Init+0x344>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d00d      	beq.n	8002616 <HAL_GPIO_Init+0x232>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a4b      	ldr	r2, [pc, #300]	; (800272c <HAL_GPIO_Init+0x348>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d007      	beq.n	8002612 <HAL_GPIO_Init+0x22e>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a4a      	ldr	r2, [pc, #296]	; (8002730 <HAL_GPIO_Init+0x34c>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d101      	bne.n	800260e <HAL_GPIO_Init+0x22a>
 800260a:	2306      	movs	r3, #6
 800260c:	e00c      	b.n	8002628 <HAL_GPIO_Init+0x244>
 800260e:	2307      	movs	r3, #7
 8002610:	e00a      	b.n	8002628 <HAL_GPIO_Init+0x244>
 8002612:	2305      	movs	r3, #5
 8002614:	e008      	b.n	8002628 <HAL_GPIO_Init+0x244>
 8002616:	2304      	movs	r3, #4
 8002618:	e006      	b.n	8002628 <HAL_GPIO_Init+0x244>
 800261a:	2303      	movs	r3, #3
 800261c:	e004      	b.n	8002628 <HAL_GPIO_Init+0x244>
 800261e:	2302      	movs	r3, #2
 8002620:	e002      	b.n	8002628 <HAL_GPIO_Init+0x244>
 8002622:	2301      	movs	r3, #1
 8002624:	e000      	b.n	8002628 <HAL_GPIO_Init+0x244>
 8002626:	2300      	movs	r3, #0
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	f002 0203 	and.w	r2, r2, #3
 800262e:	0092      	lsls	r2, r2, #2
 8002630:	4093      	lsls	r3, r2
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002638:	4937      	ldr	r1, [pc, #220]	; (8002718 <HAL_GPIO_Init+0x334>)
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	089b      	lsrs	r3, r3, #2
 800263e:	3302      	adds	r3, #2
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002646:	4b3b      	ldr	r3, [pc, #236]	; (8002734 <HAL_GPIO_Init+0x350>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	43db      	mvns	r3, r3
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	4013      	ands	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d003      	beq.n	800266a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4313      	orrs	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800266a:	4a32      	ldr	r2, [pc, #200]	; (8002734 <HAL_GPIO_Init+0x350>)
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002670:	4b30      	ldr	r3, [pc, #192]	; (8002734 <HAL_GPIO_Init+0x350>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	43db      	mvns	r3, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4013      	ands	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	4313      	orrs	r3, r2
 8002692:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002694:	4a27      	ldr	r2, [pc, #156]	; (8002734 <HAL_GPIO_Init+0x350>)
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800269a:	4b26      	ldr	r3, [pc, #152]	; (8002734 <HAL_GPIO_Init+0x350>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	43db      	mvns	r3, r3
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4013      	ands	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026be:	4a1d      	ldr	r2, [pc, #116]	; (8002734 <HAL_GPIO_Init+0x350>)
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80026c4:	4b1b      	ldr	r3, [pc, #108]	; (8002734 <HAL_GPIO_Init+0x350>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	43db      	mvns	r3, r3
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	4013      	ands	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026e8:	4a12      	ldr	r2, [pc, #72]	; (8002734 <HAL_GPIO_Init+0x350>)
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	3301      	adds	r3, #1
 80026f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	fa22 f303 	lsr.w	r3, r2, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f47f ae78 	bne.w	80023f4 <HAL_GPIO_Init+0x10>
  }
}
 8002704:	bf00      	nop
 8002706:	bf00      	nop
 8002708:	371c      	adds	r7, #28
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40021000 	.word	0x40021000
 8002718:	40010000 	.word	0x40010000
 800271c:	48000400 	.word	0x48000400
 8002720:	48000800 	.word	0x48000800
 8002724:	48000c00 	.word	0x48000c00
 8002728:	48001000 	.word	0x48001000
 800272c:	48001400 	.word	0x48001400
 8002730:	48001800 	.word	0x48001800
 8002734:	40010400 	.word	0x40010400

08002738 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	691a      	ldr	r2, [r3, #16]
 8002748:	887b      	ldrh	r3, [r7, #2]
 800274a:	4013      	ands	r3, r2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d002      	beq.n	8002756 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002750:	2301      	movs	r3, #1
 8002752:	73fb      	strb	r3, [r7, #15]
 8002754:	e001      	b.n	800275a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002756:	2300      	movs	r3, #0
 8002758:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800275a:	7bfb      	ldrb	r3, [r7, #15]
}
 800275c:	4618      	mov	r0, r3
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002772:	4b08      	ldr	r3, [pc, #32]	; (8002794 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002774:	695a      	ldr	r2, [r3, #20]
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	4013      	ands	r3, r2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d006      	beq.n	800278c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800277e:	4a05      	ldr	r2, [pc, #20]	; (8002794 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002780:	88fb      	ldrh	r3, [r7, #6]
 8002782:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002784:	88fb      	ldrh	r3, [r7, #6]
 8002786:	4618      	mov	r0, r3
 8002788:	f7fe fb1c 	bl	8000dc4 <HAL_GPIO_EXTI_Callback>
  }
}
 800278c:	bf00      	nop
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40010400 	.word	0x40010400

08002798 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e08d      	b.n	80028c6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d106      	bne.n	80027c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f7fe ff68 	bl	8001694 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2224      	movs	r2, #36	; 0x24
 80027c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0201 	bic.w	r2, r2, #1
 80027da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d107      	bne.n	8002812 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689a      	ldr	r2, [r3, #8]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800280e:	609a      	str	r2, [r3, #8]
 8002810:	e006      	b.n	8002820 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800281e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	2b02      	cmp	r3, #2
 8002826:	d108      	bne.n	800283a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002836:	605a      	str	r2, [r3, #4]
 8002838:	e007      	b.n	800284a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002848:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6812      	ldr	r2, [r2, #0]
 8002854:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002858:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800285c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68da      	ldr	r2, [r3, #12]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800286c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	691a      	ldr	r2, [r3, #16]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69d9      	ldr	r1, [r3, #28]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a1a      	ldr	r2, [r3, #32]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f042 0201 	orr.w	r2, r2, #1
 80028a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2220      	movs	r2, #32
 80028b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
	...

080028d0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b088      	sub	sp, #32
 80028d4:	af02      	add	r7, sp, #8
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	4608      	mov	r0, r1
 80028da:	4611      	mov	r1, r2
 80028dc:	461a      	mov	r2, r3
 80028de:	4603      	mov	r3, r0
 80028e0:	817b      	strh	r3, [r7, #10]
 80028e2:	460b      	mov	r3, r1
 80028e4:	813b      	strh	r3, [r7, #8]
 80028e6:	4613      	mov	r3, r2
 80028e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b20      	cmp	r3, #32
 80028f4:	f040 80fd 	bne.w	8002af2 <HAL_I2C_Mem_Write+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80028f8:	6a3b      	ldr	r3, [r7, #32]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <HAL_I2C_Mem_Write+0x34>
 80028fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002900:	2b00      	cmp	r3, #0
 8002902:	d105      	bne.n	8002910 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f44f 7200 	mov.w	r2, #512	; 0x200
 800290a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e0f1      	b.n	8002af4 <HAL_I2C_Mem_Write+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002916:	2b01      	cmp	r3, #1
 8002918:	d101      	bne.n	800291e <HAL_I2C_Mem_Write+0x4e>
 800291a:	2302      	movs	r3, #2
 800291c:	e0ea      	b.n	8002af4 <HAL_I2C_Mem_Write+0x224>
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002926:	f7ff f9e3 	bl	8001cf0 <HAL_GetTick>
 800292a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	2319      	movs	r3, #25
 8002932:	2201      	movs	r2, #1
 8002934:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 fac7 	bl	8002ecc <I2C_WaitOnFlagUntilTimeout>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e0d5      	b.n	8002af4 <HAL_I2C_Mem_Write+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2221      	movs	r2, #33	; 0x21
 800294c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2240      	movs	r2, #64	; 0x40
 8002954:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6a3a      	ldr	r2, [r7, #32]
 8002962:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002968:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002970:	88f8      	ldrh	r0, [r7, #6]
 8002972:	893a      	ldrh	r2, [r7, #8]
 8002974:	8979      	ldrh	r1, [r7, #10]
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	4603      	mov	r3, r0
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f000 f9d7 	bl	8002d34 <I2C_RequestMemoryWrite>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d005      	beq.n	8002998 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e0ad      	b.n	8002af4 <HAL_I2C_Mem_Write+0x224>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800299c:	b29b      	uxth	r3, r3
 800299e:	2bff      	cmp	r3, #255	; 0xff
 80029a0:	d90e      	bls.n	80029c0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	22ff      	movs	r2, #255	; 0xff
 80029a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ac:	b2da      	uxtb	r2, r3
 80029ae:	8979      	ldrh	r1, [r7, #10]
 80029b0:	2300      	movs	r3, #0
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f000 fc41 	bl	8003240 <I2C_TransferConfig>
 80029be:	e00f      	b.n	80029e0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	8979      	ldrh	r1, [r7, #10]
 80029d2:	2300      	movs	r3, #0
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 fc30 	bl	8003240 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f000 fac0 	bl	8002f6a <I2C_WaitOnTXISFlagUntilTimeout>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e07f      	b.n	8002af4 <HAL_I2C_Mem_Write+0x224>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	781a      	ldrb	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a04:	1c5a      	adds	r2, r3, #1
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d034      	beq.n	8002a98 <HAL_I2C_Mem_Write+0x1c8>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d130      	bne.n	8002a98 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	9300      	str	r3, [sp, #0]
 8002a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	2180      	movs	r1, #128	; 0x80
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 fa43 	bl	8002ecc <I2C_WaitOnFlagUntilTimeout>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e051      	b.n	8002af4 <HAL_I2C_Mem_Write+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	2bff      	cmp	r3, #255	; 0xff
 8002a58:	d90e      	bls.n	8002a78 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	22ff      	movs	r2, #255	; 0xff
 8002a5e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	8979      	ldrh	r1, [r7, #10]
 8002a68:	2300      	movs	r3, #0
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 fbe5 	bl	8003240 <I2C_TransferConfig>
 8002a76:	e00f      	b.n	8002a98 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a86:	b2da      	uxtb	r2, r3
 8002a88:	8979      	ldrh	r1, [r7, #10]
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	9300      	str	r3, [sp, #0]
 8002a8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 fbd4 	bl	8003240 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d19e      	bne.n	80029e0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aa2:	697a      	ldr	r2, [r7, #20]
 8002aa4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002aa6:	68f8      	ldr	r0, [r7, #12]
 8002aa8:	f000 faa6 	bl	8002ff8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e01e      	b.n	8002af4 <HAL_I2C_Mem_Write+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2220      	movs	r2, #32
 8002abc:	61da      	str	r2, [r3, #28]

    /* Clear NAK flag */

    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2210      	movs	r2, #16
 8002ac4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6859      	ldr	r1, [r3, #4]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	4b0a      	ldr	r3, [pc, #40]	; (8002afc <HAL_I2C_Mem_Write+0x22c>)
 8002ad2:	400b      	ands	r3, r1
 8002ad4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	e000      	b.n	8002af4 <HAL_I2C_Mem_Write+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002af2:	2302      	movs	r3, #2
  }
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	fe00e800 	.word	0xfe00e800

08002b00 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b088      	sub	sp, #32
 8002b04:	af02      	add	r7, sp, #8
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	4608      	mov	r0, r1
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4603      	mov	r3, r0
 8002b10:	817b      	strh	r3, [r7, #10]
 8002b12:	460b      	mov	r3, r1
 8002b14:	813b      	strh	r3, [r7, #8]
 8002b16:	4613      	mov	r3, r2
 8002b18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b20      	cmp	r3, #32
 8002b24:	f040 80fd 	bne.w	8002d22 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b28:	6a3b      	ldr	r3, [r7, #32]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d002      	beq.n	8002b34 <HAL_I2C_Mem_Read+0x34>
 8002b2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d105      	bne.n	8002b40 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b3a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e0f1      	b.n	8002d24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d101      	bne.n	8002b4e <HAL_I2C_Mem_Read+0x4e>
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	e0ea      	b.n	8002d24 <HAL_I2C_Mem_Read+0x224>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b56:	f7ff f8cb 	bl	8001cf0 <HAL_GetTick>
 8002b5a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	2319      	movs	r3, #25
 8002b62:	2201      	movs	r2, #1
 8002b64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f000 f9af 	bl	8002ecc <I2C_WaitOnFlagUntilTimeout>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e0d5      	b.n	8002d24 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2222      	movs	r2, #34	; 0x22
 8002b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2240      	movs	r2, #64	; 0x40
 8002b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6a3a      	ldr	r2, [r7, #32]
 8002b92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002b98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ba0:	88f8      	ldrh	r0, [r7, #6]
 8002ba2:	893a      	ldrh	r2, [r7, #8]
 8002ba4:	8979      	ldrh	r1, [r7, #10]
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	9301      	str	r3, [sp, #4]
 8002baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	4603      	mov	r3, r0
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 f913 	bl	8002ddc <I2C_RequestMemoryRead>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d005      	beq.n	8002bc8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e0ad      	b.n	8002d24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	2bff      	cmp	r3, #255	; 0xff
 8002bd0:	d90e      	bls.n	8002bf0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	22ff      	movs	r2, #255	; 0xff
 8002bd6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	8979      	ldrh	r1, [r7, #10]
 8002be0:	4b52      	ldr	r3, [pc, #328]	; (8002d2c <HAL_I2C_Mem_Read+0x22c>)
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 fb29 	bl	8003240 <I2C_TransferConfig>
 8002bee:	e00f      	b.n	8002c10 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	8979      	ldrh	r1, [r7, #10]
 8002c02:	4b4a      	ldr	r3, [pc, #296]	; (8002d2c <HAL_I2C_Mem_Read+0x22c>)
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 fb18 	bl	8003240 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c16:	2200      	movs	r2, #0
 8002c18:	2104      	movs	r1, #4
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f000 f956 	bl	8002ecc <I2C_WaitOnFlagUntilTimeout>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e07c      	b.n	8002d24 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c46:	3b01      	subs	r3, #1
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d034      	beq.n	8002cd0 <HAL_I2C_Mem_Read+0x1d0>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d130      	bne.n	8002cd0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c74:	2200      	movs	r2, #0
 8002c76:	2180      	movs	r1, #128	; 0x80
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f000 f927 	bl	8002ecc <I2C_WaitOnFlagUntilTimeout>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e04d      	b.n	8002d24 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	2bff      	cmp	r3, #255	; 0xff
 8002c90:	d90e      	bls.n	8002cb0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	22ff      	movs	r2, #255	; 0xff
 8002c96:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	8979      	ldrh	r1, [r7, #10]
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ca8:	68f8      	ldr	r0, [r7, #12]
 8002caa:	f000 fac9 	bl	8003240 <I2C_TransferConfig>
 8002cae:	e00f      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	8979      	ldrh	r1, [r7, #10]
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 fab8 	bl	8003240 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d19a      	bne.n	8002c10 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 f98a 	bl	8002ff8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e01a      	b.n	8002d24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	6859      	ldr	r1, [r3, #4]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	4b0b      	ldr	r3, [pc, #44]	; (8002d30 <HAL_I2C_Mem_Read+0x230>)
 8002d02:	400b      	ands	r3, r1
 8002d04:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2220      	movs	r2, #32
 8002d0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	e000      	b.n	8002d24 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002d22:	2302      	movs	r3, #2
  }
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3718      	adds	r7, #24
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	80002400 	.word	0x80002400
 8002d30:	fe00e800 	.word	0xfe00e800

08002d34 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	4608      	mov	r0, r1
 8002d3e:	4611      	mov	r1, r2
 8002d40:	461a      	mov	r2, r3
 8002d42:	4603      	mov	r3, r0
 8002d44:	817b      	strh	r3, [r7, #10]
 8002d46:	460b      	mov	r3, r1
 8002d48:	813b      	strh	r3, [r7, #8]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002d4e:	88fb      	ldrh	r3, [r7, #6]
 8002d50:	b2da      	uxtb	r2, r3
 8002d52:	8979      	ldrh	r1, [r7, #10]
 8002d54:	4b20      	ldr	r3, [pc, #128]	; (8002dd8 <I2C_RequestMemoryWrite+0xa4>)
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d5c:	68f8      	ldr	r0, [r7, #12]
 8002d5e:	f000 fa6f 	bl	8003240 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d62:	69fa      	ldr	r2, [r7, #28]
 8002d64:	69b9      	ldr	r1, [r7, #24]
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f000 f8ff 	bl	8002f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e02c      	b.n	8002dd0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d76:	88fb      	ldrh	r3, [r7, #6]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d105      	bne.n	8002d88 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d7c:	893b      	ldrh	r3, [r7, #8]
 8002d7e:	b2da      	uxtb	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	629a      	str	r2, [r3, #40]	; 0x28
 8002d86:	e015      	b.n	8002db4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002d88:	893b      	ldrh	r3, [r7, #8]
 8002d8a:	0a1b      	lsrs	r3, r3, #8
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	b2da      	uxtb	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d96:	69fa      	ldr	r2, [r7, #28]
 8002d98:	69b9      	ldr	r1, [r7, #24]
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f000 f8e5 	bl	8002f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e012      	b.n	8002dd0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002daa:	893b      	ldrh	r3, [r7, #8]
 8002dac:	b2da      	uxtb	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	2180      	movs	r1, #128	; 0x80
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f000 f884 	bl	8002ecc <I2C_WaitOnFlagUntilTimeout>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e000      	b.n	8002dd0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	80002000 	.word	0x80002000

08002ddc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af02      	add	r7, sp, #8
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	4608      	mov	r0, r1
 8002de6:	4611      	mov	r1, r2
 8002de8:	461a      	mov	r2, r3
 8002dea:	4603      	mov	r3, r0
 8002dec:	817b      	strh	r3, [r7, #10]
 8002dee:	460b      	mov	r3, r1
 8002df0:	813b      	strh	r3, [r7, #8]
 8002df2:	4613      	mov	r3, r2
 8002df4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002df6:	88fb      	ldrh	r3, [r7, #6]
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	8979      	ldrh	r1, [r7, #10]
 8002dfc:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <I2C_RequestMemoryRead+0xa4>)
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	2300      	movs	r3, #0
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 fa1c 	bl	8003240 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	69b9      	ldr	r1, [r7, #24]
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f000 f8ac 	bl	8002f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e02c      	b.n	8002e76 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e1c:	88fb      	ldrh	r3, [r7, #6]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d105      	bne.n	8002e2e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e22:	893b      	ldrh	r3, [r7, #8]
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	629a      	str	r2, [r3, #40]	; 0x28
 8002e2c:	e015      	b.n	8002e5a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e2e:	893b      	ldrh	r3, [r7, #8]
 8002e30:	0a1b      	lsrs	r3, r3, #8
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e3c:	69fa      	ldr	r2, [r7, #28]
 8002e3e:	69b9      	ldr	r1, [r7, #24]
 8002e40:	68f8      	ldr	r0, [r7, #12]
 8002e42:	f000 f892 	bl	8002f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d001      	beq.n	8002e50 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e012      	b.n	8002e76 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e50:	893b      	ldrh	r3, [r7, #8]
 8002e52:	b2da      	uxtb	r2, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	2200      	movs	r2, #0
 8002e62:	2140      	movs	r1, #64	; 0x40
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f000 f831 	bl	8002ecc <I2C_WaitOnFlagUntilTimeout>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	80002000 	.word	0x80002000

08002e84 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d103      	bne.n	8002ea2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	f003 0301 	and.w	r3, r3, #1
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d007      	beq.n	8002ec0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	699a      	ldr	r2, [r3, #24]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	619a      	str	r2, [r3, #24]
  }
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	603b      	str	r3, [r7, #0]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002edc:	e031      	b.n	8002f42 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee4:	d02d      	beq.n	8002f42 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ee6:	f7fe ff03 	bl	8001cf0 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d302      	bcc.n	8002efc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d122      	bne.n	8002f42 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	699a      	ldr	r2, [r3, #24]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	4013      	ands	r3, r2
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	bf0c      	ite	eq
 8002f0c:	2301      	moveq	r3, #1
 8002f0e:	2300      	movne	r3, #0
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	461a      	mov	r2, r3
 8002f14:	79fb      	ldrb	r3, [r7, #7]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d113      	bne.n	8002f42 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1e:	f043 0220 	orr.w	r2, r3, #32
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2220      	movs	r2, #32
 8002f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e00f      	b.n	8002f62 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	699a      	ldr	r2, [r3, #24]
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	bf0c      	ite	eq
 8002f52:	2301      	moveq	r3, #1
 8002f54:	2300      	movne	r3, #0
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	461a      	mov	r2, r3
 8002f5a:	79fb      	ldrb	r3, [r7, #7]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d0be      	beq.n	8002ede <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b084      	sub	sp, #16
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	60f8      	str	r0, [r7, #12]
 8002f72:	60b9      	str	r1, [r7, #8]
 8002f74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f76:	e033      	b.n	8002fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	68b9      	ldr	r1, [r7, #8]
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 f87f 	bl	8003080 <I2C_IsErrorOccurred>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e031      	b.n	8002ff0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f92:	d025      	beq.n	8002fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f94:	f7fe feac 	bl	8001cf0 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	68ba      	ldr	r2, [r7, #8]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d302      	bcc.n	8002faa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d11a      	bne.n	8002fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d013      	beq.n	8002fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fbc:	f043 0220 	orr.w	r2, r3, #32
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e007      	b.n	8002ff0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d1c4      	bne.n	8002f78 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3710      	adds	r7, #16
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003004:	e02f      	b.n	8003066 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	68b9      	ldr	r1, [r7, #8]
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 f838 	bl	8003080 <I2C_IsErrorOccurred>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e02d      	b.n	8003076 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800301a:	f7fe fe69 	bl	8001cf0 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	68ba      	ldr	r2, [r7, #8]
 8003026:	429a      	cmp	r2, r3
 8003028:	d302      	bcc.n	8003030 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d11a      	bne.n	8003066 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	f003 0320 	and.w	r3, r3, #32
 800303a:	2b20      	cmp	r3, #32
 800303c:	d013      	beq.n	8003066 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003042:	f043 0220 	orr.w	r2, r3, #32
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2220      	movs	r2, #32
 800304e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e007      	b.n	8003076 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	f003 0320 	and.w	r3, r3, #32
 8003070:	2b20      	cmp	r3, #32
 8003072:	d1c8      	bne.n	8003006 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
	...

08003080 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b08a      	sub	sp, #40	; 0x28
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800309a:	2300      	movs	r3, #0
 800309c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	f003 0310 	and.w	r3, r3, #16
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d068      	beq.n	800317e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2210      	movs	r2, #16
 80030b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80030b4:	e049      	b.n	800314a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030bc:	d045      	beq.n	800314a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80030be:	f7fe fe17 	bl	8001cf0 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d302      	bcc.n	80030d4 <I2C_IsErrorOccurred+0x54>
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d13a      	bne.n	800314a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80030e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030f6:	d121      	bne.n	800313c <I2C_IsErrorOccurred+0xbc>
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030fe:	d01d      	beq.n	800313c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003100:	7cfb      	ldrb	r3, [r7, #19]
 8003102:	2b20      	cmp	r3, #32
 8003104:	d01a      	beq.n	800313c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	685a      	ldr	r2, [r3, #4]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003114:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003116:	f7fe fdeb 	bl	8001cf0 <HAL_GetTick>
 800311a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800311c:	e00e      	b.n	800313c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800311e:	f7fe fde7 	bl	8001cf0 <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b19      	cmp	r3, #25
 800312a:	d907      	bls.n	800313c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800312c:	6a3b      	ldr	r3, [r7, #32]
 800312e:	f043 0320 	orr.w	r3, r3, #32
 8003132:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800313a:	e006      	b.n	800314a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	f003 0320 	and.w	r3, r3, #32
 8003146:	2b20      	cmp	r3, #32
 8003148:	d1e9      	bne.n	800311e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	f003 0320 	and.w	r3, r3, #32
 8003154:	2b20      	cmp	r3, #32
 8003156:	d003      	beq.n	8003160 <I2C_IsErrorOccurred+0xe0>
 8003158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0aa      	beq.n	80030b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003160:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003164:	2b00      	cmp	r3, #0
 8003166:	d103      	bne.n	8003170 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2220      	movs	r2, #32
 800316e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	f043 0304 	orr.w	r3, r3, #4
 8003176:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00b      	beq.n	80031a8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003190:	6a3b      	ldr	r3, [r7, #32]
 8003192:	f043 0301 	orr.w	r3, r3, #1
 8003196:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00b      	beq.n	80031ca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80031b2:	6a3b      	ldr	r3, [r7, #32]
 80031b4:	f043 0308 	orr.w	r3, r3, #8
 80031b8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00b      	beq.n	80031ec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80031d4:	6a3b      	ldr	r3, [r7, #32]
 80031d6:	f043 0302 	orr.w	r3, r3, #2
 80031da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80031ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d01c      	beq.n	800322e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f7ff fe45 	bl	8002e84 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6859      	ldr	r1, [r3, #4]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	4b0d      	ldr	r3, [pc, #52]	; (800323c <I2C_IsErrorOccurred+0x1bc>)
 8003206:	400b      	ands	r3, r1
 8003208:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800320e:	6a3b      	ldr	r3, [r7, #32]
 8003210:	431a      	orrs	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2220      	movs	r2, #32
 800321a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800322e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003232:	4618      	mov	r0, r3
 8003234:	3728      	adds	r7, #40	; 0x28
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	fe00e800 	.word	0xfe00e800

08003240 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003240:	b480      	push	{r7}
 8003242:	b087      	sub	sp, #28
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	607b      	str	r3, [r7, #4]
 800324a:	460b      	mov	r3, r1
 800324c:	817b      	strh	r3, [r7, #10]
 800324e:	4613      	mov	r3, r2
 8003250:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003252:	897b      	ldrh	r3, [r7, #10]
 8003254:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003258:	7a7b      	ldrb	r3, [r7, #9]
 800325a:	041b      	lsls	r3, r3, #16
 800325c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003260:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003266:	6a3b      	ldr	r3, [r7, #32]
 8003268:	4313      	orrs	r3, r2
 800326a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800326e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	6a3b      	ldr	r3, [r7, #32]
 8003278:	0d5b      	lsrs	r3, r3, #21
 800327a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800327e:	4b08      	ldr	r3, [pc, #32]	; (80032a0 <I2C_TransferConfig+0x60>)
 8003280:	430b      	orrs	r3, r1
 8003282:	43db      	mvns	r3, r3
 8003284:	ea02 0103 	and.w	r1, r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	697a      	ldr	r2, [r7, #20]
 800328e:	430a      	orrs	r2, r1
 8003290:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003292:	bf00      	nop
 8003294:	371c      	adds	r7, #28
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	03ff63ff 	.word	0x03ff63ff

080032a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b20      	cmp	r3, #32
 80032b8:	d138      	bne.n	800332c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d101      	bne.n	80032c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032c4:	2302      	movs	r3, #2
 80032c6:	e032      	b.n	800332e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2224      	movs	r2, #36	; 0x24
 80032d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0201 	bic.w	r2, r2, #1
 80032e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80032f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6819      	ldr	r1, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	683a      	ldr	r2, [r7, #0]
 8003304:	430a      	orrs	r2, r1
 8003306:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f042 0201 	orr.w	r2, r2, #1
 8003316:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2220      	movs	r2, #32
 800331c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003328:	2300      	movs	r3, #0
 800332a:	e000      	b.n	800332e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800332c:	2302      	movs	r3, #2
  }
}
 800332e:	4618      	mov	r0, r3
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800333a:	b480      	push	{r7}
 800333c:	b085      	sub	sp, #20
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
 8003342:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b20      	cmp	r3, #32
 800334e:	d139      	bne.n	80033c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003356:	2b01      	cmp	r3, #1
 8003358:	d101      	bne.n	800335e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800335a:	2302      	movs	r3, #2
 800335c:	e033      	b.n	80033c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2224      	movs	r2, #36	; 0x24
 800336a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0201 	bic.w	r2, r2, #1
 800337c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800338c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	021b      	lsls	r3, r3, #8
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	4313      	orrs	r3, r2
 8003396:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68fa      	ldr	r2, [r7, #12]
 800339e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f042 0201 	orr.w	r2, r2, #1
 80033ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2220      	movs	r2, #32
 80033b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033c0:	2300      	movs	r3, #0
 80033c2:	e000      	b.n	80033c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033c4:	2302      	movs	r3, #2
  }
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80033d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033d4:	b08f      	sub	sp, #60	; 0x3c
 80033d6:	af0a      	add	r7, sp, #40	; 0x28
 80033d8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d101      	bne.n	80033e4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e116      	b.n	8003612 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d106      	bne.n	8003404 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f00c fd60 	bl	800fec4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2203      	movs	r2, #3
 8003408:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003414:	2b00      	cmp	r3, #0
 8003416:	d102      	bne.n	800341e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4618      	mov	r0, r3
 8003424:	f005 fefd 	bl	8009222 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	603b      	str	r3, [r7, #0]
 800342e:	687e      	ldr	r6, [r7, #4]
 8003430:	466d      	mov	r5, sp
 8003432:	f106 0410 	add.w	r4, r6, #16
 8003436:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003438:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800343a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800343c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800343e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003442:	e885 0003 	stmia.w	r5, {r0, r1}
 8003446:	1d33      	adds	r3, r6, #4
 8003448:	cb0e      	ldmia	r3, {r1, r2, r3}
 800344a:	6838      	ldr	r0, [r7, #0]
 800344c:	f005 fe10 	bl	8009070 <USB_CoreInit>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d005      	beq.n	8003462 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2202      	movs	r2, #2
 800345a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e0d7      	b.n	8003612 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f005 feeb 	bl	8009244 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800346e:	2300      	movs	r3, #0
 8003470:	73fb      	strb	r3, [r7, #15]
 8003472:	e04a      	b.n	800350a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003474:	7bfa      	ldrb	r2, [r7, #15]
 8003476:	6879      	ldr	r1, [r7, #4]
 8003478:	4613      	mov	r3, r2
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	4413      	add	r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	333d      	adds	r3, #61	; 0x3d
 8003484:	2201      	movs	r2, #1
 8003486:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003488:	7bfa      	ldrb	r2, [r7, #15]
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	4613      	mov	r3, r2
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	4413      	add	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	333c      	adds	r3, #60	; 0x3c
 8003498:	7bfa      	ldrb	r2, [r7, #15]
 800349a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800349c:	7bfa      	ldrb	r2, [r7, #15]
 800349e:	7bfb      	ldrb	r3, [r7, #15]
 80034a0:	b298      	uxth	r0, r3
 80034a2:	6879      	ldr	r1, [r7, #4]
 80034a4:	4613      	mov	r3, r2
 80034a6:	00db      	lsls	r3, r3, #3
 80034a8:	4413      	add	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	440b      	add	r3, r1
 80034ae:	3356      	adds	r3, #86	; 0x56
 80034b0:	4602      	mov	r2, r0
 80034b2:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034b4:	7bfa      	ldrb	r2, [r7, #15]
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	4613      	mov	r3, r2
 80034ba:	00db      	lsls	r3, r3, #3
 80034bc:	4413      	add	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	440b      	add	r3, r1
 80034c2:	3340      	adds	r3, #64	; 0x40
 80034c4:	2200      	movs	r2, #0
 80034c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034c8:	7bfa      	ldrb	r2, [r7, #15]
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	4413      	add	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	3344      	adds	r3, #68	; 0x44
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80034dc:	7bfa      	ldrb	r2, [r7, #15]
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	4413      	add	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	3348      	adds	r3, #72	; 0x48
 80034ec:	2200      	movs	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80034f0:	7bfa      	ldrb	r2, [r7, #15]
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	4413      	add	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	334c      	adds	r3, #76	; 0x4c
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	3301      	adds	r3, #1
 8003508:	73fb      	strb	r3, [r7, #15]
 800350a:	7bfa      	ldrb	r2, [r7, #15]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	429a      	cmp	r2, r3
 8003512:	d3af      	bcc.n	8003474 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003514:	2300      	movs	r3, #0
 8003516:	73fb      	strb	r3, [r7, #15]
 8003518:	e044      	b.n	80035a4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800351a:	7bfa      	ldrb	r2, [r7, #15]
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	4613      	mov	r3, r2
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	4413      	add	r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	440b      	add	r3, r1
 8003528:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003530:	7bfa      	ldrb	r2, [r7, #15]
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	4413      	add	r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003542:	7bfa      	ldrb	r2, [r7, #15]
 8003544:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003546:	7bfa      	ldrb	r2, [r7, #15]
 8003548:	6879      	ldr	r1, [r7, #4]
 800354a:	4613      	mov	r3, r2
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	4413      	add	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	440b      	add	r3, r1
 8003554:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003558:	2200      	movs	r2, #0
 800355a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800355c:	7bfa      	ldrb	r2, [r7, #15]
 800355e:	6879      	ldr	r1, [r7, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	4413      	add	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003572:	7bfa      	ldrb	r2, [r7, #15]
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	4413      	add	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	440b      	add	r3, r1
 8003580:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003588:	7bfa      	ldrb	r2, [r7, #15]
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	4613      	mov	r3, r2
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	4413      	add	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800359a:	2200      	movs	r2, #0
 800359c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800359e:	7bfb      	ldrb	r3, [r7, #15]
 80035a0:	3301      	adds	r3, #1
 80035a2:	73fb      	strb	r3, [r7, #15]
 80035a4:	7bfa      	ldrb	r2, [r7, #15]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d3b5      	bcc.n	800351a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	603b      	str	r3, [r7, #0]
 80035b4:	687e      	ldr	r6, [r7, #4]
 80035b6:	466d      	mov	r5, sp
 80035b8:	f106 0410 	add.w	r4, r6, #16
 80035bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80035c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80035cc:	1d33      	adds	r3, r6, #4
 80035ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035d0:	6838      	ldr	r0, [r7, #0]
 80035d2:	f005 fe83 	bl	80092dc <USB_DevInit>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d005      	beq.n	80035e8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e014      	b.n	8003612 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d102      	bne.n	8003606 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f001 f869 	bl	80046d8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4618      	mov	r0, r3
 800360c:	f006 fe31 	bl	800a272 <USB_DevDisconnect>

  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3714      	adds	r7, #20
 8003616:	46bd      	mov	sp, r7
 8003618:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800361a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b084      	sub	sp, #16
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800362e:	2b01      	cmp	r3, #1
 8003630:	d101      	bne.n	8003636 <HAL_PCD_Start+0x1c>
 8003632:	2302      	movs	r3, #2
 8003634:	e01c      	b.n	8003670 <HAL_PCD_Start+0x56>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003642:	2b01      	cmp	r3, #1
 8003644:	d105      	bne.n	8003652 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800364a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f005 fdd2 	bl	8009200 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4618      	mov	r0, r3
 8003662:	f006 fde5 	bl	800a230 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3710      	adds	r7, #16
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003678:	b590      	push	{r4, r7, lr}
 800367a:	b08d      	sub	sp, #52	; 0x34
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003686:	6a3b      	ldr	r3, [r7, #32]
 8003688:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f006 fea3 	bl	800a3da <USB_GetMode>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	f040 847e 	bne.w	8003f98 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f006 fe07 	bl	800a2b4 <USB_ReadInterrupts>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 8474 	beq.w	8003f96 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	0a1b      	lsrs	r3, r3, #8
 80036b8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f006 fdf4 	bl	800a2b4 <USB_ReadInterrupts>
 80036cc:	4603      	mov	r3, r0
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d107      	bne.n	80036e6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	695a      	ldr	r2, [r3, #20]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f002 0202 	and.w	r2, r2, #2
 80036e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f006 fde2 	bl	800a2b4 <USB_ReadInterrupts>
 80036f0:	4603      	mov	r3, r0
 80036f2:	f003 0310 	and.w	r3, r3, #16
 80036f6:	2b10      	cmp	r3, #16
 80036f8:	d161      	bne.n	80037be <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	699a      	ldr	r2, [r3, #24]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0210 	bic.w	r2, r2, #16
 8003708:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	f003 020f 	and.w	r2, r3, #15
 8003716:	4613      	mov	r3, r2
 8003718:	00db      	lsls	r3, r3, #3
 800371a:	4413      	add	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	4413      	add	r3, r2
 8003726:	3304      	adds	r3, #4
 8003728:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	0c5b      	lsrs	r3, r3, #17
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	2b02      	cmp	r3, #2
 8003734:	d124      	bne.n	8003780 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800373c:	4013      	ands	r3, r2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d035      	beq.n	80037ae <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	091b      	lsrs	r3, r3, #4
 800374a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800374c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003750:	b29b      	uxth	r3, r3
 8003752:	461a      	mov	r2, r3
 8003754:	6a38      	ldr	r0, [r7, #32]
 8003756:	f006 fc19 	bl	8009f8c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	091b      	lsrs	r3, r3, #4
 8003762:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003766:	441a      	add	r2, r3
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	695a      	ldr	r2, [r3, #20]
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	091b      	lsrs	r3, r3, #4
 8003774:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003778:	441a      	add	r2, r3
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	615a      	str	r2, [r3, #20]
 800377e:	e016      	b.n	80037ae <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	0c5b      	lsrs	r3, r3, #17
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	2b06      	cmp	r3, #6
 800378a:	d110      	bne.n	80037ae <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003792:	2208      	movs	r2, #8
 8003794:	4619      	mov	r1, r3
 8003796:	6a38      	ldr	r0, [r7, #32]
 8003798:	f006 fbf8 	bl	8009f8c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	695a      	ldr	r2, [r3, #20]
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	091b      	lsrs	r3, r3, #4
 80037a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037a8:	441a      	add	r2, r3
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699a      	ldr	r2, [r3, #24]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 0210 	orr.w	r2, r2, #16
 80037bc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f006 fd76 	bl	800a2b4 <USB_ReadInterrupts>
 80037c8:	4603      	mov	r3, r0
 80037ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037ce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80037d2:	f040 80a7 	bne.w	8003924 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80037d6:	2300      	movs	r3, #0
 80037d8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f006 fd7b 	bl	800a2da <USB_ReadDevAllOutEpInterrupt>
 80037e4:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80037e6:	e099      	b.n	800391c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80037e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f000 808e 	beq.w	8003910 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037fa:	b2d2      	uxtb	r2, r2
 80037fc:	4611      	mov	r1, r2
 80037fe:	4618      	mov	r0, r3
 8003800:	f006 fd9f 	bl	800a342 <USB_ReadDevOutEPInterrupt>
 8003804:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00c      	beq.n	800382a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003812:	015a      	lsls	r2, r3, #5
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	4413      	add	r3, r2
 8003818:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800381c:	461a      	mov	r2, r3
 800381e:	2301      	movs	r3, #1
 8003820:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003822:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f000 fe7d 	bl	8004524 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00c      	beq.n	800384e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003836:	015a      	lsls	r2, r3, #5
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	4413      	add	r3, r2
 800383c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003840:	461a      	mov	r2, r3
 8003842:	2308      	movs	r3, #8
 8003844:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003846:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f000 feb9 	bl	80045c0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	f003 0310 	and.w	r3, r3, #16
 8003854:	2b00      	cmp	r3, #0
 8003856:	d008      	beq.n	800386a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385a:	015a      	lsls	r2, r3, #5
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	4413      	add	r3, r2
 8003860:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003864:	461a      	mov	r2, r3
 8003866:	2310      	movs	r3, #16
 8003868:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d030      	beq.n	80038d6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003874:	6a3b      	ldr	r3, [r7, #32]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800387c:	2b80      	cmp	r3, #128	; 0x80
 800387e:	d109      	bne.n	8003894 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	69fa      	ldr	r2, [r7, #28]
 800388a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800388e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003892:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003896:	4613      	mov	r3, r2
 8003898:	00db      	lsls	r3, r3, #3
 800389a:	4413      	add	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	4413      	add	r3, r2
 80038a6:	3304      	adds	r3, #4
 80038a8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	78db      	ldrb	r3, [r3, #3]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d108      	bne.n	80038c4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	2200      	movs	r2, #0
 80038b6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80038b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	4619      	mov	r1, r3
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f00c fc46 	bl	8010150 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80038c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c6:	015a      	lsls	r2, r3, #5
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	4413      	add	r3, r2
 80038cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038d0:	461a      	mov	r2, r3
 80038d2:	2302      	movs	r3, #2
 80038d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	f003 0320 	and.w	r3, r3, #32
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d008      	beq.n	80038f2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80038e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e2:	015a      	lsls	r2, r3, #5
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	4413      	add	r3, r2
 80038e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038ec:	461a      	mov	r2, r3
 80038ee:	2320      	movs	r3, #32
 80038f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d009      	beq.n	8003910 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80038fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fe:	015a      	lsls	r2, r3, #5
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	4413      	add	r3, r2
 8003904:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003908:	461a      	mov	r2, r3
 800390a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800390e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003912:	3301      	adds	r3, #1
 8003914:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003918:	085b      	lsrs	r3, r3, #1
 800391a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800391c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800391e:	2b00      	cmp	r3, #0
 8003920:	f47f af62 	bne.w	80037e8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f006 fcc3 	bl	800a2b4 <USB_ReadInterrupts>
 800392e:	4603      	mov	r3, r0
 8003930:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003934:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003938:	f040 80a4 	bne.w	8003a84 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4618      	mov	r0, r3
 8003942:	f006 fce4 	bl	800a30e <USB_ReadDevAllInEpInterrupt>
 8003946:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800394c:	e096      	b.n	8003a7c <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800394e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 808b 	beq.w	8003a70 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003960:	b2d2      	uxtb	r2, r2
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f006 fd0a 	bl	800a37e <USB_ReadDevInEPInterrupt>
 800396a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d020      	beq.n	80039b8 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	2201      	movs	r2, #1
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800398a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	43db      	mvns	r3, r3
 8003990:	69f9      	ldr	r1, [r7, #28]
 8003992:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003996:	4013      	ands	r3, r2
 8003998:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039a6:	461a      	mov	r2, r3
 80039a8:	2301      	movs	r3, #1
 80039aa:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80039ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	4619      	mov	r1, r3
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f00c fb37 	bl	8010026 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d008      	beq.n	80039d4 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80039c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c4:	015a      	lsls	r2, r3, #5
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	4413      	add	r3, r2
 80039ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039ce:	461a      	mov	r2, r3
 80039d0:	2308      	movs	r3, #8
 80039d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	f003 0310 	and.w	r3, r3, #16
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d008      	beq.n	80039f0 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80039de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e0:	015a      	lsls	r2, r3, #5
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	4413      	add	r3, r2
 80039e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039ea:	461a      	mov	r2, r3
 80039ec:	2310      	movs	r3, #16
 80039ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d008      	beq.n	8003a0c <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80039fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fc:	015a      	lsls	r2, r3, #5
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	4413      	add	r3, r2
 8003a02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a06:	461a      	mov	r2, r3
 8003a08:	2340      	movs	r3, #64	; 0x40
 8003a0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d023      	beq.n	8003a5e <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003a16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a18:	6a38      	ldr	r0, [r7, #32]
 8003a1a:	f005 fda1 	bl	8009560 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003a1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a20:	4613      	mov	r3, r2
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	4413      	add	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	3338      	adds	r3, #56	; 0x38
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	3304      	adds	r3, #4
 8003a30:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	78db      	ldrb	r3, [r3, #3]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d108      	bne.n	8003a4c <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	4619      	mov	r1, r3
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f00c fb94 	bl	8010174 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4e:	015a      	lsls	r2, r3, #5
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	4413      	add	r3, r2
 8003a54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a58:	461a      	mov	r2, r3
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003a68:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 fcd2 	bl	8004414 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a72:	3301      	adds	r3, #1
 8003a74:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a78:	085b      	lsrs	r3, r3, #1
 8003a7a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f47f af65 	bne.w	800394e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f006 fc13 	bl	800a2b4 <USB_ReadInterrupts>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a98:	d122      	bne.n	8003ae0 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	69fa      	ldr	r2, [r7, #28]
 8003aa4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003aa8:	f023 0301 	bic.w	r3, r3, #1
 8003aac:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d108      	bne.n	8003aca <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003ac0:	2100      	movs	r1, #0
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f00c fdc8 	bl	8010658 <HAL_PCDEx_LPM_Callback>
 8003ac8:	e002      	b.n	8003ad0 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f00c fb18 	bl	8010100 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695a      	ldr	r2, [r3, #20]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003ade:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f006 fbe5 	bl	800a2b4 <USB_ReadInterrupts>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003af0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003af4:	d112      	bne.n	8003b1c <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d102      	bne.n	8003b0c <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f00c fad4 	bl	80100b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	695a      	ldr	r2, [r3, #20]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003b1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f006 fbc7 	bl	800a2b4 <USB_ReadInterrupts>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b30:	d121      	bne.n	8003b76 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695a      	ldr	r2, [r3, #20]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003b40:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d111      	bne.n	8003b70 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5a:	089b      	lsrs	r3, r3, #2
 8003b5c:	f003 020f 	and.w	r2, r3, #15
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003b66:	2101      	movs	r1, #1
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f00c fd75 	bl	8010658 <HAL_PCDEx_LPM_Callback>
 8003b6e:	e002      	b.n	8003b76 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f00c fa9f 	bl	80100b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f006 fb9a 	bl	800a2b4 <USB_ReadInterrupts>
 8003b80:	4603      	mov	r3, r0
 8003b82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b8a:	f040 80b5 	bne.w	8003cf8 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	69fa      	ldr	r2, [r7, #28]
 8003b98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b9c:	f023 0301 	bic.w	r3, r3, #1
 8003ba0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2110      	movs	r1, #16
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f005 fcd9 	bl	8009560 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bae:	2300      	movs	r3, #0
 8003bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bb2:	e046      	b.n	8003c42 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bb6:	015a      	lsls	r2, r3, #5
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	4413      	add	r3, r2
 8003bbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003bc6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bca:	015a      	lsls	r2, r3, #5
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	4413      	add	r3, r2
 8003bd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bd8:	0151      	lsls	r1, r2, #5
 8003bda:	69fa      	ldr	r2, [r7, #28]
 8003bdc:	440a      	add	r2, r1
 8003bde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003be2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003be6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bea:	015a      	lsls	r2, r3, #5
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	4413      	add	r3, r2
 8003bf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003bfa:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bfe:	015a      	lsls	r2, r3, #5
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	4413      	add	r3, r2
 8003c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c0c:	0151      	lsls	r1, r2, #5
 8003c0e:	69fa      	ldr	r2, [r7, #28]
 8003c10:	440a      	add	r2, r1
 8003c12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c1a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c1e:	015a      	lsls	r2, r3, #5
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	4413      	add	r3, r2
 8003c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c2c:	0151      	lsls	r1, r2, #5
 8003c2e:	69fa      	ldr	r2, [r7, #28]
 8003c30:	440a      	add	r2, r1
 8003c32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c36:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c3a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c3e:	3301      	adds	r3, #1
 8003c40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d3b3      	bcc.n	8003bb4 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c52:	69db      	ldr	r3, [r3, #28]
 8003c54:	69fa      	ldr	r2, [r7, #28]
 8003c56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c5a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003c5e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d016      	beq.n	8003c96 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c72:	69fa      	ldr	r2, [r7, #28]
 8003c74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c78:	f043 030b 	orr.w	r3, r3, #11
 8003c7c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c88:	69fa      	ldr	r2, [r7, #28]
 8003c8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c8e:	f043 030b 	orr.w	r3, r3, #11
 8003c92:	6453      	str	r3, [r2, #68]	; 0x44
 8003c94:	e015      	b.n	8003cc2 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	69fa      	ldr	r2, [r7, #28]
 8003ca0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ca4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003ca8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003cac:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	69fa      	ldr	r2, [r7, #28]
 8003cb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cbc:	f043 030b 	orr.w	r3, r3, #11
 8003cc0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	69fa      	ldr	r2, [r7, #28]
 8003ccc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cd0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003cd4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	4610      	mov	r0, r2
 8003ce4:	f006 fbaa 	bl	800a43c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695a      	ldr	r2, [r3, #20]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003cf6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f006 fad9 	bl	800a2b4 <USB_ReadInterrupts>
 8003d02:	4603      	mov	r3, r0
 8003d04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d0c:	d124      	bne.n	8003d58 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f006 fb6f 	bl	800a3f6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f005 fc9c 	bl	800965a <USB_GetDevSpeed>
 8003d22:	4603      	mov	r3, r0
 8003d24:	461a      	mov	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681c      	ldr	r4, [r3, #0]
 8003d2e:	f001 faed 	bl	800530c <HAL_RCC_GetHCLKFreq>
 8003d32:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	f005 f9c3 	bl	80090c8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f00c f997 	bl	8010076 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	695a      	ldr	r2, [r3, #20]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003d56:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f006 faa9 	bl	800a2b4 <USB_ReadInterrupts>
 8003d62:	4603      	mov	r3, r0
 8003d64:	f003 0308 	and.w	r3, r3, #8
 8003d68:	2b08      	cmp	r3, #8
 8003d6a:	d10a      	bne.n	8003d82 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f00c f974 	bl	801005a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695a      	ldr	r2, [r3, #20]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f002 0208 	and.w	r2, r2, #8
 8003d80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f006 fa94 	bl	800a2b4 <USB_ReadInterrupts>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d92:	2b80      	cmp	r3, #128	; 0x80
 8003d94:	d122      	bne.n	8003ddc <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003d96:	6a3b      	ldr	r3, [r7, #32]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
 8003da0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003da2:	2301      	movs	r3, #1
 8003da4:	627b      	str	r3, [r7, #36]	; 0x24
 8003da6:	e014      	b.n	8003dd2 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dac:	4613      	mov	r3, r2
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	4413      	add	r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	440b      	add	r3, r1
 8003db6:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d105      	bne.n	8003dcc <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 faf3 	bl	80043b2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dce:	3301      	adds	r3, #1
 8003dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d3e5      	bcc.n	8003da8 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f006 fa67 	bl	800a2b4 <USB_ReadInterrupts>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003df0:	d13b      	bne.n	8003e6a <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003df2:	2301      	movs	r3, #1
 8003df4:	627b      	str	r3, [r7, #36]	; 0x24
 8003df6:	e02b      	b.n	8003e50 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfa:	015a      	lsls	r2, r3, #5
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	4413      	add	r3, r2
 8003e00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	4413      	add	r3, r2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	440b      	add	r3, r1
 8003e16:	3340      	adds	r3, #64	; 0x40
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d115      	bne.n	8003e4a <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003e1e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	da12      	bge.n	8003e4a <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003e24:	6879      	ldr	r1, [r7, #4]
 8003e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e28:	4613      	mov	r3, r2
 8003e2a:	00db      	lsls	r3, r3, #3
 8003e2c:	4413      	add	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	440b      	add	r3, r1
 8003e32:	333f      	adds	r3, #63	; 0x3f
 8003e34:	2201      	movs	r2, #1
 8003e36:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	4619      	mov	r1, r3
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 fab4 	bl	80043b2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d3ce      	bcc.n	8003df8 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695a      	ldr	r2, [r3, #20]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003e68:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f006 fa20 	bl	800a2b4 <USB_ReadInterrupts>
 8003e74:	4603      	mov	r3, r0
 8003e76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e7e:	d155      	bne.n	8003f2c <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e80:	2301      	movs	r3, #1
 8003e82:	627b      	str	r3, [r7, #36]	; 0x24
 8003e84:	e045      	b.n	8003f12 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e88:	015a      	lsls	r2, r3, #5
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	4413      	add	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d12e      	bne.n	8003f0c <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003eae:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	da2b      	bge.n	8003f0c <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003ec0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d121      	bne.n	8003f0c <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003ec8:	6879      	ldr	r1, [r7, #4]
 8003eca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ecc:	4613      	mov	r3, r2
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	4413      	add	r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	440b      	add	r3, r1
 8003ed6:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003eda:	2201      	movs	r2, #1
 8003edc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003ede:	6a3b      	ldr	r3, [r7, #32]
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003ee6:	6a3b      	ldr	r3, [r7, #32]
 8003ee8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10a      	bne.n	8003f0c <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	69fa      	ldr	r2, [r7, #28]
 8003f00:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f08:	6053      	str	r3, [r2, #4]
            break;
 8003f0a:	e007      	b.n	8003f1c <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0e:	3301      	adds	r3, #1
 8003f10:	627b      	str	r3, [r7, #36]	; 0x24
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d3b4      	bcc.n	8003e86 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695a      	ldr	r2, [r3, #20]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003f2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f006 f9bf 	bl	800a2b4 <USB_ReadInterrupts>
 8003f36:	4603      	mov	r3, r0
 8003f38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f40:	d10a      	bne.n	8003f58 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f00c f928 	bl	8010198 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	695a      	ldr	r2, [r3, #20]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003f56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f006 f9a9 	bl	800a2b4 <USB_ReadInterrupts>
 8003f62:	4603      	mov	r3, r0
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b04      	cmp	r3, #4
 8003f6a:	d115      	bne.n	8003f98 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	f003 0304 	and.w	r3, r3, #4
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d002      	beq.n	8003f84 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f00c f918 	bl	80101b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6859      	ldr	r1, [r3, #4]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	69ba      	ldr	r2, [r7, #24]
 8003f90:	430a      	orrs	r2, r1
 8003f92:	605a      	str	r2, [r3, #4]
 8003f94:	e000      	b.n	8003f98 <HAL_PCD_IRQHandler+0x920>
      return;
 8003f96:	bf00      	nop
    }
  }
}
 8003f98:	3734      	adds	r7, #52	; 0x34
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd90      	pop	{r4, r7, pc}

08003f9e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d101      	bne.n	8003fb8 <HAL_PCD_SetAddress+0x1a>
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	e013      	b.n	8003fe0 <HAL_PCD_SetAddress+0x42>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	78fa      	ldrb	r2, [r7, #3]
 8003fc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	78fa      	ldrb	r2, [r7, #3]
 8003fce:	4611      	mov	r1, r2
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f006 f907 	bl	800a1e4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3708      	adds	r7, #8
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	4608      	mov	r0, r1
 8003ff2:	4611      	mov	r1, r2
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	70fb      	strb	r3, [r7, #3]
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	803b      	strh	r3, [r7, #0]
 8003ffe:	4613      	mov	r3, r2
 8004000:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004002:	2300      	movs	r3, #0
 8004004:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004006:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800400a:	2b00      	cmp	r3, #0
 800400c:	da0f      	bge.n	800402e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800400e:	78fb      	ldrb	r3, [r7, #3]
 8004010:	f003 020f 	and.w	r2, r3, #15
 8004014:	4613      	mov	r3, r2
 8004016:	00db      	lsls	r3, r3, #3
 8004018:	4413      	add	r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	3338      	adds	r3, #56	; 0x38
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	4413      	add	r3, r2
 8004022:	3304      	adds	r3, #4
 8004024:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2201      	movs	r2, #1
 800402a:	705a      	strb	r2, [r3, #1]
 800402c:	e00f      	b.n	800404e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800402e:	78fb      	ldrb	r3, [r7, #3]
 8004030:	f003 020f 	and.w	r2, r3, #15
 8004034:	4613      	mov	r3, r2
 8004036:	00db      	lsls	r3, r3, #3
 8004038:	4413      	add	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	4413      	add	r3, r2
 8004044:	3304      	adds	r3, #4
 8004046:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800404e:	78fb      	ldrb	r3, [r7, #3]
 8004050:	f003 030f 	and.w	r3, r3, #15
 8004054:	b2da      	uxtb	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800405a:	883a      	ldrh	r2, [r7, #0]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	78ba      	ldrb	r2, [r7, #2]
 8004064:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	785b      	ldrb	r3, [r3, #1]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d004      	beq.n	8004078 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	b29a      	uxth	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004078:	78bb      	ldrb	r3, [r7, #2]
 800407a:	2b02      	cmp	r3, #2
 800407c:	d102      	bne.n	8004084 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800408a:	2b01      	cmp	r3, #1
 800408c:	d101      	bne.n	8004092 <HAL_PCD_EP_Open+0xaa>
 800408e:	2302      	movs	r3, #2
 8004090:	e00e      	b.n	80040b0 <HAL_PCD_EP_Open+0xc8>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68f9      	ldr	r1, [r7, #12]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f005 faf9 	bl	8009698 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80040ae:	7afb      	ldrb	r3, [r7, #11]
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3710      	adds	r7, #16
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	460b      	mov	r3, r1
 80040c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80040c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	da0f      	bge.n	80040ec <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040cc:	78fb      	ldrb	r3, [r7, #3]
 80040ce:	f003 020f 	and.w	r2, r3, #15
 80040d2:	4613      	mov	r3, r2
 80040d4:	00db      	lsls	r3, r3, #3
 80040d6:	4413      	add	r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	3338      	adds	r3, #56	; 0x38
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	4413      	add	r3, r2
 80040e0:	3304      	adds	r3, #4
 80040e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2201      	movs	r2, #1
 80040e8:	705a      	strb	r2, [r3, #1]
 80040ea:	e00f      	b.n	800410c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040ec:	78fb      	ldrb	r3, [r7, #3]
 80040ee:	f003 020f 	and.w	r2, r3, #15
 80040f2:	4613      	mov	r3, r2
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	4413      	add	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	4413      	add	r3, r2
 8004102:	3304      	adds	r3, #4
 8004104:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800410c:	78fb      	ldrb	r3, [r7, #3]
 800410e:	f003 030f 	and.w	r3, r3, #15
 8004112:	b2da      	uxtb	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <HAL_PCD_EP_Close+0x6e>
 8004122:	2302      	movs	r3, #2
 8004124:	e00e      	b.n	8004144 <HAL_PCD_EP_Close+0x8c>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68f9      	ldr	r1, [r7, #12]
 8004134:	4618      	mov	r0, r3
 8004136:	f005 fb37 	bl	80097a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	607a      	str	r2, [r7, #4]
 8004156:	603b      	str	r3, [r7, #0]
 8004158:	460b      	mov	r3, r1
 800415a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800415c:	7afb      	ldrb	r3, [r7, #11]
 800415e:	f003 020f 	and.w	r2, r3, #15
 8004162:	4613      	mov	r3, r2
 8004164:	00db      	lsls	r3, r3, #3
 8004166:	4413      	add	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	4413      	add	r3, r2
 8004172:	3304      	adds	r3, #4
 8004174:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2200      	movs	r2, #0
 8004186:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	2200      	movs	r2, #0
 800418c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800418e:	7afb      	ldrb	r3, [r7, #11]
 8004190:	f003 030f 	and.w	r3, r3, #15
 8004194:	b2da      	uxtb	r2, r3
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6979      	ldr	r1, [r7, #20]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f005 fbdd 	bl	8009960 <USB_EPStartXfer>

  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3718      	adds	r7, #24
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	460b      	mov	r3, r1
 80041ba:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80041bc:	78fb      	ldrb	r3, [r7, #3]
 80041be:	f003 020f 	and.w	r2, r3, #15
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	4613      	mov	r3, r2
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	4413      	add	r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	440b      	add	r3, r1
 80041ce:	f503 7324 	add.w	r3, r3, #656	; 0x290
 80041d2:	681b      	ldr	r3, [r3, #0]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	607a      	str	r2, [r7, #4]
 80041ea:	603b      	str	r3, [r7, #0]
 80041ec:	460b      	mov	r3, r1
 80041ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041f0:	7afb      	ldrb	r3, [r7, #11]
 80041f2:	f003 020f 	and.w	r2, r3, #15
 80041f6:	4613      	mov	r3, r2
 80041f8:	00db      	lsls	r3, r3, #3
 80041fa:	4413      	add	r3, r2
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	3338      	adds	r3, #56	; 0x38
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	4413      	add	r3, r2
 8004204:	3304      	adds	r3, #4
 8004206:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	683a      	ldr	r2, [r7, #0]
 8004212:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	2200      	movs	r2, #0
 8004218:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	2201      	movs	r2, #1
 800421e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004220:	7afb      	ldrb	r3, [r7, #11]
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	b2da      	uxtb	r2, r3
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	6979      	ldr	r1, [r7, #20]
 8004232:	4618      	mov	r0, r3
 8004234:	f005 fb94 	bl	8009960 <USB_EPStartXfer>

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3718      	adds	r7, #24
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b084      	sub	sp, #16
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
 800424a:	460b      	mov	r3, r1
 800424c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800424e:	78fb      	ldrb	r3, [r7, #3]
 8004250:	f003 020f 	and.w	r2, r3, #15
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	429a      	cmp	r2, r3
 800425a:	d901      	bls.n	8004260 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e04e      	b.n	80042fe <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004260:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004264:	2b00      	cmp	r3, #0
 8004266:	da0f      	bge.n	8004288 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004268:	78fb      	ldrb	r3, [r7, #3]
 800426a:	f003 020f 	and.w	r2, r3, #15
 800426e:	4613      	mov	r3, r2
 8004270:	00db      	lsls	r3, r3, #3
 8004272:	4413      	add	r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	3338      	adds	r3, #56	; 0x38
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	4413      	add	r3, r2
 800427c:	3304      	adds	r3, #4
 800427e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2201      	movs	r2, #1
 8004284:	705a      	strb	r2, [r3, #1]
 8004286:	e00d      	b.n	80042a4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004288:	78fa      	ldrb	r2, [r7, #3]
 800428a:	4613      	mov	r3, r2
 800428c:	00db      	lsls	r3, r3, #3
 800428e:	4413      	add	r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	4413      	add	r3, r2
 800429a:	3304      	adds	r3, #4
 800429c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2201      	movs	r2, #1
 80042a8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042aa:	78fb      	ldrb	r3, [r7, #3]
 80042ac:	f003 030f 	and.w	r3, r3, #15
 80042b0:	b2da      	uxtb	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d101      	bne.n	80042c4 <HAL_PCD_EP_SetStall+0x82>
 80042c0:	2302      	movs	r3, #2
 80042c2:	e01c      	b.n	80042fe <HAL_PCD_EP_SetStall+0xbc>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68f9      	ldr	r1, [r7, #12]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f005 feb2 	bl	800a03c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80042d8:	78fb      	ldrb	r3, [r7, #3]
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d108      	bne.n	80042f4 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80042ec:	4619      	mov	r1, r3
 80042ee:	4610      	mov	r0, r2
 80042f0:	f006 f8a4 	bl	800a43c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b084      	sub	sp, #16
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
 800430e:	460b      	mov	r3, r1
 8004310:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004312:	78fb      	ldrb	r3, [r7, #3]
 8004314:	f003 020f 	and.w	r2, r3, #15
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	429a      	cmp	r2, r3
 800431e:	d901      	bls.n	8004324 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e042      	b.n	80043aa <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004324:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004328:	2b00      	cmp	r3, #0
 800432a:	da0f      	bge.n	800434c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800432c:	78fb      	ldrb	r3, [r7, #3]
 800432e:	f003 020f 	and.w	r2, r3, #15
 8004332:	4613      	mov	r3, r2
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	4413      	add	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	3338      	adds	r3, #56	; 0x38
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	4413      	add	r3, r2
 8004340:	3304      	adds	r3, #4
 8004342:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2201      	movs	r2, #1
 8004348:	705a      	strb	r2, [r3, #1]
 800434a:	e00f      	b.n	800436c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800434c:	78fb      	ldrb	r3, [r7, #3]
 800434e:	f003 020f 	and.w	r2, r3, #15
 8004352:	4613      	mov	r3, r2
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	4413      	add	r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	4413      	add	r3, r2
 8004362:	3304      	adds	r3, #4
 8004364:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004372:	78fb      	ldrb	r3, [r7, #3]
 8004374:	f003 030f 	and.w	r3, r3, #15
 8004378:	b2da      	uxtb	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004384:	2b01      	cmp	r3, #1
 8004386:	d101      	bne.n	800438c <HAL_PCD_EP_ClrStall+0x86>
 8004388:	2302      	movs	r3, #2
 800438a:	e00e      	b.n	80043aa <HAL_PCD_EP_ClrStall+0xa4>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68f9      	ldr	r1, [r7, #12]
 800439a:	4618      	mov	r0, r3
 800439c:	f005 febc 	bl	800a118 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}

080043b2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043b2:	b580      	push	{r7, lr}
 80043b4:	b084      	sub	sp, #16
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
 80043ba:	460b      	mov	r3, r1
 80043bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80043be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	da0c      	bge.n	80043e0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043c6:	78fb      	ldrb	r3, [r7, #3]
 80043c8:	f003 020f 	and.w	r2, r3, #15
 80043cc:	4613      	mov	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	4413      	add	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	3338      	adds	r3, #56	; 0x38
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	4413      	add	r3, r2
 80043da:	3304      	adds	r3, #4
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	e00c      	b.n	80043fa <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043e0:	78fb      	ldrb	r3, [r7, #3]
 80043e2:	f003 020f 	and.w	r2, r3, #15
 80043e6:	4613      	mov	r3, r2
 80043e8:	00db      	lsls	r3, r3, #3
 80043ea:	4413      	add	r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	4413      	add	r3, r2
 80043f6:	3304      	adds	r3, #4
 80043f8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68f9      	ldr	r1, [r7, #12]
 8004400:	4618      	mov	r0, r3
 8004402:	f005 fcdf 	bl	8009dc4 <USB_EPStopXfer>
 8004406:	4603      	mov	r3, r0
 8004408:	72fb      	strb	r3, [r7, #11]

  return ret;
 800440a:	7afb      	ldrb	r3, [r7, #11]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004428:	683a      	ldr	r2, [r7, #0]
 800442a:	4613      	mov	r3, r2
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	4413      	add	r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	3338      	adds	r3, #56	; 0x38
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	4413      	add	r3, r2
 8004438:	3304      	adds	r3, #4
 800443a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	695a      	ldr	r2, [r3, #20]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	429a      	cmp	r2, r3
 8004446:	d901      	bls.n	800444c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e067      	b.n	800451c <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	691a      	ldr	r2, [r3, #16]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	69fa      	ldr	r2, [r7, #28]
 800445e:	429a      	cmp	r2, r3
 8004460:	d902      	bls.n	8004468 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	3303      	adds	r3, #3
 800446c:	089b      	lsrs	r3, r3, #2
 800446e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004470:	e026      	b.n	80044c0 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	691a      	ldr	r2, [r3, #16]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	69fa      	ldr	r2, [r7, #28]
 8004484:	429a      	cmp	r2, r3
 8004486:	d902      	bls.n	800448e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	3303      	adds	r3, #3
 8004492:	089b      	lsrs	r3, r3, #2
 8004494:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	68d9      	ldr	r1, [r3, #12]
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	b2da      	uxtb	r2, r3
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	6978      	ldr	r0, [r7, #20]
 80044a4:	f005 fd38 	bl	8009f18 <USB_WritePacket>

    ep->xfer_buff  += len;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	68da      	ldr	r2, [r3, #12]
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	441a      	add	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	695a      	ldr	r2, [r3, #20]
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	441a      	add	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	015a      	lsls	r2, r3, #5
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	4413      	add	r3, r2
 80044c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d809      	bhi.n	80044ea <PCD_WriteEmptyTxFifo+0xd6>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	695a      	ldr	r2, [r3, #20]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044de:	429a      	cmp	r2, r3
 80044e0:	d203      	bcs.n	80044ea <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1c3      	bne.n	8004472 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	691a      	ldr	r2, [r3, #16]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d811      	bhi.n	800451a <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	f003 030f 	and.w	r3, r3, #15
 80044fc:	2201      	movs	r2, #1
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800450a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	43db      	mvns	r3, r3
 8004510:	6939      	ldr	r1, [r7, #16]
 8004512:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004516:	4013      	ands	r3, r2
 8004518:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3720      	adds	r7, #32
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	333c      	adds	r3, #60	; 0x3c
 800453c:	3304      	adds	r3, #4
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	015a      	lsls	r2, r3, #5
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	4413      	add	r3, r2
 800454a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	4a19      	ldr	r2, [pc, #100]	; (80045bc <PCD_EP_OutXfrComplete_int+0x98>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d124      	bne.n	80045a4 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00a      	beq.n	800457a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	015a      	lsls	r2, r3, #5
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	4413      	add	r3, r2
 800456c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004570:	461a      	mov	r2, r3
 8004572:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004576:	6093      	str	r3, [r2, #8]
 8004578:	e01a      	b.n	80045b0 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	f003 0320 	and.w	r3, r3, #32
 8004580:	2b00      	cmp	r3, #0
 8004582:	d008      	beq.n	8004596 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	015a      	lsls	r2, r3, #5
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	4413      	add	r3, r2
 800458c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004590:	461a      	mov	r2, r3
 8004592:	2320      	movs	r3, #32
 8004594:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	b2db      	uxtb	r3, r3
 800459a:	4619      	mov	r1, r3
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f00b fd27 	bl	800fff0 <HAL_PCD_DataOutStageCallback>
 80045a2:	e005      	b.n	80045b0 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	4619      	mov	r1, r3
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f00b fd20 	bl	800fff0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3718      	adds	r7, #24
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	4f54310a 	.word	0x4f54310a

080045c0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	333c      	adds	r3, #60	; 0x3c
 80045d8:	3304      	adds	r3, #4
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	015a      	lsls	r2, r3, #5
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	4413      	add	r3, r2
 80045e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	4a0c      	ldr	r2, [pc, #48]	; (8004624 <PCD_EP_OutSetupPacket_int+0x64>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d90e      	bls.n	8004614 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d009      	beq.n	8004614 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	015a      	lsls	r2, r3, #5
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	4413      	add	r3, r2
 8004608:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800460c:	461a      	mov	r2, r3
 800460e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004612:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f00b fcd9 	bl	800ffcc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	4f54300a 	.word	0x4f54300a

08004628 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	70fb      	strb	r3, [r7, #3]
 8004634:	4613      	mov	r3, r2
 8004636:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004640:	78fb      	ldrb	r3, [r7, #3]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d107      	bne.n	8004656 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004646:	883b      	ldrh	r3, [r7, #0]
 8004648:	0419      	lsls	r1, r3, #16
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68ba      	ldr	r2, [r7, #8]
 8004650:	430a      	orrs	r2, r1
 8004652:	629a      	str	r2, [r3, #40]	; 0x28
 8004654:	e028      	b.n	80046a8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800465c:	0c1b      	lsrs	r3, r3, #16
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	4413      	add	r3, r2
 8004662:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004664:	2300      	movs	r3, #0
 8004666:	73fb      	strb	r3, [r7, #15]
 8004668:	e00d      	b.n	8004686 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	7bfb      	ldrb	r3, [r7, #15]
 8004670:	3340      	adds	r3, #64	; 0x40
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	4413      	add	r3, r2
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	0c1b      	lsrs	r3, r3, #16
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	4413      	add	r3, r2
 800467e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	3301      	adds	r3, #1
 8004684:	73fb      	strb	r3, [r7, #15]
 8004686:	7bfa      	ldrb	r2, [r7, #15]
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	3b01      	subs	r3, #1
 800468c:	429a      	cmp	r2, r3
 800468e:	d3ec      	bcc.n	800466a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004690:	883b      	ldrh	r3, [r7, #0]
 8004692:	0418      	lsls	r0, r3, #16
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6819      	ldr	r1, [r3, #0]
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	3b01      	subs	r3, #1
 800469c:	68ba      	ldr	r2, [r7, #8]
 800469e:	4302      	orrs	r2, r0
 80046a0:	3340      	adds	r3, #64	; 0x40
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b083      	sub	sp, #12
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
 80046be:	460b      	mov	r3, r1
 80046c0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	887a      	ldrh	r2, [r7, #2]
 80046c8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80046d8:	b480      	push	{r7}
 80046da:	b085      	sub	sp, #20
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800470a:	f043 0303 	orr.w	r3, r3, #3
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004712:	2300      	movs	r3, #0
}
 8004714:	4618      	mov	r0, r3
 8004716:	3714      	adds	r7, #20
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004724:	4b04      	ldr	r3, [pc, #16]	; (8004738 <HAL_PWREx_GetVoltageRange+0x18>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800472c:	4618      	mov	r0, r3
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40007000 	.word	0x40007000

0800473c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800474a:	d130      	bne.n	80047ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800474c:	4b23      	ldr	r3, [pc, #140]	; (80047dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004754:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004758:	d038      	beq.n	80047cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800475a:	4b20      	ldr	r3, [pc, #128]	; (80047dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004762:	4a1e      	ldr	r2, [pc, #120]	; (80047dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004764:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004768:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800476a:	4b1d      	ldr	r3, [pc, #116]	; (80047e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2232      	movs	r2, #50	; 0x32
 8004770:	fb02 f303 	mul.w	r3, r2, r3
 8004774:	4a1b      	ldr	r2, [pc, #108]	; (80047e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004776:	fba2 2303 	umull	r2, r3, r2, r3
 800477a:	0c9b      	lsrs	r3, r3, #18
 800477c:	3301      	adds	r3, #1
 800477e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004780:	e002      	b.n	8004788 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	3b01      	subs	r3, #1
 8004786:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004788:	4b14      	ldr	r3, [pc, #80]	; (80047dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004794:	d102      	bne.n	800479c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d1f2      	bne.n	8004782 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800479c:	4b0f      	ldr	r3, [pc, #60]	; (80047dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047a8:	d110      	bne.n	80047cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e00f      	b.n	80047ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80047ae:	4b0b      	ldr	r3, [pc, #44]	; (80047dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ba:	d007      	beq.n	80047cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80047bc:	4b07      	ldr	r3, [pc, #28]	; (80047dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80047c4:	4a05      	ldr	r2, [pc, #20]	; (80047dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3714      	adds	r7, #20
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	40007000 	.word	0x40007000
 80047e0:	20000000 	.word	0x20000000
 80047e4:	431bde83 	.word	0x431bde83

080047e8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80047e8:	b480      	push	{r7}
 80047ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80047ec:	4b05      	ldr	r3, [pc, #20]	; (8004804 <HAL_PWREx_EnableVddUSB+0x1c>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a04      	ldr	r2, [pc, #16]	; (8004804 <HAL_PWREx_EnableVddUSB+0x1c>)
 80047f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047f6:	6053      	str	r3, [r2, #4]
}
 80047f8:	bf00      	nop
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	40007000 	.word	0x40007000

08004808 <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 800480c:	4b09      	ldr	r3, [pc, #36]	; (8004834 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f023 0307 	bic.w	r3, r3, #7
 8004814:	4a07      	ldr	r2, [pc, #28]	; (8004834 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8004816:	f043 0304 	orr.w	r3, r3, #4
 800481a:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800481c:	4b06      	ldr	r3, [pc, #24]	; (8004838 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	4a05      	ldr	r2, [pc, #20]	; (8004838 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8004822:	f043 0304 	orr.w	r3, r3, #4
 8004826:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8004828:	bf30      	wfi
}
 800482a:	bf00      	nop
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr
 8004834:	40007000 	.word	0x40007000
 8004838:	e000ed00 	.word	0xe000ed00

0800483c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b088      	sub	sp, #32
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e3ca      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800484e:	4b97      	ldr	r3, [pc, #604]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f003 030c 	and.w	r3, r3, #12
 8004856:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004858:	4b94      	ldr	r3, [pc, #592]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f003 0303 	and.w	r3, r3, #3
 8004860:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0310 	and.w	r3, r3, #16
 800486a:	2b00      	cmp	r3, #0
 800486c:	f000 80e4 	beq.w	8004a38 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d007      	beq.n	8004886 <HAL_RCC_OscConfig+0x4a>
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	2b0c      	cmp	r3, #12
 800487a:	f040 808b 	bne.w	8004994 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2b01      	cmp	r3, #1
 8004882:	f040 8087 	bne.w	8004994 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004886:	4b89      	ldr	r3, [pc, #548]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b00      	cmp	r3, #0
 8004890:	d005      	beq.n	800489e <HAL_RCC_OscConfig+0x62>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e3a2      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1a      	ldr	r2, [r3, #32]
 80048a2:	4b82      	ldr	r3, [pc, #520]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0308 	and.w	r3, r3, #8
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d004      	beq.n	80048b8 <HAL_RCC_OscConfig+0x7c>
 80048ae:	4b7f      	ldr	r3, [pc, #508]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048b6:	e005      	b.n	80048c4 <HAL_RCC_OscConfig+0x88>
 80048b8:	4b7c      	ldr	r3, [pc, #496]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80048ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048be:	091b      	lsrs	r3, r3, #4
 80048c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d223      	bcs.n	8004910 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f000 fd55 	bl	800537c <RCC_SetFlashLatencyFromMSIRange>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d001      	beq.n	80048dc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e383      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048dc:	4b73      	ldr	r3, [pc, #460]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a72      	ldr	r2, [pc, #456]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80048e2:	f043 0308 	orr.w	r3, r3, #8
 80048e6:	6013      	str	r3, [r2, #0]
 80048e8:	4b70      	ldr	r3, [pc, #448]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a1b      	ldr	r3, [r3, #32]
 80048f4:	496d      	ldr	r1, [pc, #436]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048fa:	4b6c      	ldr	r3, [pc, #432]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	69db      	ldr	r3, [r3, #28]
 8004906:	021b      	lsls	r3, r3, #8
 8004908:	4968      	ldr	r1, [pc, #416]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 800490a:	4313      	orrs	r3, r2
 800490c:	604b      	str	r3, [r1, #4]
 800490e:	e025      	b.n	800495c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004910:	4b66      	ldr	r3, [pc, #408]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a65      	ldr	r2, [pc, #404]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004916:	f043 0308 	orr.w	r3, r3, #8
 800491a:	6013      	str	r3, [r2, #0]
 800491c:	4b63      	ldr	r3, [pc, #396]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a1b      	ldr	r3, [r3, #32]
 8004928:	4960      	ldr	r1, [pc, #384]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 800492a:	4313      	orrs	r3, r2
 800492c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800492e:	4b5f      	ldr	r3, [pc, #380]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	021b      	lsls	r3, r3, #8
 800493c:	495b      	ldr	r1, [pc, #364]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 800493e:	4313      	orrs	r3, r2
 8004940:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d109      	bne.n	800495c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	4618      	mov	r0, r3
 800494e:	f000 fd15 	bl	800537c <RCC_SetFlashLatencyFromMSIRange>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d001      	beq.n	800495c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e343      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800495c:	f000 fc4a 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8004960:	4602      	mov	r2, r0
 8004962:	4b52      	ldr	r3, [pc, #328]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	091b      	lsrs	r3, r3, #4
 8004968:	f003 030f 	and.w	r3, r3, #15
 800496c:	4950      	ldr	r1, [pc, #320]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 800496e:	5ccb      	ldrb	r3, [r1, r3]
 8004970:	f003 031f 	and.w	r3, r3, #31
 8004974:	fa22 f303 	lsr.w	r3, r2, r3
 8004978:	4a4e      	ldr	r2, [pc, #312]	; (8004ab4 <HAL_RCC_OscConfig+0x278>)
 800497a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800497c:	4b4e      	ldr	r3, [pc, #312]	; (8004ab8 <HAL_RCC_OscConfig+0x27c>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4618      	mov	r0, r3
 8004982:	f7fd f965 	bl	8001c50 <HAL_InitTick>
 8004986:	4603      	mov	r3, r0
 8004988:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800498a:	7bfb      	ldrb	r3, [r7, #15]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d052      	beq.n	8004a36 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004990:	7bfb      	ldrb	r3, [r7, #15]
 8004992:	e327      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d032      	beq.n	8004a02 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800499c:	4b43      	ldr	r3, [pc, #268]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a42      	ldr	r2, [pc, #264]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80049a2:	f043 0301 	orr.w	r3, r3, #1
 80049a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049a8:	f7fd f9a2 	bl	8001cf0 <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049b0:	f7fd f99e 	bl	8001cf0 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e310      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049c2:	4b3a      	ldr	r3, [pc, #232]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d0f0      	beq.n	80049b0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049ce:	4b37      	ldr	r3, [pc, #220]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a36      	ldr	r2, [pc, #216]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80049d4:	f043 0308 	orr.w	r3, r3, #8
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	4b34      	ldr	r3, [pc, #208]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	4931      	ldr	r1, [pc, #196]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049ec:	4b2f      	ldr	r3, [pc, #188]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	021b      	lsls	r3, r3, #8
 80049fa:	492c      	ldr	r1, [pc, #176]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	604b      	str	r3, [r1, #4]
 8004a00:	e01a      	b.n	8004a38 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a02:	4b2a      	ldr	r3, [pc, #168]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a29      	ldr	r2, [pc, #164]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004a08:	f023 0301 	bic.w	r3, r3, #1
 8004a0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a0e:	f7fd f96f 	bl	8001cf0 <HAL_GetTick>
 8004a12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a14:	e008      	b.n	8004a28 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a16:	f7fd f96b 	bl	8001cf0 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d901      	bls.n	8004a28 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e2dd      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a28:	4b20      	ldr	r3, [pc, #128]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0302 	and.w	r3, r3, #2
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d1f0      	bne.n	8004a16 <HAL_RCC_OscConfig+0x1da>
 8004a34:	e000      	b.n	8004a38 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a36:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0301 	and.w	r3, r3, #1
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d074      	beq.n	8004b2e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	2b08      	cmp	r3, #8
 8004a48:	d005      	beq.n	8004a56 <HAL_RCC_OscConfig+0x21a>
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	2b0c      	cmp	r3, #12
 8004a4e:	d10e      	bne.n	8004a6e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	2b03      	cmp	r3, #3
 8004a54:	d10b      	bne.n	8004a6e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a56:	4b15      	ldr	r3, [pc, #84]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d064      	beq.n	8004b2c <HAL_RCC_OscConfig+0x2f0>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d160      	bne.n	8004b2c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e2ba      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a76:	d106      	bne.n	8004a86 <HAL_RCC_OscConfig+0x24a>
 8004a78:	4b0c      	ldr	r3, [pc, #48]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a0b      	ldr	r2, [pc, #44]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004a7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a82:	6013      	str	r3, [r2, #0]
 8004a84:	e026      	b.n	8004ad4 <HAL_RCC_OscConfig+0x298>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a8e:	d115      	bne.n	8004abc <HAL_RCC_OscConfig+0x280>
 8004a90:	4b06      	ldr	r3, [pc, #24]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a05      	ldr	r2, [pc, #20]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004a96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a9a:	6013      	str	r3, [r2, #0]
 8004a9c:	4b03      	ldr	r3, [pc, #12]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a02      	ldr	r2, [pc, #8]	; (8004aac <HAL_RCC_OscConfig+0x270>)
 8004aa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aa6:	6013      	str	r3, [r2, #0]
 8004aa8:	e014      	b.n	8004ad4 <HAL_RCC_OscConfig+0x298>
 8004aaa:	bf00      	nop
 8004aac:	40021000 	.word	0x40021000
 8004ab0:	08014f70 	.word	0x08014f70
 8004ab4:	20000000 	.word	0x20000000
 8004ab8:	20000004 	.word	0x20000004
 8004abc:	4ba0      	ldr	r3, [pc, #640]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a9f      	ldr	r2, [pc, #636]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ac6:	6013      	str	r3, [r2, #0]
 8004ac8:	4b9d      	ldr	r3, [pc, #628]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a9c      	ldr	r2, [pc, #624]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004ace:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ad2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d013      	beq.n	8004b04 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004adc:	f7fd f908 	bl	8001cf0 <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ae2:	e008      	b.n	8004af6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ae4:	f7fd f904 	bl	8001cf0 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b64      	cmp	r3, #100	; 0x64
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e276      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004af6:	4b92      	ldr	r3, [pc, #584]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d0f0      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x2a8>
 8004b02:	e014      	b.n	8004b2e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b04:	f7fd f8f4 	bl	8001cf0 <HAL_GetTick>
 8004b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b0a:	e008      	b.n	8004b1e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b0c:	f7fd f8f0 	bl	8001cf0 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	2b64      	cmp	r3, #100	; 0x64
 8004b18:	d901      	bls.n	8004b1e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e262      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b1e:	4b88      	ldr	r3, [pc, #544]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1f0      	bne.n	8004b0c <HAL_RCC_OscConfig+0x2d0>
 8004b2a:	e000      	b.n	8004b2e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d060      	beq.n	8004bfc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	2b04      	cmp	r3, #4
 8004b3e:	d005      	beq.n	8004b4c <HAL_RCC_OscConfig+0x310>
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	2b0c      	cmp	r3, #12
 8004b44:	d119      	bne.n	8004b7a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d116      	bne.n	8004b7a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b4c:	4b7c      	ldr	r3, [pc, #496]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d005      	beq.n	8004b64 <HAL_RCC_OscConfig+0x328>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e23f      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b64:	4b76      	ldr	r3, [pc, #472]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	061b      	lsls	r3, r3, #24
 8004b72:	4973      	ldr	r1, [pc, #460]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b78:	e040      	b.n	8004bfc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d023      	beq.n	8004bca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b82:	4b6f      	ldr	r3, [pc, #444]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a6e      	ldr	r2, [pc, #440]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004b88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b8e:	f7fd f8af 	bl	8001cf0 <HAL_GetTick>
 8004b92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b94:	e008      	b.n	8004ba8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b96:	f7fd f8ab 	bl	8001cf0 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d901      	bls.n	8004ba8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e21d      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ba8:	4b65      	ldr	r3, [pc, #404]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0f0      	beq.n	8004b96 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb4:	4b62      	ldr	r3, [pc, #392]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	061b      	lsls	r3, r3, #24
 8004bc2:	495f      	ldr	r1, [pc, #380]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	604b      	str	r3, [r1, #4]
 8004bc8:	e018      	b.n	8004bfc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bca:	4b5d      	ldr	r3, [pc, #372]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a5c      	ldr	r2, [pc, #368]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004bd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd6:	f7fd f88b 	bl	8001cf0 <HAL_GetTick>
 8004bda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bde:	f7fd f887 	bl	8001cf0 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e1f9      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004bf0:	4b53      	ldr	r3, [pc, #332]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1f0      	bne.n	8004bde <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0308 	and.w	r3, r3, #8
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d03c      	beq.n	8004c82 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d01c      	beq.n	8004c4a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c10:	4b4b      	ldr	r3, [pc, #300]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c16:	4a4a      	ldr	r2, [pc, #296]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004c18:	f043 0301 	orr.w	r3, r3, #1
 8004c1c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c20:	f7fd f866 	bl	8001cf0 <HAL_GetTick>
 8004c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c26:	e008      	b.n	8004c3a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c28:	f7fd f862 	bl	8001cf0 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e1d4      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c3a:	4b41      	ldr	r3, [pc, #260]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004c3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0ef      	beq.n	8004c28 <HAL_RCC_OscConfig+0x3ec>
 8004c48:	e01b      	b.n	8004c82 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c4a:	4b3d      	ldr	r3, [pc, #244]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c50:	4a3b      	ldr	r2, [pc, #236]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004c52:	f023 0301 	bic.w	r3, r3, #1
 8004c56:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c5a:	f7fd f849 	bl	8001cf0 <HAL_GetTick>
 8004c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c60:	e008      	b.n	8004c74 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c62:	f7fd f845 	bl	8001cf0 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d901      	bls.n	8004c74 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e1b7      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c74:	4b32      	ldr	r3, [pc, #200]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004c76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1ef      	bne.n	8004c62 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0304 	and.w	r3, r3, #4
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f000 80a6 	beq.w	8004ddc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c90:	2300      	movs	r3, #0
 8004c92:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004c94:	4b2a      	ldr	r3, [pc, #168]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d10d      	bne.n	8004cbc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ca0:	4b27      	ldr	r3, [pc, #156]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ca4:	4a26      	ldr	r2, [pc, #152]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004ca6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004caa:	6593      	str	r3, [r2, #88]	; 0x58
 8004cac:	4b24      	ldr	r3, [pc, #144]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb4:	60bb      	str	r3, [r7, #8]
 8004cb6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cbc:	4b21      	ldr	r3, [pc, #132]	; (8004d44 <HAL_RCC_OscConfig+0x508>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d118      	bne.n	8004cfa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cc8:	4b1e      	ldr	r3, [pc, #120]	; (8004d44 <HAL_RCC_OscConfig+0x508>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a1d      	ldr	r2, [pc, #116]	; (8004d44 <HAL_RCC_OscConfig+0x508>)
 8004cce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cd2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cd4:	f7fd f80c 	bl	8001cf0 <HAL_GetTick>
 8004cd8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cdc:	f7fd f808 	bl	8001cf0 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e17a      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cee:	4b15      	ldr	r3, [pc, #84]	; (8004d44 <HAL_RCC_OscConfig+0x508>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0f0      	beq.n	8004cdc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d108      	bne.n	8004d14 <HAL_RCC_OscConfig+0x4d8>
 8004d02:	4b0f      	ldr	r3, [pc, #60]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d08:	4a0d      	ldr	r2, [pc, #52]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004d0a:	f043 0301 	orr.w	r3, r3, #1
 8004d0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d12:	e029      	b.n	8004d68 <HAL_RCC_OscConfig+0x52c>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	2b05      	cmp	r3, #5
 8004d1a:	d115      	bne.n	8004d48 <HAL_RCC_OscConfig+0x50c>
 8004d1c:	4b08      	ldr	r3, [pc, #32]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d22:	4a07      	ldr	r2, [pc, #28]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004d24:	f043 0304 	orr.w	r3, r3, #4
 8004d28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d2c:	4b04      	ldr	r3, [pc, #16]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d32:	4a03      	ldr	r2, [pc, #12]	; (8004d40 <HAL_RCC_OscConfig+0x504>)
 8004d34:	f043 0301 	orr.w	r3, r3, #1
 8004d38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d3c:	e014      	b.n	8004d68 <HAL_RCC_OscConfig+0x52c>
 8004d3e:	bf00      	nop
 8004d40:	40021000 	.word	0x40021000
 8004d44:	40007000 	.word	0x40007000
 8004d48:	4b9c      	ldr	r3, [pc, #624]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d4e:	4a9b      	ldr	r2, [pc, #620]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004d50:	f023 0301 	bic.w	r3, r3, #1
 8004d54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d58:	4b98      	ldr	r3, [pc, #608]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d5e:	4a97      	ldr	r2, [pc, #604]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004d60:	f023 0304 	bic.w	r3, r3, #4
 8004d64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d016      	beq.n	8004d9e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d70:	f7fc ffbe 	bl	8001cf0 <HAL_GetTick>
 8004d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d76:	e00a      	b.n	8004d8e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d78:	f7fc ffba 	bl	8001cf0 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e12a      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d8e:	4b8b      	ldr	r3, [pc, #556]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d94:	f003 0302 	and.w	r3, r3, #2
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d0ed      	beq.n	8004d78 <HAL_RCC_OscConfig+0x53c>
 8004d9c:	e015      	b.n	8004dca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d9e:	f7fc ffa7 	bl	8001cf0 <HAL_GetTick>
 8004da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004da4:	e00a      	b.n	8004dbc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004da6:	f7fc ffa3 	bl	8001cf0 <HAL_GetTick>
 8004daa:	4602      	mov	r2, r0
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d901      	bls.n	8004dbc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e113      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004dbc:	4b7f      	ldr	r3, [pc, #508]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1ed      	bne.n	8004da6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004dca:	7ffb      	ldrb	r3, [r7, #31]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d105      	bne.n	8004ddc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dd0:	4b7a      	ldr	r3, [pc, #488]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dd4:	4a79      	ldr	r2, [pc, #484]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004dd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dda:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f000 80fe 	beq.w	8004fe2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	f040 80d0 	bne.w	8004f90 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004df0:	4b72      	ldr	r3, [pc, #456]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f003 0203 	and.w	r2, r3, #3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d130      	bne.n	8004e66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d127      	bne.n	8004e66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e20:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d11f      	bne.n	8004e66 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e30:	2a07      	cmp	r2, #7
 8004e32:	bf14      	ite	ne
 8004e34:	2201      	movne	r2, #1
 8004e36:	2200      	moveq	r2, #0
 8004e38:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d113      	bne.n	8004e66 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e48:	085b      	lsrs	r3, r3, #1
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d109      	bne.n	8004e66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5c:	085b      	lsrs	r3, r3, #1
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d06e      	beq.n	8004f44 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	2b0c      	cmp	r3, #12
 8004e6a:	d069      	beq.n	8004f40 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004e6c:	4b53      	ldr	r3, [pc, #332]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d105      	bne.n	8004e84 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004e78:	4b50      	ldr	r3, [pc, #320]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d001      	beq.n	8004e88 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e0ad      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004e88:	4b4c      	ldr	r3, [pc, #304]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a4b      	ldr	r2, [pc, #300]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004e8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e92:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e94:	f7fc ff2c 	bl	8001cf0 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e9a:	e008      	b.n	8004eae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e9c:	f7fc ff28 	bl	8001cf0 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e09a      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eae:	4b43      	ldr	r3, [pc, #268]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f0      	bne.n	8004e9c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004eba:	4b40      	ldr	r3, [pc, #256]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004ebc:	68da      	ldr	r2, [r3, #12]
 8004ebe:	4b40      	ldr	r3, [pc, #256]	; (8004fc0 <HAL_RCC_OscConfig+0x784>)
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004eca:	3a01      	subs	r2, #1
 8004ecc:	0112      	lsls	r2, r2, #4
 8004ece:	4311      	orrs	r1, r2
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ed4:	0212      	lsls	r2, r2, #8
 8004ed6:	4311      	orrs	r1, r2
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004edc:	0852      	lsrs	r2, r2, #1
 8004ede:	3a01      	subs	r2, #1
 8004ee0:	0552      	lsls	r2, r2, #21
 8004ee2:	4311      	orrs	r1, r2
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004ee8:	0852      	lsrs	r2, r2, #1
 8004eea:	3a01      	subs	r2, #1
 8004eec:	0652      	lsls	r2, r2, #25
 8004eee:	4311      	orrs	r1, r2
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ef4:	0912      	lsrs	r2, r2, #4
 8004ef6:	0452      	lsls	r2, r2, #17
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	4930      	ldr	r1, [pc, #192]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004f00:	4b2e      	ldr	r3, [pc, #184]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a2d      	ldr	r2, [pc, #180]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f0a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f0c:	4b2b      	ldr	r3, [pc, #172]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	4a2a      	ldr	r2, [pc, #168]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f18:	f7fc feea 	bl	8001cf0 <HAL_GetTick>
 8004f1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f1e:	e008      	b.n	8004f32 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f20:	f7fc fee6 	bl	8001cf0 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d901      	bls.n	8004f32 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e058      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f32:	4b22      	ldr	r3, [pc, #136]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d0f0      	beq.n	8004f20 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f3e:	e050      	b.n	8004fe2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e04f      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f44:	4b1d      	ldr	r3, [pc, #116]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d148      	bne.n	8004fe2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004f50:	4b1a      	ldr	r3, [pc, #104]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a19      	ldr	r2, [pc, #100]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f5a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f5c:	4b17      	ldr	r3, [pc, #92]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	4a16      	ldr	r2, [pc, #88]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f66:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f68:	f7fc fec2 	bl	8001cf0 <HAL_GetTick>
 8004f6c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f6e:	e008      	b.n	8004f82 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f70:	f7fc febe 	bl	8001cf0 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d901      	bls.n	8004f82 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e030      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f82:	4b0e      	ldr	r3, [pc, #56]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d0f0      	beq.n	8004f70 <HAL_RCC_OscConfig+0x734>
 8004f8e:	e028      	b.n	8004fe2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	2b0c      	cmp	r3, #12
 8004f94:	d023      	beq.n	8004fde <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f96:	4b09      	ldr	r3, [pc, #36]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a08      	ldr	r2, [pc, #32]	; (8004fbc <HAL_RCC_OscConfig+0x780>)
 8004f9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa2:	f7fc fea5 	bl	8001cf0 <HAL_GetTick>
 8004fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fa8:	e00c      	b.n	8004fc4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004faa:	f7fc fea1 	bl	8001cf0 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d905      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e013      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
 8004fbc:	40021000 	.word	0x40021000
 8004fc0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fc4:	4b09      	ldr	r3, [pc, #36]	; (8004fec <HAL_RCC_OscConfig+0x7b0>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1ec      	bne.n	8004faa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004fd0:	4b06      	ldr	r3, [pc, #24]	; (8004fec <HAL_RCC_OscConfig+0x7b0>)
 8004fd2:	68da      	ldr	r2, [r3, #12]
 8004fd4:	4905      	ldr	r1, [pc, #20]	; (8004fec <HAL_RCC_OscConfig+0x7b0>)
 8004fd6:	4b06      	ldr	r3, [pc, #24]	; (8004ff0 <HAL_RCC_OscConfig+0x7b4>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	60cb      	str	r3, [r1, #12]
 8004fdc:	e001      	b.n	8004fe2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e000      	b.n	8004fe4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3720      	adds	r7, #32
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	feeefffc 	.word	0xfeeefffc

08004ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d101      	bne.n	8005008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e0e7      	b.n	80051d8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005008:	4b75      	ldr	r3, [pc, #468]	; (80051e0 <HAL_RCC_ClockConfig+0x1ec>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0307 	and.w	r3, r3, #7
 8005010:	683a      	ldr	r2, [r7, #0]
 8005012:	429a      	cmp	r2, r3
 8005014:	d910      	bls.n	8005038 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005016:	4b72      	ldr	r3, [pc, #456]	; (80051e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f023 0207 	bic.w	r2, r3, #7
 800501e:	4970      	ldr	r1, [pc, #448]	; (80051e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	4313      	orrs	r3, r2
 8005024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005026:	4b6e      	ldr	r3, [pc, #440]	; (80051e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	683a      	ldr	r2, [r7, #0]
 8005030:	429a      	cmp	r2, r3
 8005032:	d001      	beq.n	8005038 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e0cf      	b.n	80051d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0302 	and.w	r3, r3, #2
 8005040:	2b00      	cmp	r3, #0
 8005042:	d010      	beq.n	8005066 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689a      	ldr	r2, [r3, #8]
 8005048:	4b66      	ldr	r3, [pc, #408]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005050:	429a      	cmp	r2, r3
 8005052:	d908      	bls.n	8005066 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005054:	4b63      	ldr	r3, [pc, #396]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	4960      	ldr	r1, [pc, #384]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005062:	4313      	orrs	r3, r2
 8005064:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d04c      	beq.n	800510c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2b03      	cmp	r3, #3
 8005078:	d107      	bne.n	800508a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800507a:	4b5a      	ldr	r3, [pc, #360]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d121      	bne.n	80050ca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e0a6      	b.n	80051d8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b02      	cmp	r3, #2
 8005090:	d107      	bne.n	80050a2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005092:	4b54      	ldr	r3, [pc, #336]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d115      	bne.n	80050ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e09a      	b.n	80051d8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d107      	bne.n	80050ba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80050aa:	4b4e      	ldr	r3, [pc, #312]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d109      	bne.n	80050ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e08e      	b.n	80051d8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050ba:	4b4a      	ldr	r3, [pc, #296]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e086      	b.n	80051d8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80050ca:	4b46      	ldr	r3, [pc, #280]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f023 0203 	bic.w	r2, r3, #3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	4943      	ldr	r1, [pc, #268]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050dc:	f7fc fe08 	bl	8001cf0 <HAL_GetTick>
 80050e0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050e2:	e00a      	b.n	80050fa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050e4:	f7fc fe04 	bl	8001cf0 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e06e      	b.n	80051d8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050fa:	4b3a      	ldr	r3, [pc, #232]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 020c 	and.w	r2, r3, #12
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	429a      	cmp	r2, r3
 800510a:	d1eb      	bne.n	80050e4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d010      	beq.n	800513a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689a      	ldr	r2, [r3, #8]
 800511c:	4b31      	ldr	r3, [pc, #196]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005124:	429a      	cmp	r2, r3
 8005126:	d208      	bcs.n	800513a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005128:	4b2e      	ldr	r3, [pc, #184]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	492b      	ldr	r1, [pc, #172]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005136:	4313      	orrs	r3, r2
 8005138:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800513a:	4b29      	ldr	r3, [pc, #164]	; (80051e0 <HAL_RCC_ClockConfig+0x1ec>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0307 	and.w	r3, r3, #7
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	429a      	cmp	r2, r3
 8005146:	d210      	bcs.n	800516a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005148:	4b25      	ldr	r3, [pc, #148]	; (80051e0 <HAL_RCC_ClockConfig+0x1ec>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f023 0207 	bic.w	r2, r3, #7
 8005150:	4923      	ldr	r1, [pc, #140]	; (80051e0 <HAL_RCC_ClockConfig+0x1ec>)
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	4313      	orrs	r3, r2
 8005156:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005158:	4b21      	ldr	r3, [pc, #132]	; (80051e0 <HAL_RCC_ClockConfig+0x1ec>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0307 	and.w	r3, r3, #7
 8005160:	683a      	ldr	r2, [r7, #0]
 8005162:	429a      	cmp	r2, r3
 8005164:	d001      	beq.n	800516a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e036      	b.n	80051d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b00      	cmp	r3, #0
 8005174:	d008      	beq.n	8005188 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005176:	4b1b      	ldr	r3, [pc, #108]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	4918      	ldr	r1, [pc, #96]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005184:	4313      	orrs	r3, r2
 8005186:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0308 	and.w	r3, r3, #8
 8005190:	2b00      	cmp	r3, #0
 8005192:	d009      	beq.n	80051a8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005194:	4b13      	ldr	r3, [pc, #76]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	00db      	lsls	r3, r3, #3
 80051a2:	4910      	ldr	r1, [pc, #64]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051a8:	f000 f824 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 80051ac:	4602      	mov	r2, r0
 80051ae:	4b0d      	ldr	r3, [pc, #52]	; (80051e4 <HAL_RCC_ClockConfig+0x1f0>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	091b      	lsrs	r3, r3, #4
 80051b4:	f003 030f 	and.w	r3, r3, #15
 80051b8:	490b      	ldr	r1, [pc, #44]	; (80051e8 <HAL_RCC_ClockConfig+0x1f4>)
 80051ba:	5ccb      	ldrb	r3, [r1, r3]
 80051bc:	f003 031f 	and.w	r3, r3, #31
 80051c0:	fa22 f303 	lsr.w	r3, r2, r3
 80051c4:	4a09      	ldr	r2, [pc, #36]	; (80051ec <HAL_RCC_ClockConfig+0x1f8>)
 80051c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80051c8:	4b09      	ldr	r3, [pc, #36]	; (80051f0 <HAL_RCC_ClockConfig+0x1fc>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7fc fd3f 	bl	8001c50 <HAL_InitTick>
 80051d2:	4603      	mov	r3, r0
 80051d4:	72fb      	strb	r3, [r7, #11]

  return status;
 80051d6:	7afb      	ldrb	r3, [r7, #11]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3710      	adds	r7, #16
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	40022000 	.word	0x40022000
 80051e4:	40021000 	.word	0x40021000
 80051e8:	08014f70 	.word	0x08014f70
 80051ec:	20000000 	.word	0x20000000
 80051f0:	20000004 	.word	0x20000004

080051f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b089      	sub	sp, #36	; 0x24
 80051f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80051fa:	2300      	movs	r3, #0
 80051fc:	61fb      	str	r3, [r7, #28]
 80051fe:	2300      	movs	r3, #0
 8005200:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005202:	4b3e      	ldr	r3, [pc, #248]	; (80052fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f003 030c 	and.w	r3, r3, #12
 800520a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800520c:	4b3b      	ldr	r3, [pc, #236]	; (80052fc <HAL_RCC_GetSysClockFreq+0x108>)
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	f003 0303 	and.w	r3, r3, #3
 8005214:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d005      	beq.n	8005228 <HAL_RCC_GetSysClockFreq+0x34>
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	2b0c      	cmp	r3, #12
 8005220:	d121      	bne.n	8005266 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d11e      	bne.n	8005266 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005228:	4b34      	ldr	r3, [pc, #208]	; (80052fc <HAL_RCC_GetSysClockFreq+0x108>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0308 	and.w	r3, r3, #8
 8005230:	2b00      	cmp	r3, #0
 8005232:	d107      	bne.n	8005244 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005234:	4b31      	ldr	r3, [pc, #196]	; (80052fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005236:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800523a:	0a1b      	lsrs	r3, r3, #8
 800523c:	f003 030f 	and.w	r3, r3, #15
 8005240:	61fb      	str	r3, [r7, #28]
 8005242:	e005      	b.n	8005250 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005244:	4b2d      	ldr	r3, [pc, #180]	; (80052fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	091b      	lsrs	r3, r3, #4
 800524a:	f003 030f 	and.w	r3, r3, #15
 800524e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005250:	4a2b      	ldr	r2, [pc, #172]	; (8005300 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005258:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d10d      	bne.n	800527c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005264:	e00a      	b.n	800527c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	2b04      	cmp	r3, #4
 800526a:	d102      	bne.n	8005272 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800526c:	4b25      	ldr	r3, [pc, #148]	; (8005304 <HAL_RCC_GetSysClockFreq+0x110>)
 800526e:	61bb      	str	r3, [r7, #24]
 8005270:	e004      	b.n	800527c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	2b08      	cmp	r3, #8
 8005276:	d101      	bne.n	800527c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005278:	4b23      	ldr	r3, [pc, #140]	; (8005308 <HAL_RCC_GetSysClockFreq+0x114>)
 800527a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	2b0c      	cmp	r3, #12
 8005280:	d134      	bne.n	80052ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005282:	4b1e      	ldr	r3, [pc, #120]	; (80052fc <HAL_RCC_GetSysClockFreq+0x108>)
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	f003 0303 	and.w	r3, r3, #3
 800528a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	2b02      	cmp	r3, #2
 8005290:	d003      	beq.n	800529a <HAL_RCC_GetSysClockFreq+0xa6>
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	2b03      	cmp	r3, #3
 8005296:	d003      	beq.n	80052a0 <HAL_RCC_GetSysClockFreq+0xac>
 8005298:	e005      	b.n	80052a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800529a:	4b1a      	ldr	r3, [pc, #104]	; (8005304 <HAL_RCC_GetSysClockFreq+0x110>)
 800529c:	617b      	str	r3, [r7, #20]
      break;
 800529e:	e005      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80052a0:	4b19      	ldr	r3, [pc, #100]	; (8005308 <HAL_RCC_GetSysClockFreq+0x114>)
 80052a2:	617b      	str	r3, [r7, #20]
      break;
 80052a4:	e002      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	617b      	str	r3, [r7, #20]
      break;
 80052aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052ac:	4b13      	ldr	r3, [pc, #76]	; (80052fc <HAL_RCC_GetSysClockFreq+0x108>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	091b      	lsrs	r3, r3, #4
 80052b2:	f003 0307 	and.w	r3, r3, #7
 80052b6:	3301      	adds	r3, #1
 80052b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80052ba:	4b10      	ldr	r3, [pc, #64]	; (80052fc <HAL_RCC_GetSysClockFreq+0x108>)
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	0a1b      	lsrs	r3, r3, #8
 80052c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	fb03 f202 	mul.w	r2, r3, r2
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80052d2:	4b0a      	ldr	r3, [pc, #40]	; (80052fc <HAL_RCC_GetSysClockFreq+0x108>)
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	0e5b      	lsrs	r3, r3, #25
 80052d8:	f003 0303 	and.w	r3, r3, #3
 80052dc:	3301      	adds	r3, #1
 80052de:	005b      	lsls	r3, r3, #1
 80052e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80052ec:	69bb      	ldr	r3, [r7, #24]
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3724      	adds	r7, #36	; 0x24
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	40021000 	.word	0x40021000
 8005300:	08014f88 	.word	0x08014f88
 8005304:	00f42400 	.word	0x00f42400
 8005308:	00b71b00 	.word	0x00b71b00

0800530c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005310:	4b03      	ldr	r3, [pc, #12]	; (8005320 <HAL_RCC_GetHCLKFreq+0x14>)
 8005312:	681b      	ldr	r3, [r3, #0]
}
 8005314:	4618      	mov	r0, r3
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	20000000 	.word	0x20000000

08005324 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005328:	f7ff fff0 	bl	800530c <HAL_RCC_GetHCLKFreq>
 800532c:	4602      	mov	r2, r0
 800532e:	4b06      	ldr	r3, [pc, #24]	; (8005348 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	0a1b      	lsrs	r3, r3, #8
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	4904      	ldr	r1, [pc, #16]	; (800534c <HAL_RCC_GetPCLK1Freq+0x28>)
 800533a:	5ccb      	ldrb	r3, [r1, r3]
 800533c:	f003 031f 	and.w	r3, r3, #31
 8005340:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005344:	4618      	mov	r0, r3
 8005346:	bd80      	pop	{r7, pc}
 8005348:	40021000 	.word	0x40021000
 800534c:	08014f80 	.word	0x08014f80

08005350 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005354:	f7ff ffda 	bl	800530c <HAL_RCC_GetHCLKFreq>
 8005358:	4602      	mov	r2, r0
 800535a:	4b06      	ldr	r3, [pc, #24]	; (8005374 <HAL_RCC_GetPCLK2Freq+0x24>)
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	0adb      	lsrs	r3, r3, #11
 8005360:	f003 0307 	and.w	r3, r3, #7
 8005364:	4904      	ldr	r1, [pc, #16]	; (8005378 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005366:	5ccb      	ldrb	r3, [r1, r3]
 8005368:	f003 031f 	and.w	r3, r3, #31
 800536c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005370:	4618      	mov	r0, r3
 8005372:	bd80      	pop	{r7, pc}
 8005374:	40021000 	.word	0x40021000
 8005378:	08014f80 	.word	0x08014f80

0800537c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b086      	sub	sp, #24
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005384:	2300      	movs	r3, #0
 8005386:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005388:	4b2a      	ldr	r3, [pc, #168]	; (8005434 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800538a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800538c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005390:	2b00      	cmp	r3, #0
 8005392:	d003      	beq.n	800539c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005394:	f7ff f9c4 	bl	8004720 <HAL_PWREx_GetVoltageRange>
 8005398:	6178      	str	r0, [r7, #20]
 800539a:	e014      	b.n	80053c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800539c:	4b25      	ldr	r3, [pc, #148]	; (8005434 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800539e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053a0:	4a24      	ldr	r2, [pc, #144]	; (8005434 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053a6:	6593      	str	r3, [r2, #88]	; 0x58
 80053a8:	4b22      	ldr	r3, [pc, #136]	; (8005434 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80053b4:	f7ff f9b4 	bl	8004720 <HAL_PWREx_GetVoltageRange>
 80053b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80053ba:	4b1e      	ldr	r3, [pc, #120]	; (8005434 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053be:	4a1d      	ldr	r2, [pc, #116]	; (8005434 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053c4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053cc:	d10b      	bne.n	80053e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2b80      	cmp	r3, #128	; 0x80
 80053d2:	d919      	bls.n	8005408 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2ba0      	cmp	r3, #160	; 0xa0
 80053d8:	d902      	bls.n	80053e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053da:	2302      	movs	r3, #2
 80053dc:	613b      	str	r3, [r7, #16]
 80053de:	e013      	b.n	8005408 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80053e0:	2301      	movs	r3, #1
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	e010      	b.n	8005408 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b80      	cmp	r3, #128	; 0x80
 80053ea:	d902      	bls.n	80053f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80053ec:	2303      	movs	r3, #3
 80053ee:	613b      	str	r3, [r7, #16]
 80053f0:	e00a      	b.n	8005408 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b80      	cmp	r3, #128	; 0x80
 80053f6:	d102      	bne.n	80053fe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053f8:	2302      	movs	r3, #2
 80053fa:	613b      	str	r3, [r7, #16]
 80053fc:	e004      	b.n	8005408 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b70      	cmp	r3, #112	; 0x70
 8005402:	d101      	bne.n	8005408 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005404:	2301      	movs	r3, #1
 8005406:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005408:	4b0b      	ldr	r3, [pc, #44]	; (8005438 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f023 0207 	bic.w	r2, r3, #7
 8005410:	4909      	ldr	r1, [pc, #36]	; (8005438 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	4313      	orrs	r3, r2
 8005416:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005418:	4b07      	ldr	r3, [pc, #28]	; (8005438 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0307 	and.w	r3, r3, #7
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	429a      	cmp	r2, r3
 8005424:	d001      	beq.n	800542a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e000      	b.n	800542c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3718      	adds	r7, #24
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	40021000 	.word	0x40021000
 8005438:	40022000 	.word	0x40022000

0800543c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b086      	sub	sp, #24
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005444:	2300      	movs	r3, #0
 8005446:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005448:	2300      	movs	r3, #0
 800544a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005454:	2b00      	cmp	r3, #0
 8005456:	d041      	beq.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800545c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005460:	d02a      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005462:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005466:	d824      	bhi.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005468:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800546c:	d008      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800546e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005472:	d81e      	bhi.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00a      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005478:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800547c:	d010      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800547e:	e018      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005480:	4b86      	ldr	r3, [pc, #536]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	4a85      	ldr	r2, [pc, #532]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005486:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800548a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800548c:	e015      	b.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	3304      	adds	r3, #4
 8005492:	2100      	movs	r1, #0
 8005494:	4618      	mov	r0, r3
 8005496:	f001 f829 	bl	80064ec <RCCEx_PLLSAI1_Config>
 800549a:	4603      	mov	r3, r0
 800549c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800549e:	e00c      	b.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	3320      	adds	r3, #32
 80054a4:	2100      	movs	r1, #0
 80054a6:	4618      	mov	r0, r3
 80054a8:	f001 f914 	bl	80066d4 <RCCEx_PLLSAI2_Config>
 80054ac:	4603      	mov	r3, r0
 80054ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80054b0:	e003      	b.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	74fb      	strb	r3, [r7, #19]
      break;
 80054b6:	e000      	b.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80054b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054ba:	7cfb      	ldrb	r3, [r7, #19]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10b      	bne.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054c0:	4b76      	ldr	r3, [pc, #472]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054ce:	4973      	ldr	r1, [pc, #460]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80054d6:	e001      	b.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054d8:	7cfb      	ldrb	r3, [r7, #19]
 80054da:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d041      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054ec:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80054f0:	d02a      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80054f2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80054f6:	d824      	bhi.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80054f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80054fc:	d008      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80054fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005502:	d81e      	bhi.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005504:	2b00      	cmp	r3, #0
 8005506:	d00a      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005508:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800550c:	d010      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800550e:	e018      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005510:	4b62      	ldr	r3, [pc, #392]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	4a61      	ldr	r2, [pc, #388]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005516:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800551a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800551c:	e015      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	3304      	adds	r3, #4
 8005522:	2100      	movs	r1, #0
 8005524:	4618      	mov	r0, r3
 8005526:	f000 ffe1 	bl	80064ec <RCCEx_PLLSAI1_Config>
 800552a:	4603      	mov	r3, r0
 800552c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800552e:	e00c      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	3320      	adds	r3, #32
 8005534:	2100      	movs	r1, #0
 8005536:	4618      	mov	r0, r3
 8005538:	f001 f8cc 	bl	80066d4 <RCCEx_PLLSAI2_Config>
 800553c:	4603      	mov	r3, r0
 800553e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005540:	e003      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	74fb      	strb	r3, [r7, #19]
      break;
 8005546:	e000      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005548:	bf00      	nop
    }

    if(ret == HAL_OK)
 800554a:	7cfb      	ldrb	r3, [r7, #19]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10b      	bne.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005550:	4b52      	ldr	r3, [pc, #328]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005556:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800555e:	494f      	ldr	r1, [pc, #316]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005560:	4313      	orrs	r3, r2
 8005562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005566:	e001      	b.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005568:	7cfb      	ldrb	r3, [r7, #19]
 800556a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 80a0 	beq.w	80056ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800557a:	2300      	movs	r3, #0
 800557c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800557e:	4b47      	ldr	r3, [pc, #284]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800558a:	2301      	movs	r3, #1
 800558c:	e000      	b.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800558e:	2300      	movs	r3, #0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00d      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005594:	4b41      	ldr	r3, [pc, #260]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005598:	4a40      	ldr	r2, [pc, #256]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800559a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800559e:	6593      	str	r3, [r2, #88]	; 0x58
 80055a0:	4b3e      	ldr	r3, [pc, #248]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055a8:	60bb      	str	r3, [r7, #8]
 80055aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055ac:	2301      	movs	r3, #1
 80055ae:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055b0:	4b3b      	ldr	r3, [pc, #236]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a3a      	ldr	r2, [pc, #232]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80055b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055bc:	f7fc fb98 	bl	8001cf0 <HAL_GetTick>
 80055c0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055c2:	e009      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055c4:	f7fc fb94 	bl	8001cf0 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d902      	bls.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	74fb      	strb	r3, [r7, #19]
        break;
 80055d6:	e005      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055d8:	4b31      	ldr	r3, [pc, #196]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d0ef      	beq.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80055e4:	7cfb      	ldrb	r3, [r7, #19]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d15c      	bne.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055ea:	4b2c      	ldr	r3, [pc, #176]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055f4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d01f      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	429a      	cmp	r2, r3
 8005606:	d019      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005608:	4b24      	ldr	r3, [pc, #144]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800560a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800560e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005612:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005614:	4b21      	ldr	r3, [pc, #132]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800561a:	4a20      	ldr	r2, [pc, #128]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800561c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005620:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005624:	4b1d      	ldr	r3, [pc, #116]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800562a:	4a1c      	ldr	r2, [pc, #112]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800562c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005630:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005634:	4a19      	ldr	r2, [pc, #100]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b00      	cmp	r3, #0
 8005644:	d016      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005646:	f7fc fb53 	bl	8001cf0 <HAL_GetTick>
 800564a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800564c:	e00b      	b.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800564e:	f7fc fb4f 	bl	8001cf0 <HAL_GetTick>
 8005652:	4602      	mov	r2, r0
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	f241 3288 	movw	r2, #5000	; 0x1388
 800565c:	4293      	cmp	r3, r2
 800565e:	d902      	bls.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	74fb      	strb	r3, [r7, #19]
            break;
 8005664:	e006      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005666:	4b0d      	ldr	r3, [pc, #52]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d0ec      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005674:	7cfb      	ldrb	r3, [r7, #19]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10c      	bne.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800567a:	4b08      	ldr	r3, [pc, #32]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800567c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005680:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800568a:	4904      	ldr	r1, [pc, #16]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800568c:	4313      	orrs	r3, r2
 800568e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005692:	e009      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005694:	7cfb      	ldrb	r3, [r7, #19]
 8005696:	74bb      	strb	r3, [r7, #18]
 8005698:	e006      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800569a:	bf00      	nop
 800569c:	40021000 	.word	0x40021000
 80056a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a4:	7cfb      	ldrb	r3, [r7, #19]
 80056a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056a8:	7c7b      	ldrb	r3, [r7, #17]
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d105      	bne.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056ae:	4b9e      	ldr	r3, [pc, #632]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056b2:	4a9d      	ldr	r2, [pc, #628]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056b8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0301 	and.w	r3, r3, #1
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00a      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056c6:	4b98      	ldr	r3, [pc, #608]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056cc:	f023 0203 	bic.w	r2, r3, #3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d4:	4994      	ldr	r1, [pc, #592]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00a      	beq.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056e8:	4b8f      	ldr	r3, [pc, #572]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056ee:	f023 020c 	bic.w	r2, r3, #12
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056f6:	498c      	ldr	r1, [pc, #560]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0304 	and.w	r3, r3, #4
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00a      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800570a:	4b87      	ldr	r3, [pc, #540]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800570c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005710:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005718:	4983      	ldr	r1, [pc, #524]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800571a:	4313      	orrs	r3, r2
 800571c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0308 	and.w	r3, r3, #8
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00a      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800572c:	4b7e      	ldr	r3, [pc, #504]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800572e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005732:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800573a:	497b      	ldr	r1, [pc, #492]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800573c:	4313      	orrs	r3, r2
 800573e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0310 	and.w	r3, r3, #16
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00a      	beq.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800574e:	4b76      	ldr	r3, [pc, #472]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005754:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800575c:	4972      	ldr	r1, [pc, #456]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800575e:	4313      	orrs	r3, r2
 8005760:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0320 	and.w	r3, r3, #32
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00a      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005770:	4b6d      	ldr	r3, [pc, #436]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005776:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800577e:	496a      	ldr	r1, [pc, #424]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005780:	4313      	orrs	r3, r2
 8005782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00a      	beq.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005792:	4b65      	ldr	r3, [pc, #404]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005794:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005798:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057a0:	4961      	ldr	r1, [pc, #388]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00a      	beq.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057b4:	4b5c      	ldr	r3, [pc, #368]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057c2:	4959      	ldr	r1, [pc, #356]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00a      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057d6:	4b54      	ldr	r3, [pc, #336]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057dc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057e4:	4950      	ldr	r1, [pc, #320]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057e6:	4313      	orrs	r3, r2
 80057e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00a      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057f8:	4b4b      	ldr	r3, [pc, #300]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057fe:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005806:	4948      	ldr	r1, [pc, #288]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005808:	4313      	orrs	r3, r2
 800580a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00a      	beq.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800581a:	4b43      	ldr	r3, [pc, #268]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800581c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005820:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005828:	493f      	ldr	r1, [pc, #252]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800582a:	4313      	orrs	r3, r2
 800582c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d028      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800583c:	4b3a      	ldr	r3, [pc, #232]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800583e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005842:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800584a:	4937      	ldr	r1, [pc, #220]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800584c:	4313      	orrs	r3, r2
 800584e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005856:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800585a:	d106      	bne.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800585c:	4b32      	ldr	r3, [pc, #200]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	4a31      	ldr	r2, [pc, #196]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005862:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005866:	60d3      	str	r3, [r2, #12]
 8005868:	e011      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800586e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005872:	d10c      	bne.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	3304      	adds	r3, #4
 8005878:	2101      	movs	r1, #1
 800587a:	4618      	mov	r0, r3
 800587c:	f000 fe36 	bl	80064ec <RCCEx_PLLSAI1_Config>
 8005880:	4603      	mov	r3, r0
 8005882:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005884:	7cfb      	ldrb	r3, [r7, #19]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d001      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800588a:	7cfb      	ldrb	r3, [r7, #19]
 800588c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d028      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800589a:	4b23      	ldr	r3, [pc, #140]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800589c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058a0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a8:	491f      	ldr	r1, [pc, #124]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058b8:	d106      	bne.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058ba:	4b1b      	ldr	r3, [pc, #108]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	4a1a      	ldr	r2, [pc, #104]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058c4:	60d3      	str	r3, [r2, #12]
 80058c6:	e011      	b.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80058d0:	d10c      	bne.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	3304      	adds	r3, #4
 80058d6:	2101      	movs	r1, #1
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 fe07 	bl	80064ec <RCCEx_PLLSAI1_Config>
 80058de:	4603      	mov	r3, r0
 80058e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058e2:	7cfb      	ldrb	r3, [r7, #19]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d001      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80058e8:	7cfb      	ldrb	r3, [r7, #19]
 80058ea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d02b      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80058f8:	4b0b      	ldr	r3, [pc, #44]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005906:	4908      	ldr	r1, [pc, #32]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005908:	4313      	orrs	r3, r2
 800590a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005912:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005916:	d109      	bne.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005918:	4b03      	ldr	r3, [pc, #12]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	4a02      	ldr	r2, [pc, #8]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800591e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005922:	60d3      	str	r3, [r2, #12]
 8005924:	e014      	b.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005926:	bf00      	nop
 8005928:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005930:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005934:	d10c      	bne.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	3304      	adds	r3, #4
 800593a:	2101      	movs	r1, #1
 800593c:	4618      	mov	r0, r3
 800593e:	f000 fdd5 	bl	80064ec <RCCEx_PLLSAI1_Config>
 8005942:	4603      	mov	r3, r0
 8005944:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005946:	7cfb      	ldrb	r3, [r7, #19]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d001      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800594c:	7cfb      	ldrb	r3, [r7, #19]
 800594e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d02f      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800595c:	4b2b      	ldr	r3, [pc, #172]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800595e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005962:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800596a:	4928      	ldr	r1, [pc, #160]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800596c:	4313      	orrs	r3, r2
 800596e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005976:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800597a:	d10d      	bne.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	3304      	adds	r3, #4
 8005980:	2102      	movs	r1, #2
 8005982:	4618      	mov	r0, r3
 8005984:	f000 fdb2 	bl	80064ec <RCCEx_PLLSAI1_Config>
 8005988:	4603      	mov	r3, r0
 800598a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800598c:	7cfb      	ldrb	r3, [r7, #19]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d014      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005992:	7cfb      	ldrb	r3, [r7, #19]
 8005994:	74bb      	strb	r3, [r7, #18]
 8005996:	e011      	b.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800599c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059a0:	d10c      	bne.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	3320      	adds	r3, #32
 80059a6:	2102      	movs	r1, #2
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 fe93 	bl	80066d4 <RCCEx_PLLSAI2_Config>
 80059ae:	4603      	mov	r3, r0
 80059b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059b2:	7cfb      	ldrb	r3, [r7, #19]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d001      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80059b8:	7cfb      	ldrb	r3, [r7, #19]
 80059ba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d00a      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80059c8:	4b10      	ldr	r3, [pc, #64]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ce:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059d6:	490d      	ldr	r1, [pc, #52]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00b      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80059ea:	4b08      	ldr	r3, [pc, #32]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059fa:	4904      	ldr	r1, [pc, #16]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005a02:	7cbb      	ldrb	r3, [r7, #18]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3718      	adds	r7, #24
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	40021000 	.word	0x40021000

08005a10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b088      	sub	sp, #32
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a22:	d13e      	bne.n	8005aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005a24:	4bb2      	ldr	r3, [pc, #712]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a2e:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a36:	d028      	beq.n	8005a8a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a3e:	f200 8542 	bhi.w	80064c6 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a48:	d005      	beq.n	8005a56 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a50:	d00e      	beq.n	8005a70 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8005a52:	f000 bd38 	b.w	80064c6 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005a56:	4ba6      	ldr	r3, [pc, #664]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a5c:	f003 0302 	and.w	r3, r3, #2
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	f040 8532 	bne.w	80064ca <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8005a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a6a:	61fb      	str	r3, [r7, #28]
      break;
 8005a6c:	f000 bd2d 	b.w	80064ca <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005a70:	4b9f      	ldr	r3, [pc, #636]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	f040 8527 	bne.w	80064ce <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8005a80:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005a84:	61fb      	str	r3, [r7, #28]
      break;
 8005a86:	f000 bd22 	b.w	80064ce <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005a8a:	4b99      	ldr	r3, [pc, #612]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a92:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a96:	f040 851c 	bne.w	80064d2 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8005a9a:	4b96      	ldr	r3, [pc, #600]	; (8005cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8005a9c:	61fb      	str	r3, [r7, #28]
      break;
 8005a9e:	f000 bd18 	b.w	80064d2 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005aa2:	4b93      	ldr	r3, [pc, #588]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	f003 0303 	and.w	r3, r3, #3
 8005aaa:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	2b03      	cmp	r3, #3
 8005ab0:	d036      	beq.n	8005b20 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	2b03      	cmp	r3, #3
 8005ab6:	d840      	bhi.n	8005b3a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d003      	beq.n	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d020      	beq.n	8005b06 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8005ac4:	e039      	b.n	8005b3a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005ac6:	4b8a      	ldr	r3, [pc, #552]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0302 	and.w	r3, r3, #2
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d116      	bne.n	8005b00 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005ad2:	4b87      	ldr	r3, [pc, #540]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0308 	and.w	r3, r3, #8
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d005      	beq.n	8005aea <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8005ade:	4b84      	ldr	r3, [pc, #528]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	091b      	lsrs	r3, r3, #4
 8005ae4:	f003 030f 	and.w	r3, r3, #15
 8005ae8:	e005      	b.n	8005af6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8005aea:	4b81      	ldr	r3, [pc, #516]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005aec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005af0:	0a1b      	lsrs	r3, r3, #8
 8005af2:	f003 030f 	and.w	r3, r3, #15
 8005af6:	4a80      	ldr	r2, [pc, #512]	; (8005cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8005af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005afc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005afe:	e01f      	b.n	8005b40 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005b00:	2300      	movs	r3, #0
 8005b02:	61bb      	str	r3, [r7, #24]
      break;
 8005b04:	e01c      	b.n	8005b40 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005b06:	4b7a      	ldr	r3, [pc, #488]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b12:	d102      	bne.n	8005b1a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8005b14:	4b79      	ldr	r3, [pc, #484]	; (8005cfc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8005b16:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005b18:	e012      	b.n	8005b40 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	61bb      	str	r3, [r7, #24]
      break;
 8005b1e:	e00f      	b.n	8005b40 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005b20:	4b73      	ldr	r3, [pc, #460]	; (8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b2c:	d102      	bne.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8005b2e:	4b74      	ldr	r3, [pc, #464]	; (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b30:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005b32:	e005      	b.n	8005b40 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005b34:	2300      	movs	r3, #0
 8005b36:	61bb      	str	r3, [r7, #24]
      break;
 8005b38:	e002      	b.n	8005b40 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	61bb      	str	r3, [r7, #24]
      break;
 8005b3e:	bf00      	nop
    }

    switch(PeriphClk)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005b46:	f000 80dd 	beq.w	8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005b50:	f200 84c1 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005b5a:	f000 80d3 	beq.w	8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005b64:	f200 84b7 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b6e:	f000 835f 	beq.w	8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b78:	f200 84ad 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b82:	f000 847e 	beq.w	8006482 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b8c:	f200 84a3 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b96:	f000 82cd 	beq.w	8006134 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ba0:	f200 8499 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005baa:	f000 80ab 	beq.w	8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bb4:	f200 848f 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bbe:	f000 8090 	beq.w	8005ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bc8:	f200 8485 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bd2:	d07f      	beq.n	8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bda:	f200 847c 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005be4:	f000 8403 	beq.w	80063ee <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bee:	f200 8472 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bf8:	f000 83af 	beq.w	800635a <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c02:	f200 8468 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c0c:	f000 8379 	beq.w	8006302 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c16:	f200 845e 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2b80      	cmp	r3, #128	; 0x80
 8005c1e:	f000 8344 	beq.w	80062aa <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2b80      	cmp	r3, #128	; 0x80
 8005c26:	f200 8456 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2b20      	cmp	r3, #32
 8005c2e:	d84b      	bhi.n	8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f000 844f 	beq.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	2b1f      	cmp	r3, #31
 8005c3e:	f200 844a 	bhi.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005c42:	a201      	add	r2, pc, #4	; (adr r2, 8005c48 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8005c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c48:	08005e31 	.word	0x08005e31
 8005c4c:	08005e9f 	.word	0x08005e9f
 8005c50:	080064d7 	.word	0x080064d7
 8005c54:	08005f33 	.word	0x08005f33
 8005c58:	080064d7 	.word	0x080064d7
 8005c5c:	080064d7 	.word	0x080064d7
 8005c60:	080064d7 	.word	0x080064d7
 8005c64:	08005fb9 	.word	0x08005fb9
 8005c68:	080064d7 	.word	0x080064d7
 8005c6c:	080064d7 	.word	0x080064d7
 8005c70:	080064d7 	.word	0x080064d7
 8005c74:	080064d7 	.word	0x080064d7
 8005c78:	080064d7 	.word	0x080064d7
 8005c7c:	080064d7 	.word	0x080064d7
 8005c80:	080064d7 	.word	0x080064d7
 8005c84:	08006031 	.word	0x08006031
 8005c88:	080064d7 	.word	0x080064d7
 8005c8c:	080064d7 	.word	0x080064d7
 8005c90:	080064d7 	.word	0x080064d7
 8005c94:	080064d7 	.word	0x080064d7
 8005c98:	080064d7 	.word	0x080064d7
 8005c9c:	080064d7 	.word	0x080064d7
 8005ca0:	080064d7 	.word	0x080064d7
 8005ca4:	080064d7 	.word	0x080064d7
 8005ca8:	080064d7 	.word	0x080064d7
 8005cac:	080064d7 	.word	0x080064d7
 8005cb0:	080064d7 	.word	0x080064d7
 8005cb4:	080064d7 	.word	0x080064d7
 8005cb8:	080064d7 	.word	0x080064d7
 8005cbc:	080064d7 	.word	0x080064d7
 8005cc0:	080064d7 	.word	0x080064d7
 8005cc4:	080060b3 	.word	0x080060b3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b40      	cmp	r3, #64	; 0x40
 8005ccc:	f000 82c1 	beq.w	8006252 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8005cd0:	f000 bc01 	b.w	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8005cd4:	69b9      	ldr	r1, [r7, #24]
 8005cd6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005cda:	f000 fdd9 	bl	8006890 <RCCEx_GetSAIxPeriphCLKFreq>
 8005cde:	61f8      	str	r0, [r7, #28]
      break;
 8005ce0:	e3fa      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8005ce2:	69b9      	ldr	r1, [r7, #24]
 8005ce4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005ce8:	f000 fdd2 	bl	8006890 <RCCEx_GetSAIxPeriphCLKFreq>
 8005cec:	61f8      	str	r0, [r7, #28]
      break;
 8005cee:	e3f3      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005cf0:	40021000 	.word	0x40021000
 8005cf4:	0005b8d8 	.word	0x0005b8d8
 8005cf8:	08014f88 	.word	0x08014f88
 8005cfc:	00f42400 	.word	0x00f42400
 8005d00:	00b71b00 	.word	0x00b71b00
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005d04:	4ba9      	ldr	r3, [pc, #676]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d0a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005d0e:	613b      	str	r3, [r7, #16]
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005d16:	d00c      	beq.n	8005d32 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005d1e:	d87f      	bhi.n	8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d26:	d04e      	beq.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d2e:	d01d      	beq.n	8005d6c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8005d30:	e076      	b.n	8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005d32:	4b9e      	ldr	r3, [pc, #632]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0302 	and.w	r3, r3, #2
 8005d3a:	2b02      	cmp	r3, #2
 8005d3c:	d172      	bne.n	8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005d3e:	4b9b      	ldr	r3, [pc, #620]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0308 	and.w	r3, r3, #8
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d005      	beq.n	8005d56 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8005d4a:	4b98      	ldr	r3, [pc, #608]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	091b      	lsrs	r3, r3, #4
 8005d50:	f003 030f 	and.w	r3, r3, #15
 8005d54:	e005      	b.n	8005d62 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8005d56:	4b95      	ldr	r3, [pc, #596]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005d58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d5c:	0a1b      	lsrs	r3, r3, #8
 8005d5e:	f003 030f 	and.w	r3, r3, #15
 8005d62:	4a93      	ldr	r2, [pc, #588]	; (8005fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8005d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d68:	61fb      	str	r3, [r7, #28]
          break;
 8005d6a:	e05b      	b.n	8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8005d6c:	4b8f      	ldr	r3, [pc, #572]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005d78:	d156      	bne.n	8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8005d7a:	4b8c      	ldr	r3, [pc, #560]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d86:	d14f      	bne.n	8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005d88:	4b88      	ldr	r3, [pc, #544]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	0a1b      	lsrs	r3, r3, #8
 8005d8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d92:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	fb03 f202 	mul.w	r2, r3, r2
 8005d9c:	4b83      	ldr	r3, [pc, #524]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	091b      	lsrs	r3, r3, #4
 8005da2:	f003 0307 	and.w	r3, r3, #7
 8005da6:	3301      	adds	r3, #1
 8005da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dac:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8005dae:	4b7f      	ldr	r3, [pc, #508]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	0d5b      	lsrs	r3, r3, #21
 8005db4:	f003 0303 	and.w	r3, r3, #3
 8005db8:	3301      	adds	r3, #1
 8005dba:	005b      	lsls	r3, r3, #1
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dc2:	61fb      	str	r3, [r7, #28]
          break;
 8005dc4:	e030      	b.n	8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8005dc6:	4b79      	ldr	r3, [pc, #484]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005dd2:	d12b      	bne.n	8005e2c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8005dd4:	4b75      	ldr	r3, [pc, #468]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005dd6:	691b      	ldr	r3, [r3, #16]
 8005dd8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ddc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005de0:	d124      	bne.n	8005e2c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005de2:	4b72      	ldr	r3, [pc, #456]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	0a1b      	lsrs	r3, r3, #8
 8005de8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005dec:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	fb03 f202 	mul.w	r2, r3, r2
 8005df6:	4b6d      	ldr	r3, [pc, #436]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	091b      	lsrs	r3, r3, #4
 8005dfc:	f003 0307 	and.w	r3, r3, #7
 8005e00:	3301      	adds	r3, #1
 8005e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e06:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8005e08:	4b68      	ldr	r3, [pc, #416]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	0d5b      	lsrs	r3, r3, #21
 8005e0e:	f003 0303 	and.w	r3, r3, #3
 8005e12:	3301      	adds	r3, #1
 8005e14:	005b      	lsls	r3, r3, #1
 8005e16:	69ba      	ldr	r2, [r7, #24]
 8005e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e1c:	61fb      	str	r3, [r7, #28]
          break;
 8005e1e:	e005      	b.n	8005e2c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8005e20:	bf00      	nop
 8005e22:	e359      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005e24:	bf00      	nop
 8005e26:	e357      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005e28:	bf00      	nop
 8005e2a:	e355      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005e2c:	bf00      	nop
        break;
 8005e2e:	e353      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005e30:	4b5e      	ldr	r3, [pc, #376]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e36:	f003 0303 	and.w	r3, r3, #3
 8005e3a:	613b      	str	r3, [r7, #16]
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	2b03      	cmp	r3, #3
 8005e40:	d827      	bhi.n	8005e92 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8005e42:	a201      	add	r2, pc, #4	; (adr r2, 8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8005e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e48:	08005e59 	.word	0x08005e59
 8005e4c:	08005e61 	.word	0x08005e61
 8005e50:	08005e69 	.word	0x08005e69
 8005e54:	08005e7d 	.word	0x08005e7d
          frequency = HAL_RCC_GetPCLK2Freq();
 8005e58:	f7ff fa7a 	bl	8005350 <HAL_RCC_GetPCLK2Freq>
 8005e5c:	61f8      	str	r0, [r7, #28]
          break;
 8005e5e:	e01d      	b.n	8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8005e60:	f7ff f9c8 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8005e64:	61f8      	str	r0, [r7, #28]
          break;
 8005e66:	e019      	b.n	8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005e68:	4b50      	ldr	r3, [pc, #320]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e74:	d10f      	bne.n	8005e96 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8005e76:	4b4f      	ldr	r3, [pc, #316]	; (8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005e78:	61fb      	str	r3, [r7, #28]
          break;
 8005e7a:	e00c      	b.n	8005e96 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005e7c:	4b4b      	ldr	r3, [pc, #300]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d107      	bne.n	8005e9a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8005e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e8e:	61fb      	str	r3, [r7, #28]
          break;
 8005e90:	e003      	b.n	8005e9a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8005e92:	bf00      	nop
 8005e94:	e320      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005e96:	bf00      	nop
 8005e98:	e31e      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005e9a:	bf00      	nop
        break;
 8005e9c:	e31c      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8005e9e:	4b43      	ldr	r3, [pc, #268]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ea4:	f003 030c 	and.w	r3, r3, #12
 8005ea8:	613b      	str	r3, [r7, #16]
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	2b0c      	cmp	r3, #12
 8005eae:	d83a      	bhi.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8005eb0:	a201      	add	r2, pc, #4	; (adr r2, 8005eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8005eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb6:	bf00      	nop
 8005eb8:	08005eed 	.word	0x08005eed
 8005ebc:	08005f27 	.word	0x08005f27
 8005ec0:	08005f27 	.word	0x08005f27
 8005ec4:	08005f27 	.word	0x08005f27
 8005ec8:	08005ef5 	.word	0x08005ef5
 8005ecc:	08005f27 	.word	0x08005f27
 8005ed0:	08005f27 	.word	0x08005f27
 8005ed4:	08005f27 	.word	0x08005f27
 8005ed8:	08005efd 	.word	0x08005efd
 8005edc:	08005f27 	.word	0x08005f27
 8005ee0:	08005f27 	.word	0x08005f27
 8005ee4:	08005f27 	.word	0x08005f27
 8005ee8:	08005f11 	.word	0x08005f11
          frequency = HAL_RCC_GetPCLK1Freq();
 8005eec:	f7ff fa1a 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 8005ef0:	61f8      	str	r0, [r7, #28]
          break;
 8005ef2:	e01d      	b.n	8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8005ef4:	f7ff f97e 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8005ef8:	61f8      	str	r0, [r7, #28]
          break;
 8005efa:	e019      	b.n	8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005efc:	4b2b      	ldr	r3, [pc, #172]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f08:	d10f      	bne.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8005f0a:	4b2a      	ldr	r3, [pc, #168]	; (8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005f0c:	61fb      	str	r3, [r7, #28]
          break;
 8005f0e:	e00c      	b.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005f10:	4b26      	ldr	r3, [pc, #152]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f16:	f003 0302 	and.w	r3, r3, #2
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d107      	bne.n	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8005f1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f22:	61fb      	str	r3, [r7, #28]
          break;
 8005f24:	e003      	b.n	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8005f26:	bf00      	nop
 8005f28:	e2d6      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005f2a:	bf00      	nop
 8005f2c:	e2d4      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005f2e:	bf00      	nop
        break;
 8005f30:	e2d2      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8005f32:	4b1e      	ldr	r3, [pc, #120]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f38:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f3c:	613b      	str	r3, [r7, #16]
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	2b30      	cmp	r3, #48	; 0x30
 8005f42:	d021      	beq.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	2b30      	cmp	r3, #48	; 0x30
 8005f48:	d829      	bhi.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	2b20      	cmp	r3, #32
 8005f4e:	d011      	beq.n	8005f74 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b20      	cmp	r3, #32
 8005f54:	d823      	bhi.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	2b10      	cmp	r3, #16
 8005f60:	d004      	beq.n	8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8005f62:	e01c      	b.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005f64:	f7ff f9de 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 8005f68:	61f8      	str	r0, [r7, #28]
          break;
 8005f6a:	e01d      	b.n	8005fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8005f6c:	f7ff f942 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8005f70:	61f8      	str	r0, [r7, #28]
          break;
 8005f72:	e019      	b.n	8005fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005f74:	4b0d      	ldr	r3, [pc, #52]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f80:	d10f      	bne.n	8005fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8005f82:	4b0c      	ldr	r3, [pc, #48]	; (8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005f84:	61fb      	str	r3, [r7, #28]
          break;
 8005f86:	e00c      	b.n	8005fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005f88:	4b08      	ldr	r3, [pc, #32]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d107      	bne.n	8005fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8005f96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f9a:	61fb      	str	r3, [r7, #28]
          break;
 8005f9c:	e003      	b.n	8005fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8005f9e:	bf00      	nop
 8005fa0:	e29a      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005fa2:	bf00      	nop
 8005fa4:	e298      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005fa6:	bf00      	nop
        break;
 8005fa8:	e296      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005faa:	bf00      	nop
 8005fac:	40021000 	.word	0x40021000
 8005fb0:	08014f88 	.word	0x08014f88
 8005fb4:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005fb8:	4b9b      	ldr	r3, [pc, #620]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fbe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005fc2:	613b      	str	r3, [r7, #16]
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	2bc0      	cmp	r3, #192	; 0xc0
 8005fc8:	d021      	beq.n	800600e <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	2bc0      	cmp	r3, #192	; 0xc0
 8005fce:	d829      	bhi.n	8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	2b80      	cmp	r3, #128	; 0x80
 8005fd4:	d011      	beq.n	8005ffa <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	2b80      	cmp	r3, #128	; 0x80
 8005fda:	d823      	bhi.n	8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d003      	beq.n	8005fea <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	2b40      	cmp	r3, #64	; 0x40
 8005fe6:	d004      	beq.n	8005ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8005fe8:	e01c      	b.n	8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005fea:	f7ff f99b 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 8005fee:	61f8      	str	r0, [r7, #28]
          break;
 8005ff0:	e01d      	b.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8005ff2:	f7ff f8ff 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8005ff6:	61f8      	str	r0, [r7, #28]
          break;
 8005ff8:	e019      	b.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005ffa:	4b8b      	ldr	r3, [pc, #556]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006002:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006006:	d10f      	bne.n	8006028 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8006008:	4b88      	ldr	r3, [pc, #544]	; (800622c <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800600a:	61fb      	str	r3, [r7, #28]
          break;
 800600c:	e00c      	b.n	8006028 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800600e:	4b86      	ldr	r3, [pc, #536]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006010:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006014:	f003 0302 	and.w	r3, r3, #2
 8006018:	2b02      	cmp	r3, #2
 800601a:	d107      	bne.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 800601c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006020:	61fb      	str	r3, [r7, #28]
          break;
 8006022:	e003      	b.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8006024:	bf00      	nop
 8006026:	e257      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8006028:	bf00      	nop
 800602a:	e255      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800602c:	bf00      	nop
        break;
 800602e:	e253      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006030:	4b7d      	ldr	r3, [pc, #500]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006036:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800603a:	613b      	str	r3, [r7, #16]
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006042:	d025      	beq.n	8006090 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800604a:	d82c      	bhi.n	80060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006052:	d013      	beq.n	800607c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800605a:	d824      	bhi.n	80060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d004      	beq.n	800606c <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006068:	d004      	beq.n	8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 800606a:	e01c      	b.n	80060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 800606c:	f7ff f95a 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 8006070:	61f8      	str	r0, [r7, #28]
          break;
 8006072:	e01d      	b.n	80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006074:	f7ff f8be 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8006078:	61f8      	str	r0, [r7, #28]
          break;
 800607a:	e019      	b.n	80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800607c:	4b6a      	ldr	r3, [pc, #424]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006084:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006088:	d10f      	bne.n	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800608a:	4b68      	ldr	r3, [pc, #416]	; (800622c <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800608c:	61fb      	str	r3, [r7, #28]
          break;
 800608e:	e00c      	b.n	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006090:	4b65      	ldr	r3, [pc, #404]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	2b02      	cmp	r3, #2
 800609c:	d107      	bne.n	80060ae <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 800609e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060a2:	61fb      	str	r3, [r7, #28]
          break;
 80060a4:	e003      	b.n	80060ae <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 80060a6:	bf00      	nop
 80060a8:	e216      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80060aa:	bf00      	nop
 80060ac:	e214      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80060ae:	bf00      	nop
        break;
 80060b0:	e212      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80060b2:	4b5d      	ldr	r3, [pc, #372]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80060b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80060bc:	613b      	str	r3, [r7, #16]
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80060c4:	d025      	beq.n	8006112 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80060cc:	d82c      	bhi.n	8006128 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060d4:	d013      	beq.n	80060fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060dc:	d824      	bhi.n	8006128 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d004      	beq.n	80060ee <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060ea:	d004      	beq.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80060ec:	e01c      	b.n	8006128 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80060ee:	f7ff f919 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 80060f2:	61f8      	str	r0, [r7, #28]
          break;
 80060f4:	e01d      	b.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80060f6:	f7ff f87d 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 80060fa:	61f8      	str	r0, [r7, #28]
          break;
 80060fc:	e019      	b.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80060fe:	4b4a      	ldr	r3, [pc, #296]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800610a:	d10f      	bne.n	800612c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 800610c:	4b47      	ldr	r3, [pc, #284]	; (800622c <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800610e:	61fb      	str	r3, [r7, #28]
          break;
 8006110:	e00c      	b.n	800612c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006112:	4b45      	ldr	r3, [pc, #276]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006118:	f003 0302 	and.w	r3, r3, #2
 800611c:	2b02      	cmp	r3, #2
 800611e:	d107      	bne.n	8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8006120:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006124:	61fb      	str	r3, [r7, #28]
          break;
 8006126:	e003      	b.n	8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8006128:	bf00      	nop
 800612a:	e1d5      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800612c:	bf00      	nop
 800612e:	e1d3      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8006130:	bf00      	nop
        break;
 8006132:	e1d1      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006134:	4b3c      	ldr	r3, [pc, #240]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800613a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800613e:	613b      	str	r3, [r7, #16]
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006146:	d00c      	beq.n	8006162 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800614e:	d864      	bhi.n	800621a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006156:	d008      	beq.n	800616a <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800615e:	d030      	beq.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8006160:	e05b      	b.n	800621a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8006162:	f7ff f847 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 8006166:	61f8      	str	r0, [r7, #28]
          break;
 8006168:	e05c      	b.n	8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800616a:	4b2f      	ldr	r3, [pc, #188]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006172:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006176:	d152      	bne.n	800621e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8006178:	4b2b      	ldr	r3, [pc, #172]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800617a:	691b      	ldr	r3, [r3, #16]
 800617c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006180:	2b00      	cmp	r3, #0
 8006182:	d04c      	beq.n	800621e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006184:	4b28      	ldr	r3, [pc, #160]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	0a1b      	lsrs	r3, r3, #8
 800618a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800618e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	fb03 f202 	mul.w	r2, r3, r2
 8006198:	4b23      	ldr	r3, [pc, #140]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	091b      	lsrs	r3, r3, #4
 800619e:	f003 0307 	and.w	r3, r3, #7
 80061a2:	3301      	adds	r3, #1
 80061a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80061aa:	4b1f      	ldr	r3, [pc, #124]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	0e5b      	lsrs	r3, r3, #25
 80061b0:	f003 0303 	and.w	r3, r3, #3
 80061b4:	3301      	adds	r3, #1
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	69ba      	ldr	r2, [r7, #24]
 80061ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80061be:	61fb      	str	r3, [r7, #28]
          break;
 80061c0:	e02d      	b.n	800621e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 80061c2:	4b19      	ldr	r3, [pc, #100]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80061ce:	d128      	bne.n	8006222 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80061d0:	4b15      	ldr	r3, [pc, #84]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d022      	beq.n	8006222 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80061dc:	4b12      	ldr	r3, [pc, #72]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	0a1b      	lsrs	r3, r3, #8
 80061e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061e6:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	fb03 f202 	mul.w	r2, r3, r2
 80061f0:	4b0d      	ldr	r3, [pc, #52]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	f003 0307 	and.w	r3, r3, #7
 80061fa:	3301      	adds	r3, #1
 80061fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006200:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8006202:	4b09      	ldr	r3, [pc, #36]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	0e5b      	lsrs	r3, r3, #25
 8006208:	f003 0303 	and.w	r3, r3, #3
 800620c:	3301      	adds	r3, #1
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	fbb2 f3f3 	udiv	r3, r2, r3
 8006216:	61fb      	str	r3, [r7, #28]
          break;
 8006218:	e003      	b.n	8006222 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 800621a:	bf00      	nop
 800621c:	e15c      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800621e:	bf00      	nop
 8006220:	e15a      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8006222:	bf00      	nop
        break;
 8006224:	e158      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8006226:	bf00      	nop
 8006228:	40021000 	.word	0x40021000
 800622c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006230:	4b9d      	ldr	r3, [pc, #628]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006236:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800623a:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d103      	bne.n	800624a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006242:	f7ff f885 	bl	8005350 <HAL_RCC_GetPCLK2Freq>
 8006246:	61f8      	str	r0, [r7, #28]
        break;
 8006248:	e146      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 800624a:	f7fe ffd3 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 800624e:	61f8      	str	r0, [r7, #28]
        break;
 8006250:	e142      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006252:	4b95      	ldr	r3, [pc, #596]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006258:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800625c:	613b      	str	r3, [r7, #16]
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006264:	d013      	beq.n	800628e <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800626c:	d819      	bhi.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d004      	beq.n	800627e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800627a:	d004      	beq.n	8006286 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 800627c:	e011      	b.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 800627e:	f7ff f851 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 8006282:	61f8      	str	r0, [r7, #28]
          break;
 8006284:	e010      	b.n	80062a8 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8006286:	f7fe ffb5 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 800628a:	61f8      	str	r0, [r7, #28]
          break;
 800628c:	e00c      	b.n	80062a8 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800628e:	4b86      	ldr	r3, [pc, #536]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006296:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800629a:	d104      	bne.n	80062a6 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 800629c:	4b83      	ldr	r3, [pc, #524]	; (80064ac <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800629e:	61fb      	str	r3, [r7, #28]
          break;
 80062a0:	e001      	b.n	80062a6 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 80062a2:	bf00      	nop
 80062a4:	e118      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80062a6:	bf00      	nop
        break;
 80062a8:	e116      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80062aa:	4b7f      	ldr	r3, [pc, #508]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80062ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80062b4:	613b      	str	r3, [r7, #16]
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062bc:	d013      	beq.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062c4:	d819      	bhi.n	80062fa <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d004      	beq.n	80062d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80062d2:	d004      	beq.n	80062de <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 80062d4:	e011      	b.n	80062fa <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 80062d6:	f7ff f825 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 80062da:	61f8      	str	r0, [r7, #28]
          break;
 80062dc:	e010      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80062de:	f7fe ff89 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 80062e2:	61f8      	str	r0, [r7, #28]
          break;
 80062e4:	e00c      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80062e6:	4b70      	ldr	r3, [pc, #448]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062f2:	d104      	bne.n	80062fe <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 80062f4:	4b6d      	ldr	r3, [pc, #436]	; (80064ac <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80062f6:	61fb      	str	r3, [r7, #28]
          break;
 80062f8:	e001      	b.n	80062fe <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 80062fa:	bf00      	nop
 80062fc:	e0ec      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80062fe:	bf00      	nop
        break;
 8006300:	e0ea      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006302:	4b69      	ldr	r3, [pc, #420]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006308:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800630c:	613b      	str	r3, [r7, #16]
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006314:	d013      	beq.n	800633e <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800631c:	d819      	bhi.n	8006352 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d004      	beq.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800632a:	d004      	beq.n	8006336 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 800632c:	e011      	b.n	8006352 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 800632e:	f7fe fff9 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 8006332:	61f8      	str	r0, [r7, #28]
          break;
 8006334:	e010      	b.n	8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8006336:	f7fe ff5d 	bl	80051f4 <HAL_RCC_GetSysClockFreq>
 800633a:	61f8      	str	r0, [r7, #28]
          break;
 800633c:	e00c      	b.n	8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800633e:	4b5a      	ldr	r3, [pc, #360]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006346:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800634a:	d104      	bne.n	8006356 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 800634c:	4b57      	ldr	r3, [pc, #348]	; (80064ac <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800634e:	61fb      	str	r3, [r7, #28]
          break;
 8006350:	e001      	b.n	8006356 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8006352:	bf00      	nop
 8006354:	e0c0      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8006356:	bf00      	nop
        break;
 8006358:	e0be      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800635a:	4b53      	ldr	r3, [pc, #332]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800635c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006360:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006364:	613b      	str	r3, [r7, #16]
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800636c:	d02c      	beq.n	80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006374:	d833      	bhi.n	80063de <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800637c:	d01a      	beq.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006384:	d82b      	bhi.n	80063de <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d004      	beq.n	8006396 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006392:	d004      	beq.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8006394:	e023      	b.n	80063de <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006396:	f7fe ffc5 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 800639a:	61f8      	str	r0, [r7, #28]
          break;
 800639c:	e026      	b.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800639e:	4b42      	ldr	r3, [pc, #264]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80063a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063a4:	f003 0302 	and.w	r3, r3, #2
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d11a      	bne.n	80063e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 80063ac:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80063b0:	61fb      	str	r3, [r7, #28]
          break;
 80063b2:	e016      	b.n	80063e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80063b4:	4b3c      	ldr	r3, [pc, #240]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063c0:	d111      	bne.n	80063e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 80063c2:	4b3a      	ldr	r3, [pc, #232]	; (80064ac <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80063c4:	61fb      	str	r3, [r7, #28]
          break;
 80063c6:	e00e      	b.n	80063e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80063c8:	4b37      	ldr	r3, [pc, #220]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80063ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063ce:	f003 0302 	and.w	r3, r3, #2
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d109      	bne.n	80063ea <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 80063d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063da:	61fb      	str	r3, [r7, #28]
          break;
 80063dc:	e005      	b.n	80063ea <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 80063de:	bf00      	nop
 80063e0:	e07a      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80063e2:	bf00      	nop
 80063e4:	e078      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80063e6:	bf00      	nop
 80063e8:	e076      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80063ea:	bf00      	nop
        break;
 80063ec:	e074      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80063ee:	4b2e      	ldr	r3, [pc, #184]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80063f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063f4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80063f8:	613b      	str	r3, [r7, #16]
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006400:	d02c      	beq.n	800645c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006408:	d833      	bhi.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006410:	d01a      	beq.n	8006448 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006418:	d82b      	bhi.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d004      	beq.n	800642a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006426:	d004      	beq.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8006428:	e023      	b.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 800642a:	f7fe ff7b 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 800642e:	61f8      	str	r0, [r7, #28]
          break;
 8006430:	e026      	b.n	8006480 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006432:	4b1d      	ldr	r3, [pc, #116]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006434:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006438:	f003 0302 	and.w	r3, r3, #2
 800643c:	2b02      	cmp	r3, #2
 800643e:	d11a      	bne.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8006440:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006444:	61fb      	str	r3, [r7, #28]
          break;
 8006446:	e016      	b.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006448:	4b17      	ldr	r3, [pc, #92]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006454:	d111      	bne.n	800647a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8006456:	4b15      	ldr	r3, [pc, #84]	; (80064ac <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8006458:	61fb      	str	r3, [r7, #28]
          break;
 800645a:	e00e      	b.n	800647a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800645c:	4b12      	ldr	r3, [pc, #72]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800645e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006462:	f003 0302 	and.w	r3, r3, #2
 8006466:	2b02      	cmp	r3, #2
 8006468:	d109      	bne.n	800647e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 800646a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800646e:	61fb      	str	r3, [r7, #28]
          break;
 8006470:	e005      	b.n	800647e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8006472:	bf00      	nop
 8006474:	e030      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8006476:	bf00      	nop
 8006478:	e02e      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800647a:	bf00      	nop
 800647c:	e02c      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800647e:	bf00      	nop
        break;
 8006480:	e02a      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8006482:	4b09      	ldr	r3, [pc, #36]	; (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8006484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006488:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800648c:	613b      	str	r3, [r7, #16]
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d004      	beq.n	800649e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800649a:	d009      	beq.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 800649c:	e012      	b.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800649e:	f7fe ff41 	bl	8005324 <HAL_RCC_GetPCLK1Freq>
 80064a2:	61f8      	str	r0, [r7, #28]
          break;
 80064a4:	e00e      	b.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80064a6:	bf00      	nop
 80064a8:	40021000 	.word	0x40021000
 80064ac:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80064b0:	4b0c      	ldr	r3, [pc, #48]	; (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064bc:	d101      	bne.n	80064c2 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 80064be:	4b0a      	ldr	r3, [pc, #40]	; (80064e8 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 80064c0:	61fb      	str	r3, [r7, #28]
          break;
 80064c2:	bf00      	nop
        break;
 80064c4:	e008      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80064c6:	bf00      	nop
 80064c8:	e006      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80064ca:	bf00      	nop
 80064cc:	e004      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80064ce:	bf00      	nop
 80064d0:	e002      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80064d2:	bf00      	nop
 80064d4:	e000      	b.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80064d6:	bf00      	nop
    }
  }

  return(frequency);
 80064d8:	69fb      	ldr	r3, [r7, #28]
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3720      	adds	r7, #32
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
 80064e2:	bf00      	nop
 80064e4:	40021000 	.word	0x40021000
 80064e8:	00f42400 	.word	0x00f42400

080064ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064f6:	2300      	movs	r3, #0
 80064f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80064fa:	4b75      	ldr	r3, [pc, #468]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	f003 0303 	and.w	r3, r3, #3
 8006502:	2b00      	cmp	r3, #0
 8006504:	d018      	beq.n	8006538 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006506:	4b72      	ldr	r3, [pc, #456]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f003 0203 	and.w	r2, r3, #3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	429a      	cmp	r2, r3
 8006514:	d10d      	bne.n	8006532 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
       ||
 800651a:	2b00      	cmp	r3, #0
 800651c:	d009      	beq.n	8006532 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800651e:	4b6c      	ldr	r3, [pc, #432]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	091b      	lsrs	r3, r3, #4
 8006524:	f003 0307 	and.w	r3, r3, #7
 8006528:	1c5a      	adds	r2, r3, #1
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	685b      	ldr	r3, [r3, #4]
       ||
 800652e:	429a      	cmp	r2, r3
 8006530:	d047      	beq.n	80065c2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	73fb      	strb	r3, [r7, #15]
 8006536:	e044      	b.n	80065c2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2b03      	cmp	r3, #3
 800653e:	d018      	beq.n	8006572 <RCCEx_PLLSAI1_Config+0x86>
 8006540:	2b03      	cmp	r3, #3
 8006542:	d825      	bhi.n	8006590 <RCCEx_PLLSAI1_Config+0xa4>
 8006544:	2b01      	cmp	r3, #1
 8006546:	d002      	beq.n	800654e <RCCEx_PLLSAI1_Config+0x62>
 8006548:	2b02      	cmp	r3, #2
 800654a:	d009      	beq.n	8006560 <RCCEx_PLLSAI1_Config+0x74>
 800654c:	e020      	b.n	8006590 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800654e:	4b60      	ldr	r3, [pc, #384]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0302 	and.w	r3, r3, #2
 8006556:	2b00      	cmp	r3, #0
 8006558:	d11d      	bne.n	8006596 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800655e:	e01a      	b.n	8006596 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006560:	4b5b      	ldr	r3, [pc, #364]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006568:	2b00      	cmp	r3, #0
 800656a:	d116      	bne.n	800659a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006570:	e013      	b.n	800659a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006572:	4b57      	ldr	r3, [pc, #348]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10f      	bne.n	800659e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800657e:	4b54      	ldr	r3, [pc, #336]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d109      	bne.n	800659e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800658e:	e006      	b.n	800659e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	73fb      	strb	r3, [r7, #15]
      break;
 8006594:	e004      	b.n	80065a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006596:	bf00      	nop
 8006598:	e002      	b.n	80065a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800659a:	bf00      	nop
 800659c:	e000      	b.n	80065a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800659e:	bf00      	nop
    }

    if(status == HAL_OK)
 80065a0:	7bfb      	ldrb	r3, [r7, #15]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10d      	bne.n	80065c2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80065a6:	4b4a      	ldr	r3, [pc, #296]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6819      	ldr	r1, [r3, #0]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	3b01      	subs	r3, #1
 80065b8:	011b      	lsls	r3, r3, #4
 80065ba:	430b      	orrs	r3, r1
 80065bc:	4944      	ldr	r1, [pc, #272]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065be:	4313      	orrs	r3, r2
 80065c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80065c2:	7bfb      	ldrb	r3, [r7, #15]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d17d      	bne.n	80066c4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80065c8:	4b41      	ldr	r3, [pc, #260]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a40      	ldr	r2, [pc, #256]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065ce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80065d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065d4:	f7fb fb8c 	bl	8001cf0 <HAL_GetTick>
 80065d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80065da:	e009      	b.n	80065f0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80065dc:	f7fb fb88 	bl	8001cf0 <HAL_GetTick>
 80065e0:	4602      	mov	r2, r0
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d902      	bls.n	80065f0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80065ea:	2303      	movs	r3, #3
 80065ec:	73fb      	strb	r3, [r7, #15]
        break;
 80065ee:	e005      	b.n	80065fc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80065f0:	4b37      	ldr	r3, [pc, #220]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d1ef      	bne.n	80065dc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80065fc:	7bfb      	ldrb	r3, [r7, #15]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d160      	bne.n	80066c4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d111      	bne.n	800662c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006608:	4b31      	ldr	r3, [pc, #196]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006610:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	6892      	ldr	r2, [r2, #8]
 8006618:	0211      	lsls	r1, r2, #8
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	68d2      	ldr	r2, [r2, #12]
 800661e:	0912      	lsrs	r2, r2, #4
 8006620:	0452      	lsls	r2, r2, #17
 8006622:	430a      	orrs	r2, r1
 8006624:	492a      	ldr	r1, [pc, #168]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006626:	4313      	orrs	r3, r2
 8006628:	610b      	str	r3, [r1, #16]
 800662a:	e027      	b.n	800667c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	2b01      	cmp	r3, #1
 8006630:	d112      	bne.n	8006658 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006632:	4b27      	ldr	r3, [pc, #156]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800663a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	6892      	ldr	r2, [r2, #8]
 8006642:	0211      	lsls	r1, r2, #8
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	6912      	ldr	r2, [r2, #16]
 8006648:	0852      	lsrs	r2, r2, #1
 800664a:	3a01      	subs	r2, #1
 800664c:	0552      	lsls	r2, r2, #21
 800664e:	430a      	orrs	r2, r1
 8006650:	491f      	ldr	r1, [pc, #124]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006652:	4313      	orrs	r3, r2
 8006654:	610b      	str	r3, [r1, #16]
 8006656:	e011      	b.n	800667c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006658:	4b1d      	ldr	r3, [pc, #116]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006660:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6892      	ldr	r2, [r2, #8]
 8006668:	0211      	lsls	r1, r2, #8
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6952      	ldr	r2, [r2, #20]
 800666e:	0852      	lsrs	r2, r2, #1
 8006670:	3a01      	subs	r2, #1
 8006672:	0652      	lsls	r2, r2, #25
 8006674:	430a      	orrs	r2, r1
 8006676:	4916      	ldr	r1, [pc, #88]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006678:	4313      	orrs	r3, r2
 800667a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800667c:	4b14      	ldr	r3, [pc, #80]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a13      	ldr	r2, [pc, #76]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006682:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006686:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006688:	f7fb fb32 	bl	8001cf0 <HAL_GetTick>
 800668c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800668e:	e009      	b.n	80066a4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006690:	f7fb fb2e 	bl	8001cf0 <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	2b02      	cmp	r3, #2
 800669c:	d902      	bls.n	80066a4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	73fb      	strb	r3, [r7, #15]
          break;
 80066a2:	e005      	b.n	80066b0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80066a4:	4b0a      	ldr	r3, [pc, #40]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d0ef      	beq.n	8006690 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80066b0:	7bfb      	ldrb	r3, [r7, #15]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d106      	bne.n	80066c4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80066b6:	4b06      	ldr	r3, [pc, #24]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066b8:	691a      	ldr	r2, [r3, #16]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	4904      	ldr	r1, [pc, #16]	; (80066d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066c0:	4313      	orrs	r3, r2
 80066c2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80066c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	40021000 	.word	0x40021000

080066d4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066de:	2300      	movs	r3, #0
 80066e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80066e2:	4b6a      	ldr	r3, [pc, #424]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	f003 0303 	and.w	r3, r3, #3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d018      	beq.n	8006720 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80066ee:	4b67      	ldr	r3, [pc, #412]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	f003 0203 	and.w	r2, r3, #3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d10d      	bne.n	800671a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
       ||
 8006702:	2b00      	cmp	r3, #0
 8006704:	d009      	beq.n	800671a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006706:	4b61      	ldr	r3, [pc, #388]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	091b      	lsrs	r3, r3, #4
 800670c:	f003 0307 	and.w	r3, r3, #7
 8006710:	1c5a      	adds	r2, r3, #1
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	685b      	ldr	r3, [r3, #4]
       ||
 8006716:	429a      	cmp	r2, r3
 8006718:	d047      	beq.n	80067aa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	73fb      	strb	r3, [r7, #15]
 800671e:	e044      	b.n	80067aa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2b03      	cmp	r3, #3
 8006726:	d018      	beq.n	800675a <RCCEx_PLLSAI2_Config+0x86>
 8006728:	2b03      	cmp	r3, #3
 800672a:	d825      	bhi.n	8006778 <RCCEx_PLLSAI2_Config+0xa4>
 800672c:	2b01      	cmp	r3, #1
 800672e:	d002      	beq.n	8006736 <RCCEx_PLLSAI2_Config+0x62>
 8006730:	2b02      	cmp	r3, #2
 8006732:	d009      	beq.n	8006748 <RCCEx_PLLSAI2_Config+0x74>
 8006734:	e020      	b.n	8006778 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006736:	4b55      	ldr	r3, [pc, #340]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 0302 	and.w	r3, r3, #2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d11d      	bne.n	800677e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006746:	e01a      	b.n	800677e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006748:	4b50      	ldr	r3, [pc, #320]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006750:	2b00      	cmp	r3, #0
 8006752:	d116      	bne.n	8006782 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006758:	e013      	b.n	8006782 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800675a:	4b4c      	ldr	r3, [pc, #304]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006762:	2b00      	cmp	r3, #0
 8006764:	d10f      	bne.n	8006786 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006766:	4b49      	ldr	r3, [pc, #292]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d109      	bne.n	8006786 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006776:	e006      	b.n	8006786 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	73fb      	strb	r3, [r7, #15]
      break;
 800677c:	e004      	b.n	8006788 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800677e:	bf00      	nop
 8006780:	e002      	b.n	8006788 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006782:	bf00      	nop
 8006784:	e000      	b.n	8006788 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006786:	bf00      	nop
    }

    if(status == HAL_OK)
 8006788:	7bfb      	ldrb	r3, [r7, #15]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10d      	bne.n	80067aa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800678e:	4b3f      	ldr	r3, [pc, #252]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6819      	ldr	r1, [r3, #0]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	3b01      	subs	r3, #1
 80067a0:	011b      	lsls	r3, r3, #4
 80067a2:	430b      	orrs	r3, r1
 80067a4:	4939      	ldr	r1, [pc, #228]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067a6:	4313      	orrs	r3, r2
 80067a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d167      	bne.n	8006880 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80067b0:	4b36      	ldr	r3, [pc, #216]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a35      	ldr	r2, [pc, #212]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067bc:	f7fb fa98 	bl	8001cf0 <HAL_GetTick>
 80067c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80067c2:	e009      	b.n	80067d8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80067c4:	f7fb fa94 	bl	8001cf0 <HAL_GetTick>
 80067c8:	4602      	mov	r2, r0
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	1ad3      	subs	r3, r2, r3
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	d902      	bls.n	80067d8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80067d2:	2303      	movs	r3, #3
 80067d4:	73fb      	strb	r3, [r7, #15]
        break;
 80067d6:	e005      	b.n	80067e4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80067d8:	4b2c      	ldr	r3, [pc, #176]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1ef      	bne.n	80067c4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d14a      	bne.n	8006880 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d111      	bne.n	8006814 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067f0:	4b26      	ldr	r3, [pc, #152]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 80067f2:	695b      	ldr	r3, [r3, #20]
 80067f4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80067f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	6892      	ldr	r2, [r2, #8]
 8006800:	0211      	lsls	r1, r2, #8
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	68d2      	ldr	r2, [r2, #12]
 8006806:	0912      	lsrs	r2, r2, #4
 8006808:	0452      	lsls	r2, r2, #17
 800680a:	430a      	orrs	r2, r1
 800680c:	491f      	ldr	r1, [pc, #124]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 800680e:	4313      	orrs	r3, r2
 8006810:	614b      	str	r3, [r1, #20]
 8006812:	e011      	b.n	8006838 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006814:	4b1d      	ldr	r3, [pc, #116]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006816:	695b      	ldr	r3, [r3, #20]
 8006818:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800681c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	6892      	ldr	r2, [r2, #8]
 8006824:	0211      	lsls	r1, r2, #8
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	6912      	ldr	r2, [r2, #16]
 800682a:	0852      	lsrs	r2, r2, #1
 800682c:	3a01      	subs	r2, #1
 800682e:	0652      	lsls	r2, r2, #25
 8006830:	430a      	orrs	r2, r1
 8006832:	4916      	ldr	r1, [pc, #88]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006834:	4313      	orrs	r3, r2
 8006836:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006838:	4b14      	ldr	r3, [pc, #80]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a13      	ldr	r2, [pc, #76]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 800683e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006842:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006844:	f7fb fa54 	bl	8001cf0 <HAL_GetTick>
 8006848:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800684a:	e009      	b.n	8006860 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800684c:	f7fb fa50 	bl	8001cf0 <HAL_GetTick>
 8006850:	4602      	mov	r2, r0
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	2b02      	cmp	r3, #2
 8006858:	d902      	bls.n	8006860 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800685a:	2303      	movs	r3, #3
 800685c:	73fb      	strb	r3, [r7, #15]
          break;
 800685e:	e005      	b.n	800686c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006860:	4b0a      	ldr	r3, [pc, #40]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006868:	2b00      	cmp	r3, #0
 800686a:	d0ef      	beq.n	800684c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800686c:	7bfb      	ldrb	r3, [r7, #15]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d106      	bne.n	8006880 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006872:	4b06      	ldr	r3, [pc, #24]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 8006874:	695a      	ldr	r2, [r3, #20]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	4904      	ldr	r1, [pc, #16]	; (800688c <RCCEx_PLLSAI2_Config+0x1b8>)
 800687c:	4313      	orrs	r3, r2
 800687e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006880:	7bfb      	ldrb	r3, [r7, #15]
}
 8006882:	4618      	mov	r0, r3
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	40021000 	.word	0x40021000

08006890 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8006890:	b480      	push	{r7}
 8006892:	b089      	sub	sp, #36	; 0x24
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800689a:	2300      	movs	r3, #0
 800689c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800689e:	2300      	movs	r3, #0
 80068a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80068a2:	2300      	movs	r3, #0
 80068a4:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068ac:	d10c      	bne.n	80068c8 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80068ae:	4b6e      	ldr	r3, [pc, #440]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80068b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068b4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80068b8:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80068c0:	d112      	bne.n	80068e8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80068c2:	4b6a      	ldr	r3, [pc, #424]	; (8006a6c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80068c4:	61fb      	str	r3, [r7, #28]
 80068c6:	e00f      	b.n	80068e8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068ce:	d10b      	bne.n	80068e8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80068d0:	4b65      	ldr	r3, [pc, #404]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80068d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068d6:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80068da:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80068e2:	d101      	bne.n	80068e8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80068e4:	4b61      	ldr	r3, [pc, #388]	; (8006a6c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80068e6:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f040 80b4 	bne.w	8006a58 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80068fa:	d003      	beq.n	8006904 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006902:	d135      	bne.n	8006970 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006904:	4b58      	ldr	r3, [pc, #352]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800690c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006910:	f040 80a1 	bne.w	8006a56 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8006914:	4b54      	ldr	r3, [pc, #336]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800691c:	2b00      	cmp	r3, #0
 800691e:	f000 809a 	beq.w	8006a56 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006922:	4b51      	ldr	r3, [pc, #324]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	091b      	lsrs	r3, r3, #4
 8006928:	f003 0307 	and.w	r3, r3, #7
 800692c:	3301      	adds	r3, #1
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	fbb2 f3f3 	udiv	r3, r2, r3
 8006934:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006936:	4b4c      	ldr	r3, [pc, #304]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	0a1b      	lsrs	r3, r3, #8
 800693c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006940:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d10a      	bne.n	800695e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8006948:	4b47      	ldr	r3, [pc, #284]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d002      	beq.n	800695a <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8006954:	2311      	movs	r3, #17
 8006956:	617b      	str	r3, [r7, #20]
 8006958:	e001      	b.n	800695e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800695a:	2307      	movs	r3, #7
 800695c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	fb03 f202 	mul.w	r2, r3, r2
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	fbb2 f3f3 	udiv	r3, r2, r3
 800696c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800696e:	e072      	b.n	8006a56 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d133      	bne.n	80069de <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8006976:	4b3c      	ldr	r3, [pc, #240]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800697e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006982:	d169      	bne.n	8006a58 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8006984:	4b38      	ldr	r3, [pc, #224]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d063      	beq.n	8006a58 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006990:	4b35      	ldr	r3, [pc, #212]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	091b      	lsrs	r3, r3, #4
 8006996:	f003 0307 	and.w	r3, r3, #7
 800699a:	3301      	adds	r3, #1
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80069a4:	4b30      	ldr	r3, [pc, #192]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	0a1b      	lsrs	r3, r3, #8
 80069aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069ae:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d10a      	bne.n	80069cc <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80069b6:	4b2c      	ldr	r3, [pc, #176]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80069b8:	691b      	ldr	r3, [r3, #16]
 80069ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d002      	beq.n	80069c8 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 80069c2:	2311      	movs	r3, #17
 80069c4:	617b      	str	r3, [r7, #20]
 80069c6:	e001      	b.n	80069cc <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 80069c8:	2307      	movs	r3, #7
 80069ca:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	fb03 f202 	mul.w	r2, r3, r2
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80069da:	61fb      	str	r3, [r7, #28]
 80069dc:	e03c      	b.n	8006a58 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80069e4:	d003      	beq.n	80069ee <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80069ec:	d134      	bne.n	8006a58 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80069ee:	4b1e      	ldr	r3, [pc, #120]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80069f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069fa:	d12d      	bne.n	8006a58 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80069fc:	4b1a      	ldr	r3, [pc, #104]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80069fe:	695b      	ldr	r3, [r3, #20]
 8006a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d027      	beq.n	8006a58 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006a08:	4b17      	ldr	r3, [pc, #92]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	091b      	lsrs	r3, r3, #4
 8006a0e:	f003 0307 	and.w	r3, r3, #7
 8006a12:	3301      	adds	r3, #1
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a1a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006a1c:	4b12      	ldr	r3, [pc, #72]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	0a1b      	lsrs	r3, r3, #8
 8006a22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a26:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10a      	bne.n	8006a44 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8006a2e:	4b0e      	ldr	r3, [pc, #56]	; (8006a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d002      	beq.n	8006a40 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8006a3a:	2311      	movs	r3, #17
 8006a3c:	617b      	str	r3, [r7, #20]
 8006a3e:	e001      	b.n	8006a44 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8006a40:	2307      	movs	r3, #7
 8006a42:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	fb03 f202 	mul.w	r2, r3, r2
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a52:	61fb      	str	r3, [r7, #28]
 8006a54:	e000      	b.n	8006a58 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006a56:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8006a58:	69fb      	ldr	r3, [r7, #28]
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3724      	adds	r7, #36	; 0x24
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	40021000 	.word	0x40021000
 8006a6c:	001fff68 	.word	0x001fff68

08006a70 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d079      	beq.n	8006b76 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d106      	bne.n	8006a9c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f7fa fe5a 	bl	8001750 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	f003 0310 	and.w	r3, r3, #16
 8006aae:	2b10      	cmp	r3, #16
 8006ab0:	d058      	beq.n	8006b64 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	22ca      	movs	r2, #202	; 0xca
 8006ab8:	625a      	str	r2, [r3, #36]	; 0x24
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2253      	movs	r2, #83	; 0x53
 8006ac0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f9a4 	bl	8006e10 <RTC_EnterInitMode>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006acc:	7bfb      	ldrb	r3, [r7, #15]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d127      	bne.n	8006b22 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	6812      	ldr	r2, [r2, #0]
 8006adc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006ae0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ae4:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	6899      	ldr	r1, [r3, #8]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	431a      	orrs	r2, r3
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	431a      	orrs	r2, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	430a      	orrs	r2, r1
 8006b02:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	68d2      	ldr	r2, [r2, #12]
 8006b0c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6919      	ldr	r1, [r3, #16]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	041a      	lsls	r2, r3, #16
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	430a      	orrs	r2, r1
 8006b20:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f000 f9a8 	bl	8006e78 <RTC_ExitInitMode>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006b2c:	7bfb      	ldrb	r3, [r7, #15]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d113      	bne.n	8006b5a <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f022 0203 	bic.w	r2, r2, #3
 8006b40:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	69da      	ldr	r2, [r3, #28]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	695b      	ldr	r3, [r3, #20]
 8006b50:	431a      	orrs	r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	430a      	orrs	r2, r1
 8006b58:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	22ff      	movs	r2, #255	; 0xff
 8006b60:	625a      	str	r2, [r3, #36]	; 0x24
 8006b62:	e001      	b.n	8006b68 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006b64:	2300      	movs	r3, #0
 8006b66:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006b68:	7bfb      	ldrb	r3, [r7, #15]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d103      	bne.n	8006b76 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2201      	movs	r2, #1
 8006b72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 8006b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3710      	adds	r7, #16
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006b80:	b590      	push	{r4, r7, lr}
 8006b82:	b087      	sub	sp, #28
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	60b9      	str	r1, [r7, #8]
 8006b8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d101      	bne.n	8006b9a <HAL_RTC_SetTime+0x1a>
 8006b96:	2302      	movs	r3, #2
 8006b98:	e08b      	b.n	8006cb2 <HAL_RTC_SetTime+0x132>
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2202      	movs	r2, #2
 8006ba6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	22ca      	movs	r2, #202	; 0xca
 8006bb0:	625a      	str	r2, [r3, #36]	; 0x24
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2253      	movs	r2, #83	; 0x53
 8006bb8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f000 f928 	bl	8006e10 <RTC_EnterInitMode>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006bc4:	7cfb      	ldrb	r3, [r7, #19]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d163      	bne.n	8006c92 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d126      	bne.n	8006c1e <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d102      	bne.n	8006be4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	2200      	movs	r2, #0
 8006be2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	4618      	mov	r0, r3
 8006bea:	f000 f983 	bl	8006ef4 <RTC_ByteToBcd2>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	785b      	ldrb	r3, [r3, #1]
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f000 f97c 	bl	8006ef4 <RTC_ByteToBcd2>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006c00:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	789b      	ldrb	r3, [r3, #2]
 8006c06:	4618      	mov	r0, r3
 8006c08:	f000 f974 	bl	8006ef4 <RTC_ByteToBcd2>
 8006c0c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006c0e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	78db      	ldrb	r3, [r3, #3]
 8006c16:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	617b      	str	r3, [r7, #20]
 8006c1c:	e018      	b.n	8006c50 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d102      	bne.n	8006c32 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	781b      	ldrb	r3, [r3, #0]
 8006c36:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	785b      	ldrb	r3, [r3, #1]
 8006c3c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006c3e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006c40:	68ba      	ldr	r2, [r7, #8]
 8006c42:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006c44:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	78db      	ldrb	r3, [r3, #3]
 8006c4a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006c5a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006c5e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	689a      	ldr	r2, [r3, #8]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006c6e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	6899      	ldr	r1, [r3, #8]
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	68da      	ldr	r2, [r3, #12]
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	430a      	orrs	r2, r1
 8006c86:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f000 f8f5 	bl	8006e78 <RTC_ExitInitMode>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	22ff      	movs	r2, #255	; 0xff
 8006c98:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006c9a:	7cfb      	ldrb	r3, [r7, #19]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d103      	bne.n	8006ca8 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006cb0:	7cfb      	ldrb	r3, [r7, #19]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	371c      	adds	r7, #28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd90      	pop	{r4, r7, pc}

08006cba <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006cba:	b590      	push	{r4, r7, lr}
 8006cbc:	b087      	sub	sp, #28
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	60f8      	str	r0, [r7, #12]
 8006cc2:	60b9      	str	r1, [r7, #8]
 8006cc4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d101      	bne.n	8006cd4 <HAL_RTC_SetDate+0x1a>
 8006cd0:	2302      	movs	r3, #2
 8006cd2:	e075      	b.n	8006dc0 <HAL_RTC_SetDate+0x106>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2202      	movs	r2, #2
 8006ce0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10e      	bne.n	8006d08 <HAL_RTC_SetDate+0x4e>
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	785b      	ldrb	r3, [r3, #1]
 8006cee:	f003 0310 	and.w	r3, r3, #16
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d008      	beq.n	8006d08 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	785b      	ldrb	r3, [r3, #1]
 8006cfa:	f023 0310 	bic.w	r3, r3, #16
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	330a      	adds	r3, #10
 8006d02:	b2da      	uxtb	r2, r3
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d11c      	bne.n	8006d48 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	78db      	ldrb	r3, [r3, #3]
 8006d12:	4618      	mov	r0, r3
 8006d14:	f000 f8ee 	bl	8006ef4 <RTC_ByteToBcd2>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	785b      	ldrb	r3, [r3, #1]
 8006d20:	4618      	mov	r0, r3
 8006d22:	f000 f8e7 	bl	8006ef4 <RTC_ByteToBcd2>
 8006d26:	4603      	mov	r3, r0
 8006d28:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006d2a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	789b      	ldrb	r3, [r3, #2]
 8006d30:	4618      	mov	r0, r3
 8006d32:	f000 f8df 	bl	8006ef4 <RTC_ByteToBcd2>
 8006d36:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d38:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006d42:	4313      	orrs	r3, r2
 8006d44:	617b      	str	r3, [r7, #20]
 8006d46:	e00e      	b.n	8006d66 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	78db      	ldrb	r3, [r3, #3]
 8006d4c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	785b      	ldrb	r3, [r3, #1]
 8006d52:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006d54:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8006d56:	68ba      	ldr	r2, [r7, #8]
 8006d58:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006d5a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006d62:	4313      	orrs	r3, r2
 8006d64:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	22ca      	movs	r2, #202	; 0xca
 8006d6c:	625a      	str	r2, [r3, #36]	; 0x24
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2253      	movs	r2, #83	; 0x53
 8006d74:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f000 f84a 	bl	8006e10 <RTC_EnterInitMode>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006d80:	7cfb      	ldrb	r3, [r7, #19]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10c      	bne.n	8006da0 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006d90:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006d94:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f000 f86e 	bl	8006e78 <RTC_ExitInitMode>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	22ff      	movs	r2, #255	; 0xff
 8006da6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006da8:	7cfb      	ldrb	r3, [r7, #19]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d103      	bne.n	8006db6 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2201      	movs	r2, #1
 8006db2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006dbe:	7cfb      	ldrb	r3, [r7, #19]
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	371c      	adds	r7, #28
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd90      	pop	{r4, r7, pc}

08006dc8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a0d      	ldr	r2, [pc, #52]	; (8006e0c <HAL_RTC_WaitForSynchro+0x44>)
 8006dd6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8006dd8:	f7fa ff8a 	bl	8001cf0 <HAL_GetTick>
 8006ddc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006dde:	e009      	b.n	8006df4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006de0:	f7fa ff86 	bl	8001cf0 <HAL_GetTick>
 8006de4:	4602      	mov	r2, r0
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006dee:	d901      	bls.n	8006df4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8006df0:	2303      	movs	r3, #3
 8006df2:	e007      	b.n	8006e04 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	f003 0320 	and.w	r3, r3, #32
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d0ee      	beq.n	8006de0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	0003ff5f 	.word	0x0003ff5f

08006e10 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d120      	bne.n	8006e6c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e32:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006e34:	f7fa ff5c 	bl	8001cf0 <HAL_GetTick>
 8006e38:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006e3a:	e00d      	b.n	8006e58 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006e3c:	f7fa ff58 	bl	8001cf0 <HAL_GetTick>
 8006e40:	4602      	mov	r2, r0
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	1ad3      	subs	r3, r2, r3
 8006e46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e4a:	d905      	bls.n	8006e58 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2203      	movs	r2, #3
 8006e54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d102      	bne.n	8006e6c <RTC_EnterInitMode+0x5c>
 8006e66:	7bfb      	ldrb	r3, [r7, #15]
 8006e68:	2b03      	cmp	r3, #3
 8006e6a:	d1e7      	bne.n	8006e3c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8006e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
	...

08006e78 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e80:	2300      	movs	r3, #0
 8006e82:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8006e84:	4b1a      	ldr	r3, [pc, #104]	; (8006ef0 <RTC_ExitInitMode+0x78>)
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	4a19      	ldr	r2, [pc, #100]	; (8006ef0 <RTC_ExitInitMode+0x78>)
 8006e8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e8e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006e90:	4b17      	ldr	r3, [pc, #92]	; (8006ef0 <RTC_ExitInitMode+0x78>)
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f003 0320 	and.w	r3, r3, #32
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10c      	bne.n	8006eb6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f7ff ff93 	bl	8006dc8 <HAL_RTC_WaitForSynchro>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d01e      	beq.n	8006ee6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2203      	movs	r2, #3
 8006eac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	73fb      	strb	r3, [r7, #15]
 8006eb4:	e017      	b.n	8006ee6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006eb6:	4b0e      	ldr	r3, [pc, #56]	; (8006ef0 <RTC_ExitInitMode+0x78>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	4a0d      	ldr	r2, [pc, #52]	; (8006ef0 <RTC_ExitInitMode+0x78>)
 8006ebc:	f023 0320 	bic.w	r3, r3, #32
 8006ec0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f7ff ff80 	bl	8006dc8 <HAL_RTC_WaitForSynchro>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d005      	beq.n	8006eda <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2203      	movs	r2, #3
 8006ed2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006eda:	4b05      	ldr	r3, [pc, #20]	; (8006ef0 <RTC_ExitInitMode+0x78>)
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	4a04      	ldr	r2, [pc, #16]	; (8006ef0 <RTC_ExitInitMode+0x78>)
 8006ee0:	f043 0320 	orr.w	r3, r3, #32
 8006ee4:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	40002800 	.word	0x40002800

08006ef4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	4603      	mov	r3, r0
 8006efc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006efe:	2300      	movs	r3, #0
 8006f00:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8006f02:	79fb      	ldrb	r3, [r7, #7]
 8006f04:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8006f06:	e005      	b.n	8006f14 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8006f0e:	7afb      	ldrb	r3, [r7, #11]
 8006f10:	3b0a      	subs	r3, #10
 8006f12:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8006f14:	7afb      	ldrb	r3, [r7, #11]
 8006f16:	2b09      	cmp	r3, #9
 8006f18:	d8f6      	bhi.n	8006f08 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	011b      	lsls	r3, r3, #4
 8006f20:	b2da      	uxtb	r2, r3
 8006f22:	7afb      	ldrb	r3, [r7, #11]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	b2db      	uxtb	r3, r3
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3714      	adds	r7, #20
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr

08006f34 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e022      	b.n	8006f8c <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d105      	bne.n	8006f5e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f7fa fc2b 	bl	80017b4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2203      	movs	r2, #3
 8006f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 f814 	bl	8006f94 <HAL_SD_InitCard>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d001      	beq.n	8006f76 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	e00a      	b.n	8006f8c <HAL_SD_Init+0x58>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2201      	movs	r2, #1
 8006f86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3708      	adds	r7, #8
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006f94:	b5b0      	push	{r4, r5, r7, lr}
 8006f96:	b08e      	sub	sp, #56	; 0x38
 8006f98:	af04      	add	r7, sp, #16
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006fac:	2300      	movs	r3, #0
 8006fae:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8006fb0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006fb4:	f7fe fd2c 	bl	8005a10 <HAL_RCCEx_GetPeriphCLKFreq>
 8006fb8:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 8006fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d109      	bne.n	8006fd4 <HAL_SD_InitCard+0x40>
  {
      hsd->State = HAL_SD_STATE_READY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006fce:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e07b      	b.n	80070cc <HAL_SD_InitCard+0x138>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
 8006fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd6:	09db      	lsrs	r3, r3, #7
 8006fd8:	4a3e      	ldr	r2, [pc, #248]	; (80070d4 <HAL_SD_InitCard+0x140>)
 8006fda:	fba2 2303 	umull	r2, r3, r2, r3
 8006fde:	091b      	lsrs	r3, r3, #4
 8006fe0:	3b02      	subs	r3, #2
 8006fe2:	61fb      	str	r3, [r7, #28]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681d      	ldr	r5, [r3, #0]
 8006fe8:	466c      	mov	r4, sp
 8006fea:	f107 0314 	add.w	r3, r7, #20
 8006fee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006ff2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006ff6:	f107 0308 	add.w	r3, r7, #8
 8006ffa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	f001 fac1 	bl	8008584 <SDMMC_Init>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007010:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4618      	mov	r0, r3
 8007018:	f001 faff 	bl	800861a <SDMMC_PowerState_ON>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	685a      	ldr	r2, [r3, #4]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800702a:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	3302      	adds	r3, #2
 8007030:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007032:	fbb2 f3f3 	udiv	r3, r2, r3
 8007036:	627b      	str	r3, [r7, #36]	; 0x24
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8007038:	4a27      	ldr	r2, [pc, #156]	; (80070d8 <HAL_SD_InitCard+0x144>)
 800703a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007040:	3301      	adds	r3, #1
 8007042:	4618      	mov	r0, r3
 8007044:	f7fa fe60 	bl	8001d08 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 ffdf 	bl	800800c <SD_PowerON>
 800704e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007050:	6a3b      	ldr	r3, [r7, #32]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00b      	beq.n	800706e <HAL_SD_InitCard+0xda>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2201      	movs	r2, #1
 800705a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007062:	6a3b      	ldr	r3, [r7, #32]
 8007064:	431a      	orrs	r2, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e02e      	b.n	80070cc <HAL_SD_InitCard+0x138>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 fefe 	bl	8007e70 <SD_InitCard>
 8007074:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007076:	6a3b      	ldr	r3, [r7, #32]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00b      	beq.n	8007094 <HAL_SD_InitCard+0x100>
  {
    hsd->State = HAL_SD_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007088:	6a3b      	ldr	r3, [r7, #32]
 800708a:	431a      	orrs	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	e01b      	b.n	80070cc <HAL_SD_InitCard+0x138>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f44f 7100 	mov.w	r1, #512	; 0x200
 800709c:	4618      	mov	r0, r3
 800709e:	f001 fb4f 	bl	8008740 <SDMMC_CmdBlockLength>
 80070a2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80070a4:	6a3b      	ldr	r3, [r7, #32]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00f      	beq.n	80070ca <HAL_SD_InitCard+0x136>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a0b      	ldr	r2, [pc, #44]	; (80070dc <HAL_SD_InitCard+0x148>)
 80070b0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070b6:	6a3b      	ldr	r3, [r7, #32]
 80070b8:	431a      	orrs	r2, r3
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2201      	movs	r2, #1
 80070c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e000      	b.n	80070cc <HAL_SD_InitCard+0x138>
  }

  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3728      	adds	r7, #40	; 0x28
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bdb0      	pop	{r4, r5, r7, pc}
 80070d4:	014f8b59 	.word	0x014f8b59
 80070d8:	00012110 	.word	0x00012110
 80070dc:	004005ff 	.word	0x004005ff

080070e0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b08c      	sub	sp, #48	; 0x30
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	607a      	str	r2, [r7, #4]
 80070ec:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d107      	bne.n	8007108 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070fc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e0a9      	b.n	800725c <HAL_SD_ReadBlocks_DMA+0x17c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800710e:	b2db      	uxtb	r3, r3
 8007110:	2b01      	cmp	r3, #1
 8007112:	f040 80a2 	bne.w	800725a <HAL_SD_ReadBlocks_DMA+0x17a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800711c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	441a      	add	r2, r3
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007126:	429a      	cmp	r2, r3
 8007128:	d907      	bls.n	800713a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e090      	b.n	800725c <HAL_SD_ReadBlocks_DMA+0x17c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2203      	movs	r2, #3
 800713e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2200      	movs	r2, #0
 8007148:	62da      	str	r2, [r3, #44]	; 0x2c

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800714e:	4a45      	ldr	r2, [pc, #276]	; (8007264 <HAL_SD_ReadBlocks_DMA+0x184>)
 8007150:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007156:	4a44      	ldr	r2, [pc, #272]	; (8007268 <HAL_SD_ReadBlocks_DMA+0x188>)
 8007158:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800715e:	2200      	movs	r2, #0
 8007160:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	3380      	adds	r3, #128	; 0x80
 800716c:	4619      	mov	r1, r3
 800716e:	68ba      	ldr	r2, [r7, #8]
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	025b      	lsls	r3, r3, #9
 8007174:	089b      	lsrs	r3, r3, #2
 8007176:	f7fa ffb5 	bl	80020e4 <HAL_DMA_Start_IT>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d00f      	beq.n	80071a0 <HAL_SD_ReadBlocks_DMA+0xc0>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a39      	ldr	r2, [pc, #228]	; (800726c <HAL_SD_ReadBlocks_DMA+0x18c>)
 8007186:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e05d      	b.n	800725c <HAL_SD_ReadBlocks_DMA+0x17c>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f042 0208 	orr.w	r2, r2, #8
 80071ae:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      hsd->pRxBuffPtr = pData;
      hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d002      	beq.n	80071be <HAL_SD_ReadBlocks_DMA+0xde>
      {
        add *= 512U;
 80071b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ba:	025b      	lsls	r3, r3, #9
 80071bc:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80071be:	f04f 33ff 	mov.w	r3, #4294967295
 80071c2:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	025b      	lsls	r3, r3, #9
 80071c8:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80071ca:	2390      	movs	r3, #144	; 0x90
 80071cc:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80071ce:	2302      	movs	r3, #2
 80071d0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80071d2:	2300      	movs	r3, #0
 80071d4:	623b      	str	r3, [r7, #32]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      config.DPSM          = SDMMC_DPSM_DISABLE;
#else
      config.DPSM          = SDMMC_DPSM_ENABLE;
 80071d6:	2301      	movs	r3, #1
 80071d8:	627b      	str	r3, [r7, #36]	; 0x24
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f107 0210 	add.w	r2, r7, #16
 80071e2:	4611      	mov	r1, r2
 80071e4:	4618      	mov	r0, r3
 80071e6:	f001 fa7f 	bl	80086e8 <SDMMC_ConfigData>
      hsd->Instance->IDMABASE0 = (uint32_t) pData ;
      hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d90a      	bls.n	8007206 <HAL_SD_ReadBlocks_DMA+0x126>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2282      	movs	r2, #130	; 0x82
 80071f4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071fc:	4618      	mov	r0, r3
 80071fe:	f001 fae3 	bl	80087c8 <SDMMC_CmdReadMultiBlock>
 8007202:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007204:	e009      	b.n	800721a <HAL_SD_ReadBlocks_DMA+0x13a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2281      	movs	r2, #129	; 0x81
 800720a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007212:	4618      	mov	r0, r3
 8007214:	f001 fab6 	bl	8008784 <SDMMC_CmdReadSingleBlock>
 8007218:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800721a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800721c:	2b00      	cmp	r3, #0
 800721e:	d012      	beq.n	8007246 <HAL_SD_ReadBlocks_DMA+0x166>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a11      	ldr	r2, [pc, #68]	; (800726c <HAL_SD_ReadBlocks_DMA+0x18c>)
 8007226:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800722c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800722e:	431a      	orrs	r2, r3
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2200      	movs	r2, #0
 8007240:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e00a      	b.n	800725c <HAL_SD_ReadBlocks_DMA+0x17c>
      }

      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8007254:	63da      	str	r2, [r3, #60]	; 0x3c

      return HAL_OK;
 8007256:	2300      	movs	r3, #0
 8007258:	e000      	b.n	800725c <HAL_SD_ReadBlocks_DMA+0x17c>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 800725a:	2302      	movs	r3, #2
  }
}
 800725c:	4618      	mov	r0, r3
 800725e:	3730      	adds	r7, #48	; 0x30
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}
 8007264:	08007c8b 	.word	0x08007c8b
 8007268:	08007cfd 	.word	0x08007cfd
 800726c:	004005ff 	.word	0x004005ff

08007270 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b08c      	sub	sp, #48	; 0x30
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	60b9      	str	r1, [r7, #8]
 800727a:	607a      	str	r2, [r7, #4]
 800727c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d107      	bne.n	8007298 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800728c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e0ac      	b.n	80073f2 <HAL_SD_WriteBlocks_DMA+0x182>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	f040 80a5 	bne.w	80073f0 <HAL_SD_WriteBlocks_DMA+0x180>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2200      	movs	r2, #0
 80072aa:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80072ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	441a      	add	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d907      	bls.n	80072ca <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072be:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e093      	b.n	80073f2 <HAL_SD_WriteBlocks_DMA+0x182>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2203      	movs	r2, #3
 80072ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	2200      	movs	r2, #0
 80072d8:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    hsd->pTxBuffPtr = pData;
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
#else
    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072de:	4a47      	ldr	r2, [pc, #284]	; (80073fc <HAL_SD_WriteBlocks_DMA+0x18c>)
 80072e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072e6:	4a46      	ldr	r2, [pc, #280]	; (8007400 <HAL_SD_WriteBlocks_DMA+0x190>)
 80072e8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072ee:	2200      	movs	r2, #0
 80072f0:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d002      	beq.n	8007300 <HAL_SD_WriteBlocks_DMA+0x90>
    {
      add *= 512U;
 80072fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fc:	025b      	lsls	r3, r3, #9
 80072fe:	62bb      	str	r3, [r7, #40]	; 0x28
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	2b01      	cmp	r3, #1
 8007304:	d90a      	bls.n	800731c <HAL_SD_WriteBlocks_DMA+0xac>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	22a0      	movs	r2, #160	; 0xa0
 800730a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007312:	4618      	mov	r0, r3
 8007314:	f001 fa9c 	bl	8008850 <SDMMC_CmdWriteMultiBlock>
 8007318:	62f8      	str	r0, [r7, #44]	; 0x2c
 800731a:	e009      	b.n	8007330 <HAL_SD_WriteBlocks_DMA+0xc0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2290      	movs	r2, #144	; 0x90
 8007320:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007328:	4618      	mov	r0, r3
 800732a:	f001 fa6f 	bl	800880c <SDMMC_CmdWriteSingleBlock>
 800732e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007332:	2b00      	cmp	r3, #0
 8007334:	d012      	beq.n	800735c <HAL_SD_WriteBlocks_DMA+0xec>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a32      	ldr	r2, [pc, #200]	; (8007404 <HAL_SD_WriteBlocks_DMA+0x194>)
 800733c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007344:	431a      	orrs	r2, r3
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2201      	movs	r2, #1
 800734e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2200      	movs	r2, #0
 8007356:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e04a      	b.n	80073f2 <HAL_SD_WriteBlocks_DMA+0x182>
    }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f042 0208 	orr.w	r2, r2, #8
 800736a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007370:	68b9      	ldr	r1, [r7, #8]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	3380      	adds	r3, #128	; 0x80
 8007378:	461a      	mov	r2, r3
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	025b      	lsls	r3, r3, #9
 800737e:	089b      	lsrs	r3, r3, #2
 8007380:	f7fa feb0 	bl	80020e4 <HAL_DMA_Start_IT>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d012      	beq.n	80073b0 <HAL_SD_WriteBlocks_DMA+0x140>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a1d      	ldr	r2, [pc, #116]	; (8007404 <HAL_SD_WriteBlocks_DMA+0x194>)
 8007390:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007396:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2201      	movs	r2, #1
 80073a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e020      	b.n	80073f2 <HAL_SD_WriteBlocks_DMA+0x182>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80073b0:	f04f 33ff 	mov.w	r3, #4294967295
 80073b4:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	025b      	lsls	r3, r3, #9
 80073ba:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80073bc:	2390      	movs	r3, #144	; 0x90
 80073be:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80073c0:	2300      	movs	r3, #0
 80073c2:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80073c4:	2300      	movs	r3, #0
 80073c6:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 80073c8:	2301      	movs	r3, #1
 80073ca:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f107 0210 	add.w	r2, r7, #16
 80073d4:	4611      	mov	r1, r2
 80073d6:	4618      	mov	r0, r3
 80073d8:	f001 f986 	bl	80086e8 <SDMMC_ConfigData>

      /* Enable SD Error interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f042 021a 	orr.w	r2, r2, #26
 80073ea:	63da      	str	r2, [r3, #60]	; 0x3c
#else
      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      return HAL_OK;
 80073ec:	2300      	movs	r3, #0
 80073ee:	e000      	b.n	80073f2 <HAL_SD_WriteBlocks_DMA+0x182>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 80073f0:	2302      	movs	r3, #2
  }
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3730      	adds	r7, #48	; 0x30
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	08007c61 	.word	0x08007c61
 8007400:	08007cfd 	.word	0x08007cfd
 8007404:	004005ff 	.word	0x004005ff

08007408 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b084      	sub	sp, #16
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007414:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800741c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d008      	beq.n	8007436 <HAL_SD_IRQHandler+0x2e>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f003 0308 	and.w	r3, r3, #8
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f001 f802 	bl	8008438 <SD_Read_IT>
 8007434:	e155      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800743c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007440:	2b00      	cmp	r3, #0
 8007442:	f000 808f 	beq.w	8007564 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800744e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	6812      	ldr	r2, [r2, #0]
 800745a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800745e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8007462:	63d3      	str	r3, [r2, #60]	; 0x3c

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f022 0201 	bic.w	r2, r2, #1
 8007472:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f003 0308 	and.w	r3, r3, #8
 800747a:	2b00      	cmp	r3, #0
 800747c:	d039      	beq.n	80074f2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f003 0302 	and.w	r3, r3, #2
 8007484:	2b00      	cmp	r3, #0
 8007486:	d104      	bne.n	8007492 <HAL_SD_IRQHandler+0x8a>
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f003 0320 	and.w	r3, r3, #32
 800748e:	2b00      	cmp	r3, #0
 8007490:	d011      	beq.n	80074b6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4618      	mov	r0, r3
 8007498:	f001 f9fc 	bl	8008894 <SDMMC_CmdStopTransfer>
 800749c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d008      	beq.n	80074b6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	431a      	orrs	r2, r3
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 f91f 	bl	80076f4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f240 523a 	movw	r2, #1338	; 0x53a
 80074be:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f003 0301 	and.w	r3, r3, #1
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d104      	bne.n	80074e2 <HAL_SD_IRQHandler+0xda>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f003 0302 	and.w	r3, r3, #2
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f003 f8fc 	bl	800a6e0 <HAL_SD_RxCpltCallback>
 80074e8:	e0fb      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f003 f8ee 	bl	800a6cc <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 80074f0:	e0f7      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f000 80f2 	beq.w	80076e2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f003 0320 	and.w	r3, r3, #32
 8007504:	2b00      	cmp	r3, #0
 8007506:	d011      	beq.n	800752c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4618      	mov	r0, r3
 800750e:	f001 f9c1 	bl	8008894 <SDMMC_CmdStopTransfer>
 8007512:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d008      	beq.n	800752c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	431a      	orrs	r2, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 f8e4 	bl	80076f4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f003 0301 	and.w	r3, r3, #1
 8007532:	2b00      	cmp	r3, #0
 8007534:	f040 80d5 	bne.w	80076e2 <HAL_SD_IRQHandler+0x2da>
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f003 0302 	and.w	r3, r3, #2
 800753e:	2b00      	cmp	r3, #0
 8007540:	f040 80cf 	bne.w	80076e2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f022 0208 	bic.w	r2, r2, #8
 8007552:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f003 f8b5 	bl	800a6cc <HAL_SD_TxCpltCallback>
}
 8007562:	e0be      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800756a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800756e:	2b00      	cmp	r3, #0
 8007570:	d008      	beq.n	8007584 <HAL_SD_IRQHandler+0x17c>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	2b00      	cmp	r3, #0
 800757a:	d003      	beq.n	8007584 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 ffac 	bl	80084da <SD_Write_IT>
 8007582:	e0ae      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800758a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800758e:	2b00      	cmp	r3, #0
 8007590:	f000 80a7 	beq.w	80076e2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800759a:	f003 0302 	and.w	r3, r3, #2
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d005      	beq.n	80075ae <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a6:	f043 0202 	orr.w	r2, r3, #2
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075b4:	f003 0308 	and.w	r3, r3, #8
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d005      	beq.n	80075c8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c0:	f043 0208 	orr.w	r2, r3, #8
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ce:	f003 0320 	and.w	r3, r3, #32
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d005      	beq.n	80075e2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075da:	f043 0220 	orr.w	r2, r3, #32
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e8:	f003 0310 	and.w	r3, r3, #16
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d005      	beq.n	80075fc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075f4:	f043 0210 	orr.w	r2, r3, #16
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f240 523a 	movw	r2, #1338	; 0x53a
 8007604:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007614:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4618      	mov	r0, r3
 800761c:	f001 f93a 	bl	8008894 <SDMMC_CmdStopTransfer>
 8007620:	4602      	mov	r2, r0
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007626:	431a      	orrs	r2, r3
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f003 0308 	and.w	r3, r3, #8
 8007632:	2b00      	cmp	r3, #0
 8007634:	d00a      	beq.n	800764c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 f855 	bl	80076f4 <HAL_SD_ErrorCallback>
}
 800764a:	e04a      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007652:	2b00      	cmp	r3, #0
 8007654:	d045      	beq.n	80076e2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f003 0310 	and.w	r3, r3, #16
 800765c:	2b00      	cmp	r3, #0
 800765e:	d104      	bne.n	800766a <HAL_SD_IRQHandler+0x262>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f003 0320 	and.w	r3, r3, #32
 8007666:	2b00      	cmp	r3, #0
 8007668:	d011      	beq.n	800768e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800766e:	4a1f      	ldr	r2, [pc, #124]	; (80076ec <HAL_SD_IRQHandler+0x2e4>)
 8007670:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007676:	4618      	mov	r0, r3
 8007678:	f7fa fd94 	bl	80021a4 <HAL_DMA_Abort_IT>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d02f      	beq.n	80076e2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007686:	4618      	mov	r0, r3
 8007688:	f000 fb84 	bl	8007d94 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800768c:	e029      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f003 0301 	and.w	r3, r3, #1
 8007694:	2b00      	cmp	r3, #0
 8007696:	d104      	bne.n	80076a2 <HAL_SD_IRQHandler+0x29a>
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f003 0302 	and.w	r3, r3, #2
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d011      	beq.n	80076c6 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a6:	4a12      	ldr	r2, [pc, #72]	; (80076f0 <HAL_SD_IRQHandler+0x2e8>)
 80076a8:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7fa fd78 	bl	80021a4 <HAL_DMA_Abort_IT>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d013      	beq.n	80076e2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076be:	4618      	mov	r0, r3
 80076c0:	f000 fb9f 	bl	8007e02 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80076c4:	e00d      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f002 ffec 	bl	800a6b8 <HAL_SD_AbortCallback>
}
 80076e0:	e7ff      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
 80076e2:	bf00      	nop
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	08007d95 	.word	0x08007d95
 80076f0:	08007e03 	.word	0x08007e03

080076f4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80076fc:	bf00      	nop
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007708:	b480      	push	{r7}
 800770a:	b083      	sub	sp, #12
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007716:	0f9b      	lsrs	r3, r3, #30
 8007718:	b2da      	uxtb	r2, r3
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007722:	0e9b      	lsrs	r3, r3, #26
 8007724:	b2db      	uxtb	r3, r3
 8007726:	f003 030f 	and.w	r3, r3, #15
 800772a:	b2da      	uxtb	r2, r3
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007734:	0e1b      	lsrs	r3, r3, #24
 8007736:	b2db      	uxtb	r3, r3
 8007738:	f003 0303 	and.w	r3, r3, #3
 800773c:	b2da      	uxtb	r2, r3
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007746:	0c1b      	lsrs	r3, r3, #16
 8007748:	b2da      	uxtb	r2, r3
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007752:	0a1b      	lsrs	r3, r3, #8
 8007754:	b2da      	uxtb	r2, r3
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800775e:	b2da      	uxtb	r2, r3
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007768:	0d1b      	lsrs	r3, r3, #20
 800776a:	b29a      	uxth	r2, r3
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007774:	0c1b      	lsrs	r3, r3, #16
 8007776:	b2db      	uxtb	r3, r3
 8007778:	f003 030f 	and.w	r3, r3, #15
 800777c:	b2da      	uxtb	r2, r3
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007786:	0bdb      	lsrs	r3, r3, #15
 8007788:	b2db      	uxtb	r3, r3
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	b2da      	uxtb	r2, r3
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007798:	0b9b      	lsrs	r3, r3, #14
 800779a:	b2db      	uxtb	r3, r3
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	b2da      	uxtb	r2, r3
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077aa:	0b5b      	lsrs	r3, r3, #13
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	f003 0301 	and.w	r3, r3, #1
 80077b2:	b2da      	uxtb	r2, r3
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077bc:	0b1b      	lsrs	r3, r3, #12
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	f003 0301 	and.w	r3, r3, #1
 80077c4:	b2da      	uxtb	r2, r3
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2200      	movs	r2, #0
 80077ce:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d163      	bne.n	80078a0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077dc:	009a      	lsls	r2, r3, #2
 80077de:	f640 73fc 	movw	r3, #4092	; 0xffc
 80077e2:	4013      	ands	r3, r2
 80077e4:	687a      	ldr	r2, [r7, #4]
 80077e6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80077e8:	0f92      	lsrs	r2, r2, #30
 80077ea:	431a      	orrs	r2, r3
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077f4:	0edb      	lsrs	r3, r3, #27
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	f003 0307 	and.w	r3, r3, #7
 80077fc:	b2da      	uxtb	r2, r3
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007806:	0e1b      	lsrs	r3, r3, #24
 8007808:	b2db      	uxtb	r3, r3
 800780a:	f003 0307 	and.w	r3, r3, #7
 800780e:	b2da      	uxtb	r2, r3
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007818:	0d5b      	lsrs	r3, r3, #21
 800781a:	b2db      	uxtb	r3, r3
 800781c:	f003 0307 	and.w	r3, r3, #7
 8007820:	b2da      	uxtb	r2, r3
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800782a:	0c9b      	lsrs	r3, r3, #18
 800782c:	b2db      	uxtb	r3, r3
 800782e:	f003 0307 	and.w	r3, r3, #7
 8007832:	b2da      	uxtb	r2, r3
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800783c:	0bdb      	lsrs	r3, r3, #15
 800783e:	b2db      	uxtb	r3, r3
 8007840:	f003 0307 	and.w	r3, r3, #7
 8007844:	b2da      	uxtb	r2, r3
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	1c5a      	adds	r2, r3, #1
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	7e1b      	ldrb	r3, [r3, #24]
 8007858:	b2db      	uxtb	r3, r3
 800785a:	f003 0307 	and.w	r3, r3, #7
 800785e:	3302      	adds	r3, #2
 8007860:	2201      	movs	r2, #1
 8007862:	fa02 f303 	lsl.w	r3, r2, r3
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800786a:	fb03 f202 	mul.w	r2, r3, r2
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	7a1b      	ldrb	r3, [r3, #8]
 8007876:	b2db      	uxtb	r3, r3
 8007878:	f003 030f 	and.w	r3, r3, #15
 800787c:	2201      	movs	r2, #1
 800787e:	409a      	lsls	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800788c:	0a52      	lsrs	r2, r2, #9
 800788e:	fb03 f202 	mul.w	r2, r3, r2
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f44f 7200 	mov.w	r2, #512	; 0x200
 800789c:	661a      	str	r2, [r3, #96]	; 0x60
 800789e:	e031      	b.n	8007904 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d11d      	bne.n	80078e4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078ac:	041b      	lsls	r3, r3, #16
 80078ae:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078b6:	0c1b      	lsrs	r3, r3, #16
 80078b8:	431a      	orrs	r2, r3
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	3301      	adds	r3, #1
 80078c4:	029a      	lsls	r2, r3, #10
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078d8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	661a      	str	r2, [r3, #96]	; 0x60
 80078e2:	e00f      	b.n	8007904 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a58      	ldr	r2, [pc, #352]	; (8007a4c <HAL_SD_GetCardCSD+0x344>)
 80078ea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	e09d      	b.n	8007a40 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007908:	0b9b      	lsrs	r3, r3, #14
 800790a:	b2db      	uxtb	r3, r3
 800790c:	f003 0301 	and.w	r3, r3, #1
 8007910:	b2da      	uxtb	r2, r3
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800791a:	09db      	lsrs	r3, r3, #7
 800791c:	b2db      	uxtb	r3, r3
 800791e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007922:	b2da      	uxtb	r2, r3
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800792c:	b2db      	uxtb	r3, r3
 800792e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007932:	b2da      	uxtb	r2, r3
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800793c:	0fdb      	lsrs	r3, r3, #31
 800793e:	b2da      	uxtb	r2, r3
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007948:	0f5b      	lsrs	r3, r3, #29
 800794a:	b2db      	uxtb	r3, r3
 800794c:	f003 0303 	and.w	r3, r3, #3
 8007950:	b2da      	uxtb	r2, r3
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800795a:	0e9b      	lsrs	r3, r3, #26
 800795c:	b2db      	uxtb	r3, r3
 800795e:	f003 0307 	and.w	r3, r3, #7
 8007962:	b2da      	uxtb	r2, r3
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800796c:	0d9b      	lsrs	r3, r3, #22
 800796e:	b2db      	uxtb	r3, r3
 8007970:	f003 030f 	and.w	r3, r3, #15
 8007974:	b2da      	uxtb	r2, r3
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800797e:	0d5b      	lsrs	r3, r3, #21
 8007980:	b2db      	uxtb	r3, r3
 8007982:	f003 0301 	and.w	r3, r3, #1
 8007986:	b2da      	uxtb	r2, r3
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800799a:	0c1b      	lsrs	r3, r3, #16
 800799c:	b2db      	uxtb	r3, r3
 800799e:	f003 0301 	and.w	r3, r3, #1
 80079a2:	b2da      	uxtb	r2, r3
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ae:	0bdb      	lsrs	r3, r3, #15
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	b2da      	uxtb	r2, r3
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079c2:	0b9b      	lsrs	r3, r3, #14
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	b2da      	uxtb	r2, r3
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079d6:	0b5b      	lsrs	r3, r3, #13
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	f003 0301 	and.w	r3, r3, #1
 80079de:	b2da      	uxtb	r2, r3
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ea:	0b1b      	lsrs	r3, r3, #12
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	b2da      	uxtb	r2, r3
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079fe:	0a9b      	lsrs	r3, r3, #10
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	f003 0303 	and.w	r3, r3, #3
 8007a06:	b2da      	uxtb	r2, r3
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a12:	0a1b      	lsrs	r3, r3, #8
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	f003 0303 	and.w	r3, r3, #3
 8007a1a:	b2da      	uxtb	r2, r3
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a26:	085b      	lsrs	r3, r3, #1
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a2e:	b2da      	uxtb	r2, r3
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr
 8007a4c:	004005ff 	.word	0x004005ff

08007a50 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007aa8:	b5b0      	push	{r4, r5, r7, lr}
 8007aaa:	b090      	sub	sp, #64	; 0x40
 8007aac:	af04      	add	r7, sp, #16
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2203      	movs	r2, #3
 8007abc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ac4:	2b03      	cmp	r3, #3
 8007ac6:	d02e      	beq.n	8007b26 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ace:	d106      	bne.n	8007ade <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	639a      	str	r2, [r3, #56]	; 0x38
 8007adc:	e029      	b.n	8007b32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ae4:	d10a      	bne.n	8007afc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f000 fb46 	bl	8008178 <SD_WideBus_Enable>
 8007aec:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007af4:	431a      	orrs	r2, r3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	639a      	str	r2, [r3, #56]	; 0x38
 8007afa:	e01a      	b.n	8007b32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d10a      	bne.n	8007b18 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 fb83 	bl	800820e <SD_WideBus_Disable>
 8007b08:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b10:	431a      	orrs	r2, r3
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	639a      	str	r2, [r3, #56]	; 0x38
 8007b16:	e00c      	b.n	8007b32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	639a      	str	r2, [r3, #56]	; 0x38
 8007b24:	e005      	b.n	8007b32 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d007      	beq.n	8007b4a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a35      	ldr	r2, [pc, #212]	; (8007c14 <HAL_SD_ConfigWideBusOperation+0x16c>)
 8007b40:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007b48:	e042      	b.n	8007bd0 <HAL_SD_ConfigWideBusOperation+0x128>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8007b4a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007b4e:	f7fd ff5f 	bl	8005a10 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b52:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 8007b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d031      	beq.n	8007bbe <HAL_SD_ConfigWideBusOperation+0x116>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	613b      	str	r3, [r7, #16]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	617b      	str	r3, [r7, #20]
      Init.BusWide             = WideMode;
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	61bb      	str	r3, [r7, #24]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	695b      	ldr	r3, [r3, #20]
 8007b74:	61fb      	str	r3, [r7, #28]
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
#else
      if ((sdmmc_clk / (hsd->Init.ClockDiv + 2U)) > SD_NORMAL_SPEED_FREQ)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	699b      	ldr	r3, [r3, #24]
 8007b7a:	3302      	adds	r3, #2
 8007b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b82:	4a25      	ldr	r2, [pc, #148]	; (8007c18 <HAL_SD_ConfigWideBusOperation+0x170>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d907      	bls.n	8007b98 <HAL_SD_ConfigWideBusOperation+0xf0>
      {
        Init.ClockDiv = ((sdmmc_clk / SD_NORMAL_SPEED_FREQ) - 2U);
 8007b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8a:	4a24      	ldr	r2, [pc, #144]	; (8007c1c <HAL_SD_ConfigWideBusOperation+0x174>)
 8007b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b90:	0ddb      	lsrs	r3, r3, #23
 8007b92:	3b02      	subs	r3, #2
 8007b94:	623b      	str	r3, [r7, #32]
 8007b96:	e002      	b.n	8007b9e <HAL_SD_ConfigWideBusOperation+0xf6>
      }
      else
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	699b      	ldr	r3, [r3, #24]
 8007b9c:	623b      	str	r3, [r7, #32]
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681d      	ldr	r5, [r3, #0]
 8007ba2:	466c      	mov	r4, sp
 8007ba4:	f107 0318 	add.w	r3, r7, #24
 8007ba8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007bac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007bb0:	f107 030c 	add.w	r3, r7, #12
 8007bb4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007bb6:	4628      	mov	r0, r5
 8007bb8:	f000 fce4 	bl	8008584 <SDMMC_Init>
 8007bbc:	e008      	b.n	8007bd0 <HAL_SD_ConfigWideBusOperation+0x128>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f000 fdb1 	bl	8008740 <SDMMC_CmdBlockLength>
 8007bde:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00c      	beq.n	8007c00 <HAL_SD_ConfigWideBusOperation+0x158>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a0a      	ldr	r2, [pc, #40]	; (8007c14 <HAL_SD_ConfigWideBusOperation+0x16c>)
 8007bec:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf4:	431a      	orrs	r2, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8007c08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3730      	adds	r7, #48	; 0x30
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bdb0      	pop	{r4, r5, r7, pc}
 8007c14:	004005ff 	.word	0x004005ff
 8007c18:	017d7840 	.word	0x017d7840
 8007c1c:	55e63b89 	.word	0x55e63b89

08007c20 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b086      	sub	sp, #24
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007c2c:	f107 030c 	add.w	r3, r7, #12
 8007c30:	4619      	mov	r1, r3
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 fa78 	bl	8008128 <SD_SendStatus>
 8007c38:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d005      	beq.n	8007c4c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	431a      	orrs	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	0a5b      	lsrs	r3, r3, #9
 8007c50:	f003 030f 	and.w	r3, r3, #15
 8007c54:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007c56:	693b      	ldr	r3, [r7, #16]
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3718      	adds	r7, #24
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c6c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c7c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8007c7e:	bf00      	nop
 8007c80:	3714      	adds	r7, #20
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr

08007c8a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b084      	sub	sp, #16
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c96:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c9c:	2b82      	cmp	r3, #130	; 0x82
 8007c9e:	d111      	bne.n	8007cc4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f000 fdf5 	bl	8008894 <SDMMC_CmdStopTransfer>
 8007caa:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d008      	beq.n	8007cc4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	431a      	orrs	r2, r3
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007cbe:	68f8      	ldr	r0, [r7, #12]
 8007cc0:	f7ff fd18 	bl	80076f4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f022 0208 	bic.w	r2, r2, #8
 8007cd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f240 523a 	movw	r2, #1338	; 0x53a
 8007cdc:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007cec:	68f8      	ldr	r0, [r7, #12]
 8007cee:	f002 fcf7 	bl	800a6e0 <HAL_SD_RxCpltCallback>
#endif
}
 8007cf2:	bf00      	nop
 8007cf4:	3710      	adds	r7, #16
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
	...

08007cfc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b086      	sub	sp, #24
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d08:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  RxErrorCode = hsd->hdmarx->ErrorCode;
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d10:	613b      	str	r3, [r7, #16]
  TxErrorCode = hsd->hdmatx->ErrorCode;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d18:	60fb      	str	r3, [r7, #12]
  if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d002      	beq.n	8007d26 <SD_DMAError+0x2a>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d12d      	bne.n	8007d82 <SD_DMAError+0x86>
  {
    /* Clear All flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a19      	ldr	r2, [pc, #100]	; (8007d90 <SD_DMAError+0x94>)
 8007d2c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable All interrupts */
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007d3c:	63da      	str	r2, [r3, #60]	; 0x3c
      SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d42:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	639a      	str	r2, [r3, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 8007d4a:	6978      	ldr	r0, [r7, #20]
 8007d4c:	f7ff ff68 	bl	8007c20 <HAL_SD_GetCardState>
 8007d50:	60b8      	str	r0, [r7, #8]
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	2b06      	cmp	r3, #6
 8007d56:	d002      	beq.n	8007d5e <SD_DMAError+0x62>
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	2b05      	cmp	r3, #5
 8007d5c:	d10a      	bne.n	8007d74 <SD_DMAError+0x78>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4618      	mov	r0, r3
 8007d64:	f000 fd96 	bl	8008894 <SDMMC_CmdStopTransfer>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d6e:	431a      	orrs	r2, r3
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	639a      	str	r2, [r3, #56]	; 0x38
    }

    hsd->State= HAL_SD_STATE_READY;
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->Context = SD_CONTEXT_NONE;
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->ErrorCallback(hsd);
#else
  HAL_SD_ErrorCallback(hsd);
 8007d82:	6978      	ldr	r0, [r7, #20]
 8007d84:	f7ff fcb6 	bl	80076f4 <HAL_SD_ErrorCallback>
#endif
}
 8007d88:	bf00      	nop
 8007d8a:	3718      	adds	r7, #24
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	004005ff 	.word	0x004005ff

08007d94 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b084      	sub	sp, #16
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007da0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f240 523a 	movw	r2, #1338	; 0x53a
 8007daa:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007dac:	68f8      	ldr	r0, [r7, #12]
 8007dae:	f7ff ff37 	bl	8007c20 <HAL_SD_GetCardState>
 8007db2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2201      	movs	r2, #1
 8007db8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	2b06      	cmp	r3, #6
 8007dc6:	d002      	beq.n	8007dce <SD_DMATxAbort+0x3a>
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	2b05      	cmp	r3, #5
 8007dcc:	d10a      	bne.n	8007de4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f000 fd5e 	bl	8008894 <SDMMC_CmdStopTransfer>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dde:	431a      	orrs	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d103      	bne.n	8007df4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f002 fc63 	bl	800a6b8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007df2:	e002      	b.n	8007dfa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007df4:	68f8      	ldr	r0, [r7, #12]
 8007df6:	f7ff fc7d 	bl	80076f4 <HAL_SD_ErrorCallback>
}
 8007dfa:	bf00      	nop
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}

08007e02 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007e02:	b580      	push	{r7, lr}
 8007e04:	b084      	sub	sp, #16
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e0e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f240 523a 	movw	r2, #1338	; 0x53a
 8007e18:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007e1a:	68f8      	ldr	r0, [r7, #12]
 8007e1c:	f7ff ff00 	bl	8007c20 <HAL_SD_GetCardState>
 8007e20:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2201      	movs	r2, #1
 8007e26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	2b06      	cmp	r3, #6
 8007e34:	d002      	beq.n	8007e3c <SD_DMARxAbort+0x3a>
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	2b05      	cmp	r3, #5
 8007e3a:	d10a      	bne.n	8007e52 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4618      	mov	r0, r3
 8007e42:	f000 fd27 	bl	8008894 <SDMMC_CmdStopTransfer>
 8007e46:	4602      	mov	r2, r0
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e4c:	431a      	orrs	r2, r3
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d103      	bne.n	8007e62 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007e5a:	68f8      	ldr	r0, [r7, #12]
 8007e5c:	f002 fc2c 	bl	800a6b8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007e60:	e002      	b.n	8007e68 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007e62:	68f8      	ldr	r0, [r7, #12]
 8007e64:	f7ff fc46 	bl	80076f4 <HAL_SD_ErrorCallback>
}
 8007e68:	bf00      	nop
 8007e6a:	3710      	adds	r7, #16
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007e70:	b5b0      	push	{r4, r5, r7, lr}
 8007e72:	b094      	sub	sp, #80	; 0x50
 8007e74:	af04      	add	r7, sp, #16
 8007e76:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4618      	mov	r0, r3
 8007e82:	f000 fbd9 	bl	8008638 <SDMMC_GetPowerState>
 8007e86:	4603      	mov	r3, r0
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d102      	bne.n	8007e92 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007e8c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007e90:	e0b8      	b.n	8008004 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e96:	2b03      	cmp	r3, #3
 8007e98:	d02f      	beq.n	8007efa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f000 fe02 	bl	8008aa8 <SDMMC_CmdSendCID>
 8007ea4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ea6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d001      	beq.n	8007eb0 <SD_InitCard+0x40>
    {
      return errorstate;
 8007eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eae:	e0a9      	b.n	8008004 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f000 fc03 	bl	80086c2 <SDMMC_GetResponse>
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	2104      	movs	r1, #4
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f000 fbfa 	bl	80086c2 <SDMMC_GetResponse>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2108      	movs	r1, #8
 8007eda:	4618      	mov	r0, r3
 8007edc:	f000 fbf1 	bl	80086c2 <SDMMC_GetResponse>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	210c      	movs	r1, #12
 8007eec:	4618      	mov	r0, r3
 8007eee:	f000 fbe8 	bl	80086c2 <SDMMC_GetResponse>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	d00d      	beq.n	8007f1e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f107 020e 	add.w	r2, r7, #14
 8007f0a:	4611      	mov	r1, r2
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f000 fe08 	bl	8008b22 <SDMMC_CmdSetRelAdd>
 8007f12:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d001      	beq.n	8007f1e <SD_InitCard+0xae>
    {
      return errorstate;
 8007f1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f1c:	e072      	b.n	8008004 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f22:	2b03      	cmp	r3, #3
 8007f24:	d036      	beq.n	8007f94 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007f26:	89fb      	ldrh	r3, [r7, #14]
 8007f28:	461a      	mov	r2, r3
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f36:	041b      	lsls	r3, r3, #16
 8007f38:	4619      	mov	r1, r3
 8007f3a:	4610      	mov	r0, r2
 8007f3c:	f000 fdd2 	bl	8008ae4 <SDMMC_CmdSendCSD>
 8007f40:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d001      	beq.n	8007f4c <SD_InitCard+0xdc>
    {
      return errorstate;
 8007f48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f4a:	e05b      	b.n	8008004 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2100      	movs	r1, #0
 8007f52:	4618      	mov	r0, r3
 8007f54:	f000 fbb5 	bl	80086c2 <SDMMC_GetResponse>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	2104      	movs	r1, #4
 8007f64:	4618      	mov	r0, r3
 8007f66:	f000 fbac 	bl	80086c2 <SDMMC_GetResponse>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2108      	movs	r1, #8
 8007f76:	4618      	mov	r0, r3
 8007f78:	f000 fba3 	bl	80086c2 <SDMMC_GetResponse>
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	210c      	movs	r1, #12
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f000 fb9a 	bl	80086c2 <SDMMC_GetResponse>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2104      	movs	r1, #4
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f000 fb91 	bl	80086c2 <SDMMC_GetResponse>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	0d1a      	lsrs	r2, r3, #20
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007fa8:	f107 0310 	add.w	r3, r7, #16
 8007fac:	4619      	mov	r1, r3
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f7ff fbaa 	bl	8007708 <HAL_SD_GetCardCSD>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d002      	beq.n	8007fc0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007fba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007fbe:	e021      	b.n	8008004 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6819      	ldr	r1, [r3, #0]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fc8:	041b      	lsls	r3, r3, #16
 8007fca:	2200      	movs	r2, #0
 8007fcc:	461c      	mov	r4, r3
 8007fce:	4615      	mov	r5, r2
 8007fd0:	4622      	mov	r2, r4
 8007fd2:	462b      	mov	r3, r5
 8007fd4:	4608      	mov	r0, r1
 8007fd6:	f000 fc7f 	bl	80088d8 <SDMMC_CmdSelDesel>
 8007fda:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d001      	beq.n	8007fe6 <SD_InitCard+0x176>
  {
    return errorstate;
 8007fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fe4:	e00e      	b.n	8008004 <SD_InitCard+0x194>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681d      	ldr	r5, [r3, #0]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	466c      	mov	r4, sp
 8007fee:	f103 0210 	add.w	r2, r3, #16
 8007ff2:	ca07      	ldmia	r2, {r0, r1, r2}
 8007ff4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007ff8:	3304      	adds	r3, #4
 8007ffa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007ffc:	4628      	mov	r0, r5
 8007ffe:	f000 fac1 	bl	8008584 <SDMMC_Init>
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008002:	2300      	movs	r3, #0
}
 8008004:	4618      	mov	r0, r3
 8008006:	3740      	adds	r7, #64	; 0x40
 8008008:	46bd      	mov	sp, r7
 800800a:	bdb0      	pop	{r4, r5, r7, pc}

0800800c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b086      	sub	sp, #24
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008014:	2300      	movs	r3, #0
 8008016:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008018:	2300      	movs	r3, #0
 800801a:	617b      	str	r3, [r7, #20]
 800801c:	2300      	movs	r3, #0
 800801e:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4618      	mov	r0, r3
 8008026:	f000 fc7a 	bl	800891e <SDMMC_CmdGoIdleState>
 800802a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d001      	beq.n	8008036 <SD_PowerON+0x2a>
  {
    return errorstate;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	e072      	b.n	800811c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4618      	mov	r0, r3
 800803c:	f000 fc8d 	bl	800895a <SDMMC_CmdOperCond>
 8008040:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00d      	beq.n	8008064 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2200      	movs	r2, #0
 800804c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4618      	mov	r0, r3
 8008054:	f000 fc63 	bl	800891e <SDMMC_CmdGoIdleState>
 8008058:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d004      	beq.n	800806a <SD_PowerON+0x5e>
    {
      return errorstate;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	e05b      	b.n	800811c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800806e:	2b01      	cmp	r3, #1
 8008070:	d137      	bne.n	80080e2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2100      	movs	r1, #0
 8008078:	4618      	mov	r0, r3
 800807a:	f000 fc8d 	bl	8008998 <SDMMC_CmdAppCommand>
 800807e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d02d      	beq.n	80080e2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008086:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800808a:	e047      	b.n	800811c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2100      	movs	r1, #0
 8008092:	4618      	mov	r0, r3
 8008094:	f000 fc80 	bl	8008998 <SDMMC_CmdAppCommand>
 8008098:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d001      	beq.n	80080a4 <SD_PowerON+0x98>
    {
      return errorstate;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	e03b      	b.n	800811c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	491e      	ldr	r1, [pc, #120]	; (8008124 <SD_PowerON+0x118>)
 80080aa:	4618      	mov	r0, r3
 80080ac:	f000 fc96 	bl	80089dc <SDMMC_CmdAppOperCommand>
 80080b0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d002      	beq.n	80080be <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80080bc:	e02e      	b.n	800811c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2100      	movs	r1, #0
 80080c4:	4618      	mov	r0, r3
 80080c6:	f000 fafc 	bl	80086c2 <SDMMC_GetResponse>
 80080ca:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	0fdb      	lsrs	r3, r3, #31
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d101      	bne.n	80080d8 <SD_PowerON+0xcc>
 80080d4:	2301      	movs	r3, #1
 80080d6:	e000      	b.n	80080da <SD_PowerON+0xce>
 80080d8:	2300      	movs	r3, #0
 80080da:	613b      	str	r3, [r7, #16]

    count++;
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	3301      	adds	r3, #1
 80080e0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d802      	bhi.n	80080f2 <SD_PowerON+0xe6>
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d0cc      	beq.n	800808c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d902      	bls.n	8008102 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80080fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008100:	e00c      	b.n	800811c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008108:	2b00      	cmp	r3, #0
 800810a:	d003      	beq.n	8008114 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2201      	movs	r2, #1
 8008110:	645a      	str	r2, [r3, #68]	; 0x44
 8008112:	e002      	b.n	800811a <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2200      	movs	r2, #0
 8008118:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800811a:	2300      	movs	r3, #0
}
 800811c:	4618      	mov	r0, r3
 800811e:	3718      	adds	r7, #24
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	c1100000 	.word	0xc1100000

08008128 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d102      	bne.n	800813e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008138:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800813c:	e018      	b.n	8008170 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008146:	041b      	lsls	r3, r3, #16
 8008148:	4619      	mov	r1, r3
 800814a:	4610      	mov	r0, r2
 800814c:	f000 fd0a 	bl	8008b64 <SDMMC_CmdSendStatus>
 8008150:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d001      	beq.n	800815c <SD_SendStatus+0x34>
  {
    return errorstate;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	e009      	b.n	8008170 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2100      	movs	r1, #0
 8008162:	4618      	mov	r0, r3
 8008164:	f000 faad 	bl	80086c2 <SDMMC_GetResponse>
 8008168:	4602      	mov	r2, r0
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800816e:	2300      	movs	r3, #0
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b086      	sub	sp, #24
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008180:	2300      	movs	r3, #0
 8008182:	60fb      	str	r3, [r7, #12]
 8008184:	2300      	movs	r3, #0
 8008186:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2100      	movs	r1, #0
 800818e:	4618      	mov	r0, r3
 8008190:	f000 fa97 	bl	80086c2 <SDMMC_GetResponse>
 8008194:	4603      	mov	r3, r0
 8008196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800819a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800819e:	d102      	bne.n	80081a6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80081a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80081a4:	e02f      	b.n	8008206 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80081a6:	f107 030c 	add.w	r3, r7, #12
 80081aa:	4619      	mov	r1, r3
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 f879 	bl	80082a4 <SD_FindSCR>
 80081b2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d001      	beq.n	80081be <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	e023      	b.n	8008206 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d01c      	beq.n	8008202 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081d0:	041b      	lsls	r3, r3, #16
 80081d2:	4619      	mov	r1, r3
 80081d4:	4610      	mov	r0, r2
 80081d6:	f000 fbdf 	bl	8008998 <SDMMC_CmdAppCommand>
 80081da:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d001      	beq.n	80081e6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	e00f      	b.n	8008206 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	2102      	movs	r1, #2
 80081ec:	4618      	mov	r0, r3
 80081ee:	f000 fc18 	bl	8008a22 <SDMMC_CmdBusWidth>
 80081f2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d001      	beq.n	80081fe <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	e003      	b.n	8008206 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80081fe:	2300      	movs	r3, #0
 8008200:	e001      	b.n	8008206 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008202:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008206:	4618      	mov	r0, r3
 8008208:	3718      	adds	r7, #24
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b086      	sub	sp, #24
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008216:	2300      	movs	r3, #0
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	2300      	movs	r3, #0
 800821c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	2100      	movs	r1, #0
 8008224:	4618      	mov	r0, r3
 8008226:	f000 fa4c 	bl	80086c2 <SDMMC_GetResponse>
 800822a:	4603      	mov	r3, r0
 800822c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008230:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008234:	d102      	bne.n	800823c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008236:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800823a:	e02f      	b.n	800829c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800823c:	f107 030c 	add.w	r3, r7, #12
 8008240:	4619      	mov	r1, r3
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 f82e 	bl	80082a4 <SD_FindSCR>
 8008248:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d001      	beq.n	8008254 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	e023      	b.n	800829c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800825a:	2b00      	cmp	r3, #0
 800825c:	d01c      	beq.n	8008298 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008266:	041b      	lsls	r3, r3, #16
 8008268:	4619      	mov	r1, r3
 800826a:	4610      	mov	r0, r2
 800826c:	f000 fb94 	bl	8008998 <SDMMC_CmdAppCommand>
 8008270:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d001      	beq.n	800827c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	e00f      	b.n	800829c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2100      	movs	r1, #0
 8008282:	4618      	mov	r0, r3
 8008284:	f000 fbcd 	bl	8008a22 <SDMMC_CmdBusWidth>
 8008288:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d001      	beq.n	8008294 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	e003      	b.n	800829c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008294:	2300      	movs	r3, #0
 8008296:	e001      	b.n	800829c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008298:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800829c:	4618      	mov	r0, r3
 800829e:	3718      	adds	r7, #24
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80082a4:	b590      	push	{r4, r7, lr}
 80082a6:	b08f      	sub	sp, #60	; 0x3c
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80082ae:	f7f9 fd1f 	bl	8001cf0 <HAL_GetTick>
 80082b2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80082b4:	2300      	movs	r3, #0
 80082b6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 80082b8:	2300      	movs	r3, #0
 80082ba:	60bb      	str	r3, [r7, #8]
 80082bc:	2300      	movs	r3, #0
 80082be:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2108      	movs	r1, #8
 80082ca:	4618      	mov	r0, r3
 80082cc:	f000 fa38 	bl	8008740 <SDMMC_CmdBlockLength>
 80082d0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80082d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d001      	beq.n	80082dc <SD_FindSCR+0x38>
  {
    return errorstate;
 80082d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082da:	e0a9      	b.n	8008430 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082e4:	041b      	lsls	r3, r3, #16
 80082e6:	4619      	mov	r1, r3
 80082e8:	4610      	mov	r0, r2
 80082ea:	f000 fb55 	bl	8008998 <SDMMC_CmdAppCommand>
 80082ee:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80082f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d001      	beq.n	80082fa <SD_FindSCR+0x56>
  {
    return errorstate;
 80082f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f8:	e09a      	b.n	8008430 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80082fa:	f04f 33ff 	mov.w	r3, #4294967295
 80082fe:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008300:	2308      	movs	r3, #8
 8008302:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8008304:	2330      	movs	r3, #48	; 0x30
 8008306:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008308:	2302      	movs	r3, #2
 800830a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800830c:	2300      	movs	r3, #0
 800830e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8008310:	2301      	movs	r3, #1
 8008312:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f107 0210 	add.w	r2, r7, #16
 800831c:	4611      	mov	r1, r2
 800831e:	4618      	mov	r0, r3
 8008320:	f000 f9e2 	bl	80086e8 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4618      	mov	r0, r3
 800832a:	f000 fb9c 	bl	8008a66 <SDMMC_CmdSendSCR>
 800832e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008332:	2b00      	cmp	r3, #0
 8008334:	d022      	beq.n	800837c <SD_FindSCR+0xd8>
  {
    return errorstate;
 8008336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008338:	e07a      	b.n	8008430 <SD_FindSCR+0x18c>
    }
  }
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d00e      	beq.n	8008366 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6819      	ldr	r1, [r3, #0]
 800834c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800834e:	009b      	lsls	r3, r3, #2
 8008350:	f107 0208 	add.w	r2, r7, #8
 8008354:	18d4      	adds	r4, r2, r3
 8008356:	4608      	mov	r0, r1
 8008358:	f000 f941 	bl	80085de <SDMMC_ReadFIFO>
 800835c:	4603      	mov	r3, r0
 800835e:	6023      	str	r3, [r4, #0]
      index++;
 8008360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008362:	3301      	adds	r3, #1
 8008364:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008366:	f7f9 fcc3 	bl	8001cf0 <HAL_GetTick>
 800836a:	4602      	mov	r2, r0
 800836c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800836e:	1ad3      	subs	r3, r2, r3
 8008370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008374:	d102      	bne.n	800837c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008376:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800837a:	e059      	b.n	8008430 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008382:	f240 432a 	movw	r3, #1066	; 0x42a
 8008386:	4013      	ands	r3, r2
 8008388:	2b00      	cmp	r3, #0
 800838a:	d0d6      	beq.n	800833a <SD_FindSCR+0x96>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008392:	f003 0308 	and.w	r3, r3, #8
 8008396:	2b00      	cmp	r3, #0
 8008398:	d005      	beq.n	80083a6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	2208      	movs	r2, #8
 80083a0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80083a2:	2308      	movs	r3, #8
 80083a4:	e044      	b.n	8008430 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083ac:	f003 0302 	and.w	r3, r3, #2
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d005      	beq.n	80083c0 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	2202      	movs	r2, #2
 80083ba:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80083bc:	2302      	movs	r3, #2
 80083be:	e037      	b.n	8008430 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083c6:	f003 0320 	and.w	r3, r3, #32
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d005      	beq.n	80083da <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2220      	movs	r2, #32
 80083d4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80083d6:	2320      	movs	r3, #32
 80083d8:	e02a      	b.n	8008430 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f240 523a 	movw	r2, #1338	; 0x53a
 80083e2:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	061a      	lsls	r2, r3, #24
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	021b      	lsls	r3, r3, #8
 80083ec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80083f0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	0a1b      	lsrs	r3, r3, #8
 80083f6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80083fa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	0e1b      	lsrs	r3, r3, #24
 8008400:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008404:	601a      	str	r2, [r3, #0]
    scr++;
 8008406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008408:	3304      	adds	r3, #4
 800840a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	061a      	lsls	r2, r3, #24
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	021b      	lsls	r3, r3, #8
 8008414:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008418:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	0a1b      	lsrs	r3, r3, #8
 800841e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008422:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	0e1b      	lsrs	r3, r3, #24
 8008428:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800842a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800842c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800842e:	2300      	movs	r3, #0
}
 8008430:	4618      	mov	r0, r3
 8008432:	373c      	adds	r7, #60	; 0x3c
 8008434:	46bd      	mov	sp, r7
 8008436:	bd90      	pop	{r4, r7, pc}

08008438 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b086      	sub	sp, #24
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008444:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800844a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d03f      	beq.n	80084d2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008452:	2300      	movs	r3, #0
 8008454:	617b      	str	r3, [r7, #20]
 8008456:	e033      	b.n	80084c0 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4618      	mov	r0, r3
 800845e:	f000 f8be 	bl	80085de <SDMMC_ReadFIFO>
 8008462:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	b2da      	uxtb	r2, r3
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	3301      	adds	r3, #1
 8008470:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	3b01      	subs	r3, #1
 8008476:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	0a1b      	lsrs	r3, r3, #8
 800847c:	b2da      	uxtb	r2, r3
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	3301      	adds	r3, #1
 8008486:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008488:	693b      	ldr	r3, [r7, #16]
 800848a:	3b01      	subs	r3, #1
 800848c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	0c1b      	lsrs	r3, r3, #16
 8008492:	b2da      	uxtb	r2, r3
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	3301      	adds	r3, #1
 800849c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	3b01      	subs	r3, #1
 80084a2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	0e1b      	lsrs	r3, r3, #24
 80084a8:	b2da      	uxtb	r2, r3
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	701a      	strb	r2, [r3, #0]
      tmp++;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	3301      	adds	r3, #1
 80084b2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	3b01      	subs	r3, #1
 80084b8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	3301      	adds	r3, #1
 80084be:	617b      	str	r3, [r7, #20]
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	2b07      	cmp	r3, #7
 80084c4:	d9c8      	bls.n	8008458 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	693a      	ldr	r2, [r7, #16]
 80084d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80084d2:	bf00      	nop
 80084d4:	3718      	adds	r7, #24
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b086      	sub	sp, #24
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6a1b      	ldr	r3, [r3, #32]
 80084e6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ec:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d043      	beq.n	800857c <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80084f4:	2300      	movs	r3, #0
 80084f6:	617b      	str	r3, [r7, #20]
 80084f8:	e037      	b.n	800856a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	3301      	adds	r3, #1
 8008504:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	3b01      	subs	r3, #1
 800850a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	021a      	lsls	r2, r3, #8
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	4313      	orrs	r3, r2
 8008516:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	3301      	adds	r3, #1
 800851c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	3b01      	subs	r3, #1
 8008522:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	781b      	ldrb	r3, [r3, #0]
 8008528:	041a      	lsls	r2, r3, #16
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	4313      	orrs	r3, r2
 800852e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	3301      	adds	r3, #1
 8008534:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	3b01      	subs	r3, #1
 800853a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	061a      	lsls	r2, r3, #24
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	4313      	orrs	r3, r2
 8008546:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	3301      	adds	r3, #1
 800854c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	3b01      	subs	r3, #1
 8008552:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f107 0208 	add.w	r2, r7, #8
 800855c:	4611      	mov	r1, r2
 800855e:	4618      	mov	r0, r3
 8008560:	f000 f84a 	bl	80085f8 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	3301      	adds	r3, #1
 8008568:	617b      	str	r3, [r7, #20]
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	2b07      	cmp	r3, #7
 800856e:	d9c4      	bls.n	80084fa <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	693a      	ldr	r2, [r7, #16]
 800857a:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800857c:	bf00      	nop
 800857e:	3718      	adds	r7, #24
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8008584:	b084      	sub	sp, #16
 8008586:	b480      	push	{r7}
 8008588:	b085      	sub	sp, #20
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
 800858e:	f107 001c 	add.w	r0, r7, #28
 8008592:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008596:	2300      	movs	r3, #0
 8008598:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 800859a:	6a3b      	ldr	r3, [r7, #32]
 800859c:	68fa      	ldr	r2, [r7, #12]
 800859e:	4313      	orrs	r3, r2
 80085a0:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 80085a2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 80085a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  tmpreg |= (Init.ClockEdge           |\
 80085a6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80085a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80085aa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80085ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80085ae:	431a      	orrs	r2, r3
             Init.ClockDiv
 80085b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80085b2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80085c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	431a      	orrs	r2, r3
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80085ce:	2300      	movs	r3, #0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3714      	adds	r7, #20
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	b004      	add	sp, #16
 80085dc:	4770      	bx	lr

080085de <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80085de:	b480      	push	{r7}
 80085e0:	b083      	sub	sp, #12
 80085e2:	af00      	add	r7, sp, #0
 80085e4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	370c      	adds	r7, #12
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr

0800861a <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800861a:	b580      	push	{r7, lr}
 800861c:	b082      	sub	sp, #8
 800861e:	af00      	add	r7, sp, #0
 8008620:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2203      	movs	r2, #3
 8008626:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008628:	2002      	movs	r0, #2
 800862a:	f7f9 fb6d 	bl	8001d08 <HAL_Delay>

  return HAL_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	3708      	adds	r7, #8
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8008638:	b480      	push	{r7}
 800863a:	b083      	sub	sp, #12
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f003 0303 	and.w	r3, r3, #3
}
 8008648:	4618      	mov	r0, r3
 800864a:	370c      	adds	r7, #12
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8008654:	b480      	push	{r7}
 8008656:	b085      	sub	sp, #20
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800865e:	2300      	movs	r3, #0
 8008660:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008672:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008678:	431a      	orrs	r2, r3
                       Command->CPSM);
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800867e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	4313      	orrs	r3, r2
 8008684:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800868e:	f023 030f 	bic.w	r3, r3, #15
 8008692:	68fa      	ldr	r2, [r7, #12]
 8008694:	431a      	orrs	r2, r3
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800869a:	2300      	movs	r3, #0
}
 800869c:	4618      	mov	r0, r3
 800869e:	3714      	adds	r7, #20
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	691b      	ldr	r3, [r3, #16]
 80086b4:	b2db      	uxtb	r3, r3
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	370c      	adds	r7, #12
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr

080086c2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80086c2:	b480      	push	{r7}
 80086c4:	b085      	sub	sp, #20
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
 80086ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	3314      	adds	r3, #20
 80086d0:	461a      	mov	r2, r3
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	4413      	add	r3, r2
 80086d6:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3714      	adds	r7, #20
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b085      	sub	sp, #20
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80086f2:	2300      	movs	r3, #0
 80086f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	685a      	ldr	r2, [r3, #4]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800870e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008714:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800871a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800871c:	68fa      	ldr	r2, [r7, #12]
 800871e:	4313      	orrs	r3, r2
 8008720:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008726:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	431a      	orrs	r2, r3
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008732:	2300      	movs	r3, #0

}
 8008734:	4618      	mov	r0, r3
 8008736:	3714      	adds	r7, #20
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b088      	sub	sp, #32
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800874e:	2310      	movs	r3, #16
 8008750:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008752:	2340      	movs	r3, #64	; 0x40
 8008754:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008756:	2300      	movs	r3, #0
 8008758:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800875a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800875e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008760:	f107 0308 	add.w	r3, r7, #8
 8008764:	4619      	mov	r1, r3
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f7ff ff74 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800876c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008770:	2110      	movs	r1, #16
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 fa18 	bl	8008ba8 <SDMMC_GetCmdResp1>
 8008778:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800877a:	69fb      	ldr	r3, [r7, #28]
}
 800877c:	4618      	mov	r0, r3
 800877e:	3720      	adds	r7, #32
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b088      	sub	sp, #32
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008792:	2311      	movs	r3, #17
 8008794:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008796:	2340      	movs	r3, #64	; 0x40
 8008798:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800879a:	2300      	movs	r3, #0
 800879c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800879e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087a2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80087a4:	f107 0308 	add.w	r3, r7, #8
 80087a8:	4619      	mov	r1, r3
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f7ff ff52 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80087b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80087b4:	2111      	movs	r1, #17
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 f9f6 	bl	8008ba8 <SDMMC_GetCmdResp1>
 80087bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80087be:	69fb      	ldr	r3, [r7, #28]
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3720      	adds	r7, #32
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b088      	sub	sp, #32
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
 80087d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80087d6:	2312      	movs	r3, #18
 80087d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80087da:	2340      	movs	r3, #64	; 0x40
 80087dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80087de:	2300      	movs	r3, #0
 80087e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80087e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80087e8:	f107 0308 	add.w	r3, r7, #8
 80087ec:	4619      	mov	r1, r3
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f7ff ff30 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80087f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80087f8:	2112      	movs	r1, #18
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f9d4 	bl	8008ba8 <SDMMC_GetCmdResp1>
 8008800:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008802:	69fb      	ldr	r3, [r7, #28]
}
 8008804:	4618      	mov	r0, r3
 8008806:	3720      	adds	r7, #32
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b088      	sub	sp, #32
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800881a:	2318      	movs	r3, #24
 800881c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800881e:	2340      	movs	r3, #64	; 0x40
 8008820:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008822:	2300      	movs	r3, #0
 8008824:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008826:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800882a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800882c:	f107 0308 	add.w	r3, r7, #8
 8008830:	4619      	mov	r1, r3
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f7ff ff0e 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8008838:	f241 3288 	movw	r2, #5000	; 0x1388
 800883c:	2118      	movs	r1, #24
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f9b2 	bl	8008ba8 <SDMMC_GetCmdResp1>
 8008844:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008846:	69fb      	ldr	r3, [r7, #28]
}
 8008848:	4618      	mov	r0, r3
 800884a:	3720      	adds	r7, #32
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b088      	sub	sp, #32
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800885e:	2319      	movs	r3, #25
 8008860:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008862:	2340      	movs	r3, #64	; 0x40
 8008864:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008866:	2300      	movs	r3, #0
 8008868:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800886a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800886e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008870:	f107 0308 	add.w	r3, r7, #8
 8008874:	4619      	mov	r1, r3
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f7ff feec 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800887c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008880:	2119      	movs	r1, #25
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 f990 	bl	8008ba8 <SDMMC_GetCmdResp1>
 8008888:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800888a:	69fb      	ldr	r3, [r7, #28]
}
 800888c:	4618      	mov	r0, r3
 800888e:	3720      	adds	r7, #32
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b088      	sub	sp, #32
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800889c:	2300      	movs	r3, #0
 800889e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80088a0:	230c      	movs	r3, #12
 80088a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80088a4:	2340      	movs	r3, #64	; 0x40
 80088a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80088a8:	2300      	movs	r3, #0
 80088aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80088ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088b0:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80088b2:	f107 0308 	add.w	r3, r7, #8
 80088b6:	4619      	mov	r1, r3
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f7ff fecb 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80088be:	4a05      	ldr	r2, [pc, #20]	; (80088d4 <SDMMC_CmdStopTransfer+0x40>)
 80088c0:	210c      	movs	r1, #12
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 f970 	bl	8008ba8 <SDMMC_GetCmdResp1>
 80088c8:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 80088ca:	69fb      	ldr	r3, [r7, #28]
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3720      	adds	r7, #32
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}
 80088d4:	05f5e100 	.word	0x05f5e100

080088d8 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b08a      	sub	sp, #40	; 0x28
 80088dc:	af00      	add	r7, sp, #0
 80088de:	60f8      	str	r0, [r7, #12]
 80088e0:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80088e8:	2307      	movs	r3, #7
 80088ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80088ec:	2340      	movs	r3, #64	; 0x40
 80088ee:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80088f0:	2300      	movs	r3, #0
 80088f2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80088f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088f8:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80088fa:	f107 0310 	add.w	r3, r7, #16
 80088fe:	4619      	mov	r1, r3
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	f7ff fea7 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8008906:	f241 3288 	movw	r2, #5000	; 0x1388
 800890a:	2107      	movs	r1, #7
 800890c:	68f8      	ldr	r0, [r7, #12]
 800890e:	f000 f94b 	bl	8008ba8 <SDMMC_GetCmdResp1>
 8008912:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008916:	4618      	mov	r0, r3
 8008918:	3728      	adds	r7, #40	; 0x28
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}

0800891e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800891e:	b580      	push	{r7, lr}
 8008920:	b088      	sub	sp, #32
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8008926:	2300      	movs	r3, #0
 8008928:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800892a:	2300      	movs	r3, #0
 800892c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800892e:	2300      	movs	r3, #0
 8008930:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008932:	2300      	movs	r3, #0
 8008934:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800893a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800893c:	f107 0308 	add.w	r3, r7, #8
 8008940:	4619      	mov	r1, r3
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f7ff fe86 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 fb65 	bl	8009018 <SDMMC_GetCmdError>
 800894e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008950:	69fb      	ldr	r3, [r7, #28]
}
 8008952:	4618      	mov	r0, r3
 8008954:	3720      	adds	r7, #32
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800895a:	b580      	push	{r7, lr}
 800895c:	b088      	sub	sp, #32
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008962:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008966:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008968:	2308      	movs	r3, #8
 800896a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800896c:	2340      	movs	r3, #64	; 0x40
 800896e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008970:	2300      	movs	r3, #0
 8008972:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008974:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008978:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800897a:	f107 0308 	add.w	r3, r7, #8
 800897e:	4619      	mov	r1, r3
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f7ff fe67 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 faf8 	bl	8008f7c <SDMMC_GetCmdResp7>
 800898c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800898e:	69fb      	ldr	r3, [r7, #28]
}
 8008990:	4618      	mov	r0, r3
 8008992:	3720      	adds	r7, #32
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b088      	sub	sp, #32
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80089a6:	2337      	movs	r3, #55	; 0x37
 80089a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80089aa:	2340      	movs	r3, #64	; 0x40
 80089ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80089ae:	2300      	movs	r3, #0
 80089b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80089b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80089b8:	f107 0308 	add.w	r3, r7, #8
 80089bc:	4619      	mov	r1, r3
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f7ff fe48 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80089c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80089c8:	2137      	movs	r1, #55	; 0x37
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 f8ec 	bl	8008ba8 <SDMMC_GetCmdResp1>
 80089d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80089d2:	69fb      	ldr	r3, [r7, #28]
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3720      	adds	r7, #32
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b088      	sub	sp, #32
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80089f0:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80089f2:	2329      	movs	r3, #41	; 0x29
 80089f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80089f6:	2340      	movs	r3, #64	; 0x40
 80089f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80089fa:	2300      	movs	r3, #0
 80089fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80089fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a02:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008a04:	f107 0308 	add.w	r3, r7, #8
 8008a08:	4619      	mov	r1, r3
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f7ff fe22 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 f9ff 	bl	8008e14 <SDMMC_GetCmdResp3>
 8008a16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a18:	69fb      	ldr	r3, [r7, #28]
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3720      	adds	r7, #32
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}

08008a22 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8008a22:	b580      	push	{r7, lr}
 8008a24:	b088      	sub	sp, #32
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
 8008a2a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008a30:	2306      	movs	r3, #6
 8008a32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008a34:	2340      	movs	r3, #64	; 0x40
 8008a36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a40:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008a42:	f107 0308 	add.w	r3, r7, #8
 8008a46:	4619      	mov	r1, r3
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f7ff fe03 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8008a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a52:	2106      	movs	r1, #6
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 f8a7 	bl	8008ba8 <SDMMC_GetCmdResp1>
 8008a5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a5c:	69fb      	ldr	r3, [r7, #28]
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3720      	adds	r7, #32
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}

08008a66 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8008a66:	b580      	push	{r7, lr}
 8008a68:	b088      	sub	sp, #32
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008a72:	2333      	movs	r3, #51	; 0x33
 8008a74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008a76:	2340      	movs	r3, #64	; 0x40
 8008a78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a82:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008a84:	f107 0308 	add.w	r3, r7, #8
 8008a88:	4619      	mov	r1, r3
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f7ff fde2 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8008a90:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a94:	2133      	movs	r1, #51	; 0x33
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 f886 	bl	8008ba8 <SDMMC_GetCmdResp1>
 8008a9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a9e:	69fb      	ldr	r3, [r7, #28]
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3720      	adds	r7, #32
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b088      	sub	sp, #32
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008ab4:	2302      	movs	r3, #2
 8008ab6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008ab8:	23c0      	movs	r3, #192	; 0xc0
 8008aba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008abc:	2300      	movs	r3, #0
 8008abe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008ac0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ac4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008ac6:	f107 0308 	add.w	r3, r7, #8
 8008aca:	4619      	mov	r1, r3
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f7ff fdc1 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 f956 	bl	8008d84 <SDMMC_GetCmdResp2>
 8008ad8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ada:	69fb      	ldr	r3, [r7, #28]
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3720      	adds	r7, #32
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b088      	sub	sp, #32
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
 8008aec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008af2:	2309      	movs	r3, #9
 8008af4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008af6:	23c0      	movs	r3, #192	; 0xc0
 8008af8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008afa:	2300      	movs	r3, #0
 8008afc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008afe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b02:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b04:	f107 0308 	add.w	r3, r7, #8
 8008b08:	4619      	mov	r1, r3
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f7ff fda2 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 f937 	bl	8008d84 <SDMMC_GetCmdResp2>
 8008b16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b18:	69fb      	ldr	r3, [r7, #28]
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3720      	adds	r7, #32
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b088      	sub	sp, #32
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
 8008b2a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008b30:	2303      	movs	r3, #3
 8008b32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b34:	2340      	movs	r3, #64	; 0x40
 8008b36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b40:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b42:	f107 0308 	add.w	r3, r7, #8
 8008b46:	4619      	mov	r1, r3
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f7ff fd83 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008b4e:	683a      	ldr	r2, [r7, #0]
 8008b50:	2103      	movs	r1, #3
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f000 f99c 	bl	8008e90 <SDMMC_GetCmdResp6>
 8008b58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b5a:	69fb      	ldr	r3, [r7, #28]
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3720      	adds	r7, #32
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}

08008b64 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b088      	sub	sp, #32
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008b72:	230d      	movs	r3, #13
 8008b74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b76:	2340      	movs	r3, #64	; 0x40
 8008b78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b82:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b84:	f107 0308 	add.w	r3, r7, #8
 8008b88:	4619      	mov	r1, r3
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f7ff fd62 	bl	8008654 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8008b90:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b94:	210d      	movs	r1, #13
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 f806 	bl	8008ba8 <SDMMC_GetCmdResp1>
 8008b9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b9e:	69fb      	ldr	r3, [r7, #28]
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3720      	adds	r7, #32
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b088      	sub	sp, #32
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	460b      	mov	r3, r1
 8008bb2:	607a      	str	r2, [r7, #4]
 8008bb4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008bb6:	4b70      	ldr	r3, [pc, #448]	; (8008d78 <SDMMC_GetCmdResp1+0x1d0>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a70      	ldr	r2, [pc, #448]	; (8008d7c <SDMMC_GetCmdResp1+0x1d4>)
 8008bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8008bc0:	0a5a      	lsrs	r2, r3, #9
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	fb02 f303 	mul.w	r3, r2, r3
 8008bc8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8008bca:	69fb      	ldr	r3, [r7, #28]
 8008bcc:	1e5a      	subs	r2, r3, #1
 8008bce:	61fa      	str	r2, [r7, #28]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d102      	bne.n	8008bda <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008bd4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008bd8:	e0c9      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bde:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d0ef      	beq.n	8008bca <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008bea:	69bb      	ldr	r3, [r7, #24]
 8008bec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1ea      	bne.n	8008bca <SDMMC_GetCmdResp1+0x22>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bf8:	f003 0304 	and.w	r3, r3, #4
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d004      	beq.n	8008c0a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2204      	movs	r2, #4
 8008c04:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008c06:	2304      	movs	r3, #4
 8008c08:	e0b1      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c0e:	f003 0301 	and.w	r3, r3, #1
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d004      	beq.n	8008c20 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e0a6      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	22c5      	movs	r2, #197	; 0xc5
 8008c24:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8008c26:	68f8      	ldr	r0, [r7, #12]
 8008c28:	f7ff fd3e 	bl	80086a8 <SDMMC_GetCommandResponse>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	461a      	mov	r2, r3
 8008c30:	7afb      	ldrb	r3, [r7, #11]
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d001      	beq.n	8008c3a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008c36:	2301      	movs	r3, #1
 8008c38:	e099      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	68f8      	ldr	r0, [r7, #12]
 8008c3e:	f7ff fd40 	bl	80086c2 <SDMMC_GetResponse>
 8008c42:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008c44:	697a      	ldr	r2, [r7, #20]
 8008c46:	4b4e      	ldr	r3, [pc, #312]	; (8008d80 <SDMMC_GetCmdResp1+0x1d8>)
 8008c48:	4013      	ands	r3, r2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d101      	bne.n	8008c52 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	e08d      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	da02      	bge.n	8008c5e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008c58:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008c5c:	e087      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d001      	beq.n	8008c6c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008c68:	2340      	movs	r3, #64	; 0x40
 8008c6a:	e080      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d001      	beq.n	8008c7a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008c76:	2380      	movs	r3, #128	; 0x80
 8008c78:	e079      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d002      	beq.n	8008c8a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008c84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008c88:	e071      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d002      	beq.n	8008c9a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008c94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c98:	e069      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d002      	beq.n	8008caa <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008ca4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ca8:	e061      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d002      	beq.n	8008cba <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008cb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008cb8:	e059      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d002      	beq.n	8008cca <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008cc8:	e051      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d002      	beq.n	8008cda <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008cd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008cd8:	e049      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d002      	beq.n	8008cea <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008ce4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008ce8:	e041      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d002      	beq.n	8008cfa <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008cf4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008cf8:	e039      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d002      	beq.n	8008d0a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008d04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008d08:	e031      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d002      	beq.n	8008d1a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008d14:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008d18:	e029      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d002      	beq.n	8008d2a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008d24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008d28:	e021      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d002      	beq.n	8008d3a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008d34:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008d38:	e019      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d002      	beq.n	8008d4a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008d44:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d48:	e011      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d002      	beq.n	8008d5a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008d54:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008d58:	e009      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	f003 0308 	and.w	r3, r3, #8
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d002      	beq.n	8008d6a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008d64:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008d68:	e001      	b.n	8008d6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008d6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3720      	adds	r7, #32
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
 8008d76:	bf00      	nop
 8008d78:	20000000 	.word	0x20000000
 8008d7c:	10624dd3 	.word	0x10624dd3
 8008d80:	fdffe008 	.word	0xfdffe008

08008d84 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008d8c:	4b1f      	ldr	r3, [pc, #124]	; (8008e0c <SDMMC_GetCmdResp2+0x88>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a1f      	ldr	r2, [pc, #124]	; (8008e10 <SDMMC_GetCmdResp2+0x8c>)
 8008d92:	fba2 2303 	umull	r2, r3, r2, r3
 8008d96:	0a5b      	lsrs	r3, r3, #9
 8008d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d9c:	fb02 f303 	mul.w	r3, r2, r3
 8008da0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	1e5a      	subs	r2, r3, #1
 8008da6:	60fa      	str	r2, [r7, #12]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d102      	bne.n	8008db2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008dac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008db0:	e026      	b.n	8008e00 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008db6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d0ef      	beq.n	8008da2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d1ea      	bne.n	8008da2 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dd0:	f003 0304 	and.w	r3, r3, #4
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d004      	beq.n	8008de2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2204      	movs	r2, #4
 8008ddc:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008dde:	2304      	movs	r3, #4
 8008de0:	e00e      	b.n	8008e00 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008de6:	f003 0301 	and.w	r3, r3, #1
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d004      	beq.n	8008df8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2201      	movs	r2, #1
 8008df2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008df4:	2301      	movs	r3, #1
 8008df6:	e003      	b.n	8008e00 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	22c5      	movs	r2, #197	; 0xc5
 8008dfc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3714      	adds	r7, #20
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr
 8008e0c:	20000000 	.word	0x20000000
 8008e10:	10624dd3 	.word	0x10624dd3

08008e14 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008e1c:	4b1a      	ldr	r3, [pc, #104]	; (8008e88 <SDMMC_GetCmdResp3+0x74>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a1a      	ldr	r2, [pc, #104]	; (8008e8c <SDMMC_GetCmdResp3+0x78>)
 8008e22:	fba2 2303 	umull	r2, r3, r2, r3
 8008e26:	0a5b      	lsrs	r3, r3, #9
 8008e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e2c:	fb02 f303 	mul.w	r3, r2, r3
 8008e30:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	1e5a      	subs	r2, r3, #1
 8008e36:	60fa      	str	r2, [r7, #12]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d102      	bne.n	8008e42 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008e3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008e40:	e01b      	b.n	8008e7a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e46:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d0ef      	beq.n	8008e32 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d1ea      	bne.n	8008e32 <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e60:	f003 0304 	and.w	r3, r3, #4
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d004      	beq.n	8008e72 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2204      	movs	r2, #4
 8008e6c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008e6e:	2304      	movs	r3, #4
 8008e70:	e003      	b.n	8008e7a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	22c5      	movs	r2, #197	; 0xc5
 8008e76:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3714      	adds	r7, #20
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop
 8008e88:	20000000 	.word	0x20000000
 8008e8c:	10624dd3 	.word	0x10624dd3

08008e90 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b088      	sub	sp, #32
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	460b      	mov	r3, r1
 8008e9a:	607a      	str	r2, [r7, #4]
 8008e9c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008e9e:	4b35      	ldr	r3, [pc, #212]	; (8008f74 <SDMMC_GetCmdResp6+0xe4>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a35      	ldr	r2, [pc, #212]	; (8008f78 <SDMMC_GetCmdResp6+0xe8>)
 8008ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ea8:	0a5b      	lsrs	r3, r3, #9
 8008eaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8008eae:	fb02 f303 	mul.w	r3, r2, r3
 8008eb2:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8008eb4:	69fb      	ldr	r3, [r7, #28]
 8008eb6:	1e5a      	subs	r2, r3, #1
 8008eb8:	61fa      	str	r2, [r7, #28]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d102      	bne.n	8008ec4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ebe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008ec2:	e052      	b.n	8008f6a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ec8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008eca:	69bb      	ldr	r3, [r7, #24]
 8008ecc:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d0ef      	beq.n	8008eb4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008ed4:	69bb      	ldr	r3, [r7, #24]
 8008ed6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d1ea      	bne.n	8008eb4 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ee2:	f003 0304 	and.w	r3, r3, #4
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d004      	beq.n	8008ef4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2204      	movs	r2, #4
 8008eee:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008ef0:	2304      	movs	r3, #4
 8008ef2:	e03a      	b.n	8008f6a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ef8:	f003 0301 	and.w	r3, r3, #1
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d004      	beq.n	8008f0a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2201      	movs	r2, #1
 8008f04:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008f06:	2301      	movs	r3, #1
 8008f08:	e02f      	b.n	8008f6a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8008f0a:	68f8      	ldr	r0, [r7, #12]
 8008f0c:	f7ff fbcc 	bl	80086a8 <SDMMC_GetCommandResponse>
 8008f10:	4603      	mov	r3, r0
 8008f12:	461a      	mov	r2, r3
 8008f14:	7afb      	ldrb	r3, [r7, #11]
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d001      	beq.n	8008f1e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e025      	b.n	8008f6a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	22c5      	movs	r2, #197	; 0xc5
 8008f22:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8008f24:	2100      	movs	r1, #0
 8008f26:	68f8      	ldr	r0, [r7, #12]
 8008f28:	f7ff fbcb 	bl	80086c2 <SDMMC_GetResponse>
 8008f2c:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d106      	bne.n	8008f46 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	0c1b      	lsrs	r3, r3, #16
 8008f3c:	b29a      	uxth	r2, r3
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8008f42:	2300      	movs	r3, #0
 8008f44:	e011      	b.n	8008f6a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d002      	beq.n	8008f56 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008f50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008f54:	e009      	b.n	8008f6a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d002      	beq.n	8008f66 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008f60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f64:	e001      	b.n	8008f6a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008f66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3720      	adds	r7, #32
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	20000000 	.word	0x20000000
 8008f78:	10624dd3 	.word	0x10624dd3

08008f7c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b085      	sub	sp, #20
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008f84:	4b22      	ldr	r3, [pc, #136]	; (8009010 <SDMMC_GetCmdResp7+0x94>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a22      	ldr	r2, [pc, #136]	; (8009014 <SDMMC_GetCmdResp7+0x98>)
 8008f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f8e:	0a5b      	lsrs	r3, r3, #9
 8008f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f94:	fb02 f303 	mul.w	r3, r2, r3
 8008f98:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	1e5a      	subs	r2, r3, #1
 8008f9e:	60fa      	str	r2, [r7, #12]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d102      	bne.n	8008faa <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008fa4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008fa8:	e02c      	b.n	8009004 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d0ef      	beq.n	8008f9a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d1ea      	bne.n	8008f9a <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fc8:	f003 0304 	and.w	r3, r3, #4
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d004      	beq.n	8008fda <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2204      	movs	r2, #4
 8008fd4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008fd6:	2304      	movs	r3, #4
 8008fd8:	e014      	b.n	8009004 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fde:	f003 0301 	and.w	r3, r3, #1
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d004      	beq.n	8008ff0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2201      	movs	r2, #1
 8008fea:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008fec:	2301      	movs	r3, #1
 8008fee:	e009      	b.n	8009004 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d002      	beq.n	8009002 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2240      	movs	r2, #64	; 0x40
 8009000:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009002:	2300      	movs	r3, #0

}
 8009004:	4618      	mov	r0, r3
 8009006:	3714      	adds	r7, #20
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr
 8009010:	20000000 	.word	0x20000000
 8009014:	10624dd3 	.word	0x10624dd3

08009018 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009020:	4b11      	ldr	r3, [pc, #68]	; (8009068 <SDMMC_GetCmdError+0x50>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a11      	ldr	r2, [pc, #68]	; (800906c <SDMMC_GetCmdError+0x54>)
 8009026:	fba2 2303 	umull	r2, r3, r2, r3
 800902a:	0a5b      	lsrs	r3, r3, #9
 800902c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009030:	fb02 f303 	mul.w	r3, r2, r3
 8009034:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	1e5a      	subs	r2, r3, #1
 800903a:	60fa      	str	r2, [r7, #12]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d102      	bne.n	8009046 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009040:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009044:	e009      	b.n	800905a <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800904a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800904e:	2b00      	cmp	r3, #0
 8009050:	d0f1      	beq.n	8009036 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	22c5      	movs	r2, #197	; 0xc5
 8009056:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	3714      	adds	r7, #20
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop
 8009068:	20000000 	.word	0x20000000
 800906c:	10624dd3 	.word	0x10624dd3

08009070 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009070:	b084      	sub	sp, #16
 8009072:	b580      	push	{r7, lr}
 8009074:	b084      	sub	sp, #16
 8009076:	af00      	add	r7, sp, #0
 8009078:	6078      	str	r0, [r7, #4]
 800907a:	f107 001c 	add.w	r0, r7, #28
 800907e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	68db      	ldr	r3, [r3, #12]
 8009086:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f001 fa1c 	bl	800a4cc <USB_CoreReset>
 8009094:	4603      	mov	r3, r0
 8009096:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8009098:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800909a:	2b00      	cmp	r3, #0
 800909c:	d106      	bne.n	80090ac <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	639a      	str	r2, [r3, #56]	; 0x38
 80090aa:	e005      	b.n	80090b8 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 80090b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80090c4:	b004      	add	sp, #16
 80090c6:	4770      	bx	lr

080090c8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b087      	sub	sp, #28
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	4613      	mov	r3, r2
 80090d4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80090d6:	79fb      	ldrb	r3, [r7, #7]
 80090d8:	2b02      	cmp	r3, #2
 80090da:	d165      	bne.n	80091a8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	4a3e      	ldr	r2, [pc, #248]	; (80091d8 <USB_SetTurnaroundTime+0x110>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d906      	bls.n	80090f2 <USB_SetTurnaroundTime+0x2a>
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	4a3d      	ldr	r2, [pc, #244]	; (80091dc <USB_SetTurnaroundTime+0x114>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d202      	bcs.n	80090f2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80090ec:	230f      	movs	r3, #15
 80090ee:	617b      	str	r3, [r7, #20]
 80090f0:	e05c      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	4a39      	ldr	r2, [pc, #228]	; (80091dc <USB_SetTurnaroundTime+0x114>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d306      	bcc.n	8009108 <USB_SetTurnaroundTime+0x40>
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	4a38      	ldr	r2, [pc, #224]	; (80091e0 <USB_SetTurnaroundTime+0x118>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d202      	bcs.n	8009108 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009102:	230e      	movs	r3, #14
 8009104:	617b      	str	r3, [r7, #20]
 8009106:	e051      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	4a35      	ldr	r2, [pc, #212]	; (80091e0 <USB_SetTurnaroundTime+0x118>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d306      	bcc.n	800911e <USB_SetTurnaroundTime+0x56>
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	4a34      	ldr	r2, [pc, #208]	; (80091e4 <USB_SetTurnaroundTime+0x11c>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d202      	bcs.n	800911e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009118:	230d      	movs	r3, #13
 800911a:	617b      	str	r3, [r7, #20]
 800911c:	e046      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	4a30      	ldr	r2, [pc, #192]	; (80091e4 <USB_SetTurnaroundTime+0x11c>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d306      	bcc.n	8009134 <USB_SetTurnaroundTime+0x6c>
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	4a2f      	ldr	r2, [pc, #188]	; (80091e8 <USB_SetTurnaroundTime+0x120>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d802      	bhi.n	8009134 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800912e:	230c      	movs	r3, #12
 8009130:	617b      	str	r3, [r7, #20]
 8009132:	e03b      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	4a2c      	ldr	r2, [pc, #176]	; (80091e8 <USB_SetTurnaroundTime+0x120>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d906      	bls.n	800914a <USB_SetTurnaroundTime+0x82>
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	4a2b      	ldr	r2, [pc, #172]	; (80091ec <USB_SetTurnaroundTime+0x124>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d802      	bhi.n	800914a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009144:	230b      	movs	r3, #11
 8009146:	617b      	str	r3, [r7, #20]
 8009148:	e030      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	4a27      	ldr	r2, [pc, #156]	; (80091ec <USB_SetTurnaroundTime+0x124>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d906      	bls.n	8009160 <USB_SetTurnaroundTime+0x98>
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	4a26      	ldr	r2, [pc, #152]	; (80091f0 <USB_SetTurnaroundTime+0x128>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d802      	bhi.n	8009160 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800915a:	230a      	movs	r3, #10
 800915c:	617b      	str	r3, [r7, #20]
 800915e:	e025      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	4a23      	ldr	r2, [pc, #140]	; (80091f0 <USB_SetTurnaroundTime+0x128>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d906      	bls.n	8009176 <USB_SetTurnaroundTime+0xae>
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	4a22      	ldr	r2, [pc, #136]	; (80091f4 <USB_SetTurnaroundTime+0x12c>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d202      	bcs.n	8009176 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009170:	2309      	movs	r3, #9
 8009172:	617b      	str	r3, [r7, #20]
 8009174:	e01a      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	4a1e      	ldr	r2, [pc, #120]	; (80091f4 <USB_SetTurnaroundTime+0x12c>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d306      	bcc.n	800918c <USB_SetTurnaroundTime+0xc4>
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	4a1d      	ldr	r2, [pc, #116]	; (80091f8 <USB_SetTurnaroundTime+0x130>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d802      	bhi.n	800918c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009186:	2308      	movs	r3, #8
 8009188:	617b      	str	r3, [r7, #20]
 800918a:	e00f      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	4a1a      	ldr	r2, [pc, #104]	; (80091f8 <USB_SetTurnaroundTime+0x130>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d906      	bls.n	80091a2 <USB_SetTurnaroundTime+0xda>
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	4a19      	ldr	r2, [pc, #100]	; (80091fc <USB_SetTurnaroundTime+0x134>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d202      	bcs.n	80091a2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800919c:	2307      	movs	r3, #7
 800919e:	617b      	str	r3, [r7, #20]
 80091a0:	e004      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80091a2:	2306      	movs	r3, #6
 80091a4:	617b      	str	r3, [r7, #20]
 80091a6:	e001      	b.n	80091ac <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80091a8:	2309      	movs	r3, #9
 80091aa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	68da      	ldr	r2, [r3, #12]
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	029b      	lsls	r3, r3, #10
 80091c0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80091c4:	431a      	orrs	r2, r3
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80091ca:	2300      	movs	r3, #0
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	371c      	adds	r7, #28
 80091d0:	46bd      	mov	sp, r7
 80091d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d6:	4770      	bx	lr
 80091d8:	00d8acbf 	.word	0x00d8acbf
 80091dc:	00e4e1c0 	.word	0x00e4e1c0
 80091e0:	00f42400 	.word	0x00f42400
 80091e4:	01067380 	.word	0x01067380
 80091e8:	011a499f 	.word	0x011a499f
 80091ec:	01312cff 	.word	0x01312cff
 80091f0:	014ca43f 	.word	0x014ca43f
 80091f4:	016e3600 	.word	0x016e3600
 80091f8:	01a6ab1f 	.word	0x01a6ab1f
 80091fc:	01e84800 	.word	0x01e84800

08009200 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009200:	b480      	push	{r7}
 8009202:	b083      	sub	sp, #12
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	689b      	ldr	r3, [r3, #8]
 800920c:	f043 0201 	orr.w	r2, r3, #1
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	370c      	adds	r7, #12
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr

08009222 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009222:	b480      	push	{r7}
 8009224:	b083      	sub	sp, #12
 8009226:	af00      	add	r7, sp, #0
 8009228:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	f023 0201 	bic.w	r2, r3, #1
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009236:	2300      	movs	r3, #0
}
 8009238:	4618      	mov	r0, r3
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr

08009244 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
 800924c:	460b      	mov	r3, r1
 800924e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009250:	2300      	movs	r3, #0
 8009252:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009260:	78fb      	ldrb	r3, [r7, #3]
 8009262:	2b01      	cmp	r3, #1
 8009264:	d115      	bne.n	8009292 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	68db      	ldr	r3, [r3, #12]
 800926a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009272:	2001      	movs	r0, #1
 8009274:	f7f8 fd48 	bl	8001d08 <HAL_Delay>
      ms++;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	3301      	adds	r3, #1
 800927c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f001 f8ab 	bl	800a3da <USB_GetMode>
 8009284:	4603      	mov	r3, r0
 8009286:	2b01      	cmp	r3, #1
 8009288:	d01e      	beq.n	80092c8 <USB_SetCurrentMode+0x84>
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2b31      	cmp	r3, #49	; 0x31
 800928e:	d9f0      	bls.n	8009272 <USB_SetCurrentMode+0x2e>
 8009290:	e01a      	b.n	80092c8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009292:	78fb      	ldrb	r3, [r7, #3]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d115      	bne.n	80092c4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	68db      	ldr	r3, [r3, #12]
 800929c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80092a4:	2001      	movs	r0, #1
 80092a6:	f7f8 fd2f 	bl	8001d08 <HAL_Delay>
      ms++;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	3301      	adds	r3, #1
 80092ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f001 f892 	bl	800a3da <USB_GetMode>
 80092b6:	4603      	mov	r3, r0
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d005      	beq.n	80092c8 <USB_SetCurrentMode+0x84>
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	2b31      	cmp	r3, #49	; 0x31
 80092c0:	d9f0      	bls.n	80092a4 <USB_SetCurrentMode+0x60>
 80092c2:	e001      	b.n	80092c8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	e005      	b.n	80092d4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2b32      	cmp	r3, #50	; 0x32
 80092cc:	d101      	bne.n	80092d2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	e000      	b.n	80092d4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80092d2:	2300      	movs	r3, #0
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3710      	adds	r7, #16
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80092dc:	b084      	sub	sp, #16
 80092de:	b580      	push	{r7, lr}
 80092e0:	b086      	sub	sp, #24
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
 80092e6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80092ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80092ee:	2300      	movs	r3, #0
 80092f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80092f6:	2300      	movs	r3, #0
 80092f8:	613b      	str	r3, [r7, #16]
 80092fa:	e009      	b.n	8009310 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80092fc:	687a      	ldr	r2, [r7, #4]
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	3340      	adds	r3, #64	; 0x40
 8009302:	009b      	lsls	r3, r3, #2
 8009304:	4413      	add	r3, r2
 8009306:	2200      	movs	r2, #0
 8009308:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	3301      	adds	r3, #1
 800930e:	613b      	str	r3, [r7, #16]
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	2b0e      	cmp	r3, #14
 8009314:	d9f2      	bls.n	80092fc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009316:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009318:	2b00      	cmp	r3, #0
 800931a:	d11c      	bne.n	8009356 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	68fa      	ldr	r2, [r7, #12]
 8009326:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800932a:	f043 0302 	orr.w	r3, r3, #2
 800932e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009334:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	601a      	str	r2, [r3, #0]
 8009354:	e005      	b.n	8009362 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800935a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009368:	461a      	mov	r2, r3
 800936a:	2300      	movs	r3, #0
 800936c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800936e:	2103      	movs	r1, #3
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 f959 	bl	8009628 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009376:	2110      	movs	r1, #16
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f000 f8f1 	bl	8009560 <USB_FlushTxFifo>
 800937e:	4603      	mov	r3, r0
 8009380:	2b00      	cmp	r3, #0
 8009382:	d001      	beq.n	8009388 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8009384:	2301      	movs	r3, #1
 8009386:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 f91d 	bl	80095c8 <USB_FlushRxFifo>
 800938e:	4603      	mov	r3, r0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d001      	beq.n	8009398 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8009394:	2301      	movs	r3, #1
 8009396:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800939e:	461a      	mov	r2, r3
 80093a0:	2300      	movs	r3, #0
 80093a2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093aa:	461a      	mov	r2, r3
 80093ac:	2300      	movs	r3, #0
 80093ae:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093b6:	461a      	mov	r2, r3
 80093b8:	2300      	movs	r3, #0
 80093ba:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80093bc:	2300      	movs	r3, #0
 80093be:	613b      	str	r3, [r7, #16]
 80093c0:	e043      	b.n	800944a <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	015a      	lsls	r2, r3, #5
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	4413      	add	r3, r2
 80093ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80093d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80093d8:	d118      	bne.n	800940c <USB_DevInit+0x130>
    {
      if (i == 0U)
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d10a      	bne.n	80093f6 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	015a      	lsls	r2, r3, #5
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	4413      	add	r3, r2
 80093e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093ec:	461a      	mov	r2, r3
 80093ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80093f2:	6013      	str	r3, [r2, #0]
 80093f4:	e013      	b.n	800941e <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	015a      	lsls	r2, r3, #5
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	4413      	add	r3, r2
 80093fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009402:	461a      	mov	r2, r3
 8009404:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009408:	6013      	str	r3, [r2, #0]
 800940a:	e008      	b.n	800941e <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	015a      	lsls	r2, r3, #5
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	4413      	add	r3, r2
 8009414:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009418:	461a      	mov	r2, r3
 800941a:	2300      	movs	r3, #0
 800941c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	015a      	lsls	r2, r3, #5
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	4413      	add	r3, r2
 8009426:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800942a:	461a      	mov	r2, r3
 800942c:	2300      	movs	r3, #0
 800942e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	4413      	add	r3, r2
 8009438:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800943c:	461a      	mov	r2, r3
 800943e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009442:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	3301      	adds	r3, #1
 8009448:	613b      	str	r3, [r7, #16]
 800944a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800944c:	693a      	ldr	r2, [r7, #16]
 800944e:	429a      	cmp	r2, r3
 8009450:	d3b7      	bcc.n	80093c2 <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009452:	2300      	movs	r3, #0
 8009454:	613b      	str	r3, [r7, #16]
 8009456:	e043      	b.n	80094e0 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	015a      	lsls	r2, r3, #5
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	4413      	add	r3, r2
 8009460:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800946a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800946e:	d118      	bne.n	80094a2 <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d10a      	bne.n	800948c <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	015a      	lsls	r2, r3, #5
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	4413      	add	r3, r2
 800947e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009482:	461a      	mov	r2, r3
 8009484:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009488:	6013      	str	r3, [r2, #0]
 800948a:	e013      	b.n	80094b4 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	4413      	add	r3, r2
 8009494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009498:	461a      	mov	r2, r3
 800949a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800949e:	6013      	str	r3, [r2, #0]
 80094a0:	e008      	b.n	80094b4 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	015a      	lsls	r2, r3, #5
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	4413      	add	r3, r2
 80094aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094ae:	461a      	mov	r2, r3
 80094b0:	2300      	movs	r3, #0
 80094b2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	015a      	lsls	r2, r3, #5
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	4413      	add	r3, r2
 80094bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094c0:	461a      	mov	r2, r3
 80094c2:	2300      	movs	r3, #0
 80094c4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	015a      	lsls	r2, r3, #5
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	4413      	add	r3, r2
 80094ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094d2:	461a      	mov	r2, r3
 80094d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80094d8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	3301      	adds	r3, #1
 80094de:	613b      	str	r3, [r7, #16]
 80094e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e2:	693a      	ldr	r2, [r7, #16]
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d3b7      	bcc.n	8009458 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ee:	691b      	ldr	r3, [r3, #16]
 80094f0:	68fa      	ldr	r2, [r7, #12]
 80094f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80094f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80094fa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2200      	movs	r2, #0
 8009500:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009508:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	699b      	ldr	r3, [r3, #24]
 800950e:	f043 0210 	orr.w	r2, r3, #16
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	699a      	ldr	r2, [r3, #24]
 800951a:	4b10      	ldr	r3, [pc, #64]	; (800955c <USB_DevInit+0x280>)
 800951c:	4313      	orrs	r3, r2
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009522:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009524:	2b00      	cmp	r3, #0
 8009526:	d005      	beq.n	8009534 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	699b      	ldr	r3, [r3, #24]
 800952c:	f043 0208 	orr.w	r2, r3, #8
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009534:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009536:	2b01      	cmp	r3, #1
 8009538:	d107      	bne.n	800954a <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	699b      	ldr	r3, [r3, #24]
 800953e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009542:	f043 0304 	orr.w	r3, r3, #4
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800954a:	7dfb      	ldrb	r3, [r7, #23]
}
 800954c:	4618      	mov	r0, r3
 800954e:	3718      	adds	r7, #24
 8009550:	46bd      	mov	sp, r7
 8009552:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009556:	b004      	add	sp, #16
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop
 800955c:	803c3800 	.word	0x803c3800

08009560 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009560:	b480      	push	{r7}
 8009562:	b085      	sub	sp, #20
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800956a:	2300      	movs	r3, #0
 800956c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	3301      	adds	r3, #1
 8009572:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	4a13      	ldr	r2, [pc, #76]	; (80095c4 <USB_FlushTxFifo+0x64>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d901      	bls.n	8009580 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800957c:	2303      	movs	r3, #3
 800957e:	e01b      	b.n	80095b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	691b      	ldr	r3, [r3, #16]
 8009584:	2b00      	cmp	r3, #0
 8009586:	daf2      	bge.n	800956e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009588:	2300      	movs	r3, #0
 800958a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	019b      	lsls	r3, r3, #6
 8009590:	f043 0220 	orr.w	r2, r3, #32
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	3301      	adds	r3, #1
 800959c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	4a08      	ldr	r2, [pc, #32]	; (80095c4 <USB_FlushTxFifo+0x64>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d901      	bls.n	80095aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80095a6:	2303      	movs	r3, #3
 80095a8:	e006      	b.n	80095b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	691b      	ldr	r3, [r3, #16]
 80095ae:	f003 0320 	and.w	r3, r3, #32
 80095b2:	2b20      	cmp	r3, #32
 80095b4:	d0f0      	beq.n	8009598 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3714      	adds	r7, #20
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr
 80095c4:	00030d40 	.word	0x00030d40

080095c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b085      	sub	sp, #20
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80095d0:	2300      	movs	r3, #0
 80095d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	3301      	adds	r3, #1
 80095d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	4a11      	ldr	r2, [pc, #68]	; (8009624 <USB_FlushRxFifo+0x5c>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d901      	bls.n	80095e6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80095e2:	2303      	movs	r3, #3
 80095e4:	e018      	b.n	8009618 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	691b      	ldr	r3, [r3, #16]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	daf2      	bge.n	80095d4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80095ee:	2300      	movs	r3, #0
 80095f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2210      	movs	r2, #16
 80095f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	3301      	adds	r3, #1
 80095fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	4a08      	ldr	r2, [pc, #32]	; (8009624 <USB_FlushRxFifo+0x5c>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d901      	bls.n	800960a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009606:	2303      	movs	r3, #3
 8009608:	e006      	b.n	8009618 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	691b      	ldr	r3, [r3, #16]
 800960e:	f003 0310 	and.w	r3, r3, #16
 8009612:	2b10      	cmp	r3, #16
 8009614:	d0f0      	beq.n	80095f8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3714      	adds	r7, #20
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr
 8009624:	00030d40 	.word	0x00030d40

08009628 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009628:	b480      	push	{r7}
 800962a:	b085      	sub	sp, #20
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	460b      	mov	r3, r1
 8009632:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	78fb      	ldrb	r3, [r7, #3]
 8009642:	68f9      	ldr	r1, [r7, #12]
 8009644:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009648:	4313      	orrs	r3, r2
 800964a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800964c:	2300      	movs	r3, #0
}
 800964e:	4618      	mov	r0, r3
 8009650:	3714      	adds	r7, #20
 8009652:	46bd      	mov	sp, r7
 8009654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009658:	4770      	bx	lr

0800965a <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800965a:	b480      	push	{r7}
 800965c:	b087      	sub	sp, #28
 800965e:	af00      	add	r7, sp, #0
 8009660:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	f003 0306 	and.w	r3, r3, #6
 8009672:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	2b02      	cmp	r3, #2
 8009678:	d002      	beq.n	8009680 <USB_GetDevSpeed+0x26>
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2b06      	cmp	r3, #6
 800967e:	d102      	bne.n	8009686 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009680:	2302      	movs	r3, #2
 8009682:	75fb      	strb	r3, [r7, #23]
 8009684:	e001      	b.n	800968a <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8009686:	230f      	movs	r3, #15
 8009688:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800968a:	7dfb      	ldrb	r3, [r7, #23]
}
 800968c:	4618      	mov	r0, r3
 800968e:	371c      	adds	r7, #28
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr

08009698 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009698:	b480      	push	{r7}
 800969a:	b085      	sub	sp, #20
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	785b      	ldrb	r3, [r3, #1]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d13a      	bne.n	800972a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096ba:	69da      	ldr	r2, [r3, #28]
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	781b      	ldrb	r3, [r3, #0]
 80096c0:	f003 030f 	and.w	r3, r3, #15
 80096c4:	2101      	movs	r1, #1
 80096c6:	fa01 f303 	lsl.w	r3, r1, r3
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	68f9      	ldr	r1, [r7, #12]
 80096ce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80096d2:	4313      	orrs	r3, r2
 80096d4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	015a      	lsls	r2, r3, #5
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	4413      	add	r3, r2
 80096de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d155      	bne.n	8009798 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	015a      	lsls	r2, r3, #5
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	4413      	add	r3, r2
 80096f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	689b      	ldr	r3, [r3, #8]
 80096fe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	791b      	ldrb	r3, [r3, #4]
 8009706:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009708:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	059b      	lsls	r3, r3, #22
 800970e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009710:	4313      	orrs	r3, r2
 8009712:	68ba      	ldr	r2, [r7, #8]
 8009714:	0151      	lsls	r1, r2, #5
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	440a      	add	r2, r1
 800971a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800971e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009726:	6013      	str	r3, [r2, #0]
 8009728:	e036      	b.n	8009798 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009730:	69da      	ldr	r2, [r3, #28]
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	781b      	ldrb	r3, [r3, #0]
 8009736:	f003 030f 	and.w	r3, r3, #15
 800973a:	2101      	movs	r1, #1
 800973c:	fa01 f303 	lsl.w	r3, r1, r3
 8009740:	041b      	lsls	r3, r3, #16
 8009742:	68f9      	ldr	r1, [r7, #12]
 8009744:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009748:	4313      	orrs	r3, r2
 800974a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	015a      	lsls	r2, r3, #5
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	4413      	add	r3, r2
 8009754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800975e:	2b00      	cmp	r3, #0
 8009760:	d11a      	bne.n	8009798 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	015a      	lsls	r2, r3, #5
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	4413      	add	r3, r2
 800976a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800976e:	681a      	ldr	r2, [r3, #0]
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	791b      	ldrb	r3, [r3, #4]
 800977c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800977e:	430b      	orrs	r3, r1
 8009780:	4313      	orrs	r3, r2
 8009782:	68ba      	ldr	r2, [r7, #8]
 8009784:	0151      	lsls	r1, r2, #5
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	440a      	add	r2, r1
 800978a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800978e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009792:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009796:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	3714      	adds	r7, #20
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr
	...

080097a8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b085      	sub	sp, #20
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	785b      	ldrb	r3, [r3, #1]
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d161      	bne.n	8009888 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	015a      	lsls	r2, r3, #5
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	4413      	add	r3, r2
 80097cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80097d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80097da:	d11f      	bne.n	800981c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	015a      	lsls	r2, r3, #5
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	4413      	add	r3, r2
 80097e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	68ba      	ldr	r2, [r7, #8]
 80097ec:	0151      	lsls	r1, r2, #5
 80097ee:	68fa      	ldr	r2, [r7, #12]
 80097f0:	440a      	add	r2, r1
 80097f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80097fa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	015a      	lsls	r2, r3, #5
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	4413      	add	r3, r2
 8009804:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68ba      	ldr	r2, [r7, #8]
 800980c:	0151      	lsls	r1, r2, #5
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	440a      	add	r2, r1
 8009812:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009816:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800981a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009822:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	f003 030f 	and.w	r3, r3, #15
 800982c:	2101      	movs	r1, #1
 800982e:	fa01 f303 	lsl.w	r3, r1, r3
 8009832:	b29b      	uxth	r3, r3
 8009834:	43db      	mvns	r3, r3
 8009836:	68f9      	ldr	r1, [r7, #12]
 8009838:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800983c:	4013      	ands	r3, r2
 800983e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009846:	69da      	ldr	r2, [r3, #28]
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	f003 030f 	and.w	r3, r3, #15
 8009850:	2101      	movs	r1, #1
 8009852:	fa01 f303 	lsl.w	r3, r1, r3
 8009856:	b29b      	uxth	r3, r3
 8009858:	43db      	mvns	r3, r3
 800985a:	68f9      	ldr	r1, [r7, #12]
 800985c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009860:	4013      	ands	r3, r2
 8009862:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	015a      	lsls	r2, r3, #5
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	4413      	add	r3, r2
 800986c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	0159      	lsls	r1, r3, #5
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	440b      	add	r3, r1
 800987a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800987e:	4619      	mov	r1, r3
 8009880:	4b35      	ldr	r3, [pc, #212]	; (8009958 <USB_DeactivateEndpoint+0x1b0>)
 8009882:	4013      	ands	r3, r2
 8009884:	600b      	str	r3, [r1, #0]
 8009886:	e060      	b.n	800994a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	015a      	lsls	r2, r3, #5
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	4413      	add	r3, r2
 8009890:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800989a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800989e:	d11f      	bne.n	80098e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	015a      	lsls	r2, r3, #5
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	4413      	add	r3, r2
 80098a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	68ba      	ldr	r2, [r7, #8]
 80098b0:	0151      	lsls	r1, r2, #5
 80098b2:	68fa      	ldr	r2, [r7, #12]
 80098b4:	440a      	add	r2, r1
 80098b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80098be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	015a      	lsls	r2, r3, #5
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	4413      	add	r3, r2
 80098c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	68ba      	ldr	r2, [r7, #8]
 80098d0:	0151      	lsls	r1, r2, #5
 80098d2:	68fa      	ldr	r2, [r7, #12]
 80098d4:	440a      	add	r2, r1
 80098d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80098de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	781b      	ldrb	r3, [r3, #0]
 80098ec:	f003 030f 	and.w	r3, r3, #15
 80098f0:	2101      	movs	r1, #1
 80098f2:	fa01 f303 	lsl.w	r3, r1, r3
 80098f6:	041b      	lsls	r3, r3, #16
 80098f8:	43db      	mvns	r3, r3
 80098fa:	68f9      	ldr	r1, [r7, #12]
 80098fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009900:	4013      	ands	r3, r2
 8009902:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800990a:	69da      	ldr	r2, [r3, #28]
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	781b      	ldrb	r3, [r3, #0]
 8009910:	f003 030f 	and.w	r3, r3, #15
 8009914:	2101      	movs	r1, #1
 8009916:	fa01 f303 	lsl.w	r3, r1, r3
 800991a:	041b      	lsls	r3, r3, #16
 800991c:	43db      	mvns	r3, r3
 800991e:	68f9      	ldr	r1, [r7, #12]
 8009920:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009924:	4013      	ands	r3, r2
 8009926:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	015a      	lsls	r2, r3, #5
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	4413      	add	r3, r2
 8009930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009934:	681a      	ldr	r2, [r3, #0]
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	0159      	lsls	r1, r3, #5
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	440b      	add	r3, r1
 800993e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009942:	4619      	mov	r1, r3
 8009944:	4b05      	ldr	r3, [pc, #20]	; (800995c <USB_DeactivateEndpoint+0x1b4>)
 8009946:	4013      	ands	r3, r2
 8009948:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800994a:	2300      	movs	r3, #0
}
 800994c:	4618      	mov	r0, r3
 800994e:	3714      	adds	r7, #20
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr
 8009958:	ec337800 	.word	0xec337800
 800995c:	eff37800 	.word	0xeff37800

08009960 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b086      	sub	sp, #24
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	781b      	ldrb	r3, [r3, #0]
 8009972:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	785b      	ldrb	r3, [r3, #1]
 8009978:	2b01      	cmp	r3, #1
 800997a:	f040 8128 	bne.w	8009bce <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d132      	bne.n	80099ec <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	015a      	lsls	r2, r3, #5
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	4413      	add	r3, r2
 800998e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009992:	691b      	ldr	r3, [r3, #16]
 8009994:	693a      	ldr	r2, [r7, #16]
 8009996:	0151      	lsls	r1, r2, #5
 8009998:	697a      	ldr	r2, [r7, #20]
 800999a:	440a      	add	r2, r1
 800999c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099a0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80099a4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80099a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	015a      	lsls	r2, r3, #5
 80099ae:	697b      	ldr	r3, [r7, #20]
 80099b0:	4413      	add	r3, r2
 80099b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099b6:	691b      	ldr	r3, [r3, #16]
 80099b8:	693a      	ldr	r2, [r7, #16]
 80099ba:	0151      	lsls	r1, r2, #5
 80099bc:	697a      	ldr	r2, [r7, #20]
 80099be:	440a      	add	r2, r1
 80099c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80099c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	015a      	lsls	r2, r3, #5
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	4413      	add	r3, r2
 80099d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099d6:	691b      	ldr	r3, [r3, #16]
 80099d8:	693a      	ldr	r2, [r7, #16]
 80099da:	0151      	lsls	r1, r2, #5
 80099dc:	697a      	ldr	r2, [r7, #20]
 80099de:	440a      	add	r2, r1
 80099e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099e4:	0cdb      	lsrs	r3, r3, #19
 80099e6:	04db      	lsls	r3, r3, #19
 80099e8:	6113      	str	r3, [r2, #16]
 80099ea:	e092      	b.n	8009b12 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	015a      	lsls	r2, r3, #5
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	4413      	add	r3, r2
 80099f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099f8:	691b      	ldr	r3, [r3, #16]
 80099fa:	693a      	ldr	r2, [r7, #16]
 80099fc:	0151      	lsls	r1, r2, #5
 80099fe:	697a      	ldr	r2, [r7, #20]
 8009a00:	440a      	add	r2, r1
 8009a02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a06:	0cdb      	lsrs	r3, r3, #19
 8009a08:	04db      	lsls	r3, r3, #19
 8009a0a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	015a      	lsls	r2, r3, #5
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	4413      	add	r3, r2
 8009a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a18:	691b      	ldr	r3, [r3, #16]
 8009a1a:	693a      	ldr	r2, [r7, #16]
 8009a1c:	0151      	lsls	r1, r2, #5
 8009a1e:	697a      	ldr	r2, [r7, #20]
 8009a20:	440a      	add	r2, r1
 8009a22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a26:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009a2a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009a2e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d11a      	bne.n	8009a6c <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	691a      	ldr	r2, [r3, #16]
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d903      	bls.n	8009a4a <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	689a      	ldr	r2, [r3, #8]
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	015a      	lsls	r2, r3, #5
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	4413      	add	r3, r2
 8009a52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a56:	691b      	ldr	r3, [r3, #16]
 8009a58:	693a      	ldr	r2, [r7, #16]
 8009a5a:	0151      	lsls	r1, r2, #5
 8009a5c:	697a      	ldr	r2, [r7, #20]
 8009a5e:	440a      	add	r2, r1
 8009a60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a68:	6113      	str	r3, [r2, #16]
 8009a6a:	e01b      	b.n	8009aa4 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	015a      	lsls	r2, r3, #5
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	4413      	add	r3, r2
 8009a74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a78:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	6919      	ldr	r1, [r3, #16]
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	440b      	add	r3, r1
 8009a84:	1e59      	subs	r1, r3, #1
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8009a8e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009a90:	4b8d      	ldr	r3, [pc, #564]	; (8009cc8 <USB_EPStartXfer+0x368>)
 8009a92:	400b      	ands	r3, r1
 8009a94:	6939      	ldr	r1, [r7, #16]
 8009a96:	0148      	lsls	r0, r1, #5
 8009a98:	6979      	ldr	r1, [r7, #20]
 8009a9a:	4401      	add	r1, r0
 8009a9c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009aa0:	4313      	orrs	r3, r2
 8009aa2:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	015a      	lsls	r2, r3, #5
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	4413      	add	r3, r2
 8009aac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ab0:	691a      	ldr	r2, [r3, #16]
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	691b      	ldr	r3, [r3, #16]
 8009ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009aba:	6939      	ldr	r1, [r7, #16]
 8009abc:	0148      	lsls	r0, r1, #5
 8009abe:	6979      	ldr	r1, [r7, #20]
 8009ac0:	4401      	add	r1, r0
 8009ac2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009ac6:	4313      	orrs	r3, r2
 8009ac8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	791b      	ldrb	r3, [r3, #4]
 8009ace:	2b01      	cmp	r3, #1
 8009ad0:	d11f      	bne.n	8009b12 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009ad2:	693b      	ldr	r3, [r7, #16]
 8009ad4:	015a      	lsls	r2, r3, #5
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	4413      	add	r3, r2
 8009ada:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	693a      	ldr	r2, [r7, #16]
 8009ae2:	0151      	lsls	r1, r2, #5
 8009ae4:	697a      	ldr	r2, [r7, #20]
 8009ae6:	440a      	add	r2, r1
 8009ae8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009aec:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009af0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	015a      	lsls	r2, r3, #5
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	4413      	add	r3, r2
 8009afa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009afe:	691b      	ldr	r3, [r3, #16]
 8009b00:	693a      	ldr	r2, [r7, #16]
 8009b02:	0151      	lsls	r1, r2, #5
 8009b04:	697a      	ldr	r2, [r7, #20]
 8009b06:	440a      	add	r2, r1
 8009b08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b0c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009b10:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	015a      	lsls	r2, r3, #5
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	4413      	add	r3, r2
 8009b1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	693a      	ldr	r2, [r7, #16]
 8009b22:	0151      	lsls	r1, r2, #5
 8009b24:	697a      	ldr	r2, [r7, #20]
 8009b26:	440a      	add	r2, r1
 8009b28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b2c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009b30:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	791b      	ldrb	r3, [r3, #4]
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d015      	beq.n	8009b66 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	691b      	ldr	r3, [r3, #16]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	f000 8139 	beq.w	8009db6 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009b44:	697b      	ldr	r3, [r7, #20]
 8009b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	781b      	ldrb	r3, [r3, #0]
 8009b50:	f003 030f 	and.w	r3, r3, #15
 8009b54:	2101      	movs	r1, #1
 8009b56:	fa01 f303 	lsl.w	r3, r1, r3
 8009b5a:	6979      	ldr	r1, [r7, #20]
 8009b5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b60:	4313      	orrs	r3, r2
 8009b62:	634b      	str	r3, [r1, #52]	; 0x34
 8009b64:	e127      	b.n	8009db6 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009b66:	697b      	ldr	r3, [r7, #20]
 8009b68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b6c:	689b      	ldr	r3, [r3, #8]
 8009b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d110      	bne.n	8009b98 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	015a      	lsls	r2, r3, #5
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	693a      	ldr	r2, [r7, #16]
 8009b86:	0151      	lsls	r1, r2, #5
 8009b88:	697a      	ldr	r2, [r7, #20]
 8009b8a:	440a      	add	r2, r1
 8009b8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009b94:	6013      	str	r3, [r2, #0]
 8009b96:	e00f      	b.n	8009bb8 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	015a      	lsls	r2, r3, #5
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	4413      	add	r3, r2
 8009ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	693a      	ldr	r2, [r7, #16]
 8009ba8:	0151      	lsls	r1, r2, #5
 8009baa:	697a      	ldr	r2, [r7, #20]
 8009bac:	440a      	add	r2, r1
 8009bae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009bb6:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	68d9      	ldr	r1, [r3, #12]
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	781a      	ldrb	r2, [r3, #0]
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	691b      	ldr	r3, [r3, #16]
 8009bc4:	b29b      	uxth	r3, r3
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f000 f9a6 	bl	8009f18 <USB_WritePacket>
 8009bcc:	e0f3      	b.n	8009db6 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	015a      	lsls	r2, r3, #5
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	4413      	add	r3, r2
 8009bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bda:	691b      	ldr	r3, [r3, #16]
 8009bdc:	693a      	ldr	r2, [r7, #16]
 8009bde:	0151      	lsls	r1, r2, #5
 8009be0:	697a      	ldr	r2, [r7, #20]
 8009be2:	440a      	add	r2, r1
 8009be4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009be8:	0cdb      	lsrs	r3, r3, #19
 8009bea:	04db      	lsls	r3, r3, #19
 8009bec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	015a      	lsls	r2, r3, #5
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	4413      	add	r3, r2
 8009bf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bfa:	691b      	ldr	r3, [r3, #16]
 8009bfc:	693a      	ldr	r2, [r7, #16]
 8009bfe:	0151      	lsls	r1, r2, #5
 8009c00:	697a      	ldr	r2, [r7, #20]
 8009c02:	440a      	add	r2, r1
 8009c04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c08:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009c0c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009c10:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009c12:	693b      	ldr	r3, [r7, #16]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d12f      	bne.n	8009c78 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	691b      	ldr	r3, [r3, #16]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d003      	beq.n	8009c28 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	689a      	ldr	r2, [r3, #8]
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	689a      	ldr	r2, [r3, #8]
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	015a      	lsls	r2, r3, #5
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	4413      	add	r3, r2
 8009c38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c3c:	691a      	ldr	r2, [r3, #16]
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	6a1b      	ldr	r3, [r3, #32]
 8009c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c46:	6939      	ldr	r1, [r7, #16]
 8009c48:	0148      	lsls	r0, r1, #5
 8009c4a:	6979      	ldr	r1, [r7, #20]
 8009c4c:	4401      	add	r1, r0
 8009c4e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009c52:	4313      	orrs	r3, r2
 8009c54:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	015a      	lsls	r2, r3, #5
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	4413      	add	r3, r2
 8009c5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c62:	691b      	ldr	r3, [r3, #16]
 8009c64:	693a      	ldr	r2, [r7, #16]
 8009c66:	0151      	lsls	r1, r2, #5
 8009c68:	697a      	ldr	r2, [r7, #20]
 8009c6a:	440a      	add	r2, r1
 8009c6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c70:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009c74:	6113      	str	r3, [r2, #16]
 8009c76:	e061      	b.n	8009d3c <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	691b      	ldr	r3, [r3, #16]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d125      	bne.n	8009ccc <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	015a      	lsls	r2, r3, #5
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	4413      	add	r3, r2
 8009c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c8c:	691a      	ldr	r2, [r3, #16]
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c96:	6939      	ldr	r1, [r7, #16]
 8009c98:	0148      	lsls	r0, r1, #5
 8009c9a:	6979      	ldr	r1, [r7, #20]
 8009c9c:	4401      	add	r1, r0
 8009c9e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	015a      	lsls	r2, r3, #5
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	4413      	add	r3, r2
 8009cae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cb2:	691b      	ldr	r3, [r3, #16]
 8009cb4:	693a      	ldr	r2, [r7, #16]
 8009cb6:	0151      	lsls	r1, r2, #5
 8009cb8:	697a      	ldr	r2, [r7, #20]
 8009cba:	440a      	add	r2, r1
 8009cbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009cc4:	6113      	str	r3, [r2, #16]
 8009cc6:	e039      	b.n	8009d3c <USB_EPStartXfer+0x3dc>
 8009cc8:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	691a      	ldr	r2, [r3, #16]
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	689b      	ldr	r3, [r3, #8]
 8009cd4:	4413      	add	r3, r2
 8009cd6:	1e5a      	subs	r2, r3, #1
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	689b      	ldr	r3, [r3, #8]
 8009cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ce0:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	689b      	ldr	r3, [r3, #8]
 8009ce6:	89fa      	ldrh	r2, [r7, #14]
 8009ce8:	fb03 f202 	mul.w	r2, r3, r2
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009cf0:	693b      	ldr	r3, [r7, #16]
 8009cf2:	015a      	lsls	r2, r3, #5
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	4413      	add	r3, r2
 8009cf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cfc:	691a      	ldr	r2, [r3, #16]
 8009cfe:	89fb      	ldrh	r3, [r7, #14]
 8009d00:	04d9      	lsls	r1, r3, #19
 8009d02:	4b2f      	ldr	r3, [pc, #188]	; (8009dc0 <USB_EPStartXfer+0x460>)
 8009d04:	400b      	ands	r3, r1
 8009d06:	6939      	ldr	r1, [r7, #16]
 8009d08:	0148      	lsls	r0, r1, #5
 8009d0a:	6979      	ldr	r1, [r7, #20]
 8009d0c:	4401      	add	r1, r0
 8009d0e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009d12:	4313      	orrs	r3, r2
 8009d14:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	015a      	lsls	r2, r3, #5
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	4413      	add	r3, r2
 8009d1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d22:	691a      	ldr	r2, [r3, #16]
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	6a1b      	ldr	r3, [r3, #32]
 8009d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d2c:	6939      	ldr	r1, [r7, #16]
 8009d2e:	0148      	lsls	r0, r1, #5
 8009d30:	6979      	ldr	r1, [r7, #20]
 8009d32:	4401      	add	r1, r0
 8009d34:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009d38:	4313      	orrs	r3, r2
 8009d3a:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	791b      	ldrb	r3, [r3, #4]
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d128      	bne.n	8009d96 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009d44:	697b      	ldr	r3, [r7, #20]
 8009d46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d110      	bne.n	8009d76 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	015a      	lsls	r2, r3, #5
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	4413      	add	r3, r2
 8009d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	693a      	ldr	r2, [r7, #16]
 8009d64:	0151      	lsls	r1, r2, #5
 8009d66:	697a      	ldr	r2, [r7, #20]
 8009d68:	440a      	add	r2, r1
 8009d6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009d72:	6013      	str	r3, [r2, #0]
 8009d74:	e00f      	b.n	8009d96 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	015a      	lsls	r2, r3, #5
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	4413      	add	r3, r2
 8009d7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	693a      	ldr	r2, [r7, #16]
 8009d86:	0151      	lsls	r1, r2, #5
 8009d88:	697a      	ldr	r2, [r7, #20]
 8009d8a:	440a      	add	r2, r1
 8009d8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d94:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	015a      	lsls	r2, r3, #5
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	4413      	add	r3, r2
 8009d9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	693a      	ldr	r2, [r7, #16]
 8009da6:	0151      	lsls	r1, r2, #5
 8009da8:	697a      	ldr	r2, [r7, #20]
 8009daa:	440a      	add	r2, r1
 8009dac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009db0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009db4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009db6:	2300      	movs	r3, #0
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3718      	adds	r7, #24
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}
 8009dc0:	1ff80000 	.word	0x1ff80000

08009dc4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b087      	sub	sp, #28
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	785b      	ldrb	r3, [r3, #1]
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d14a      	bne.n	8009e78 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	781b      	ldrb	r3, [r3, #0]
 8009de6:	015a      	lsls	r2, r3, #5
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	4413      	add	r3, r2
 8009dec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009df6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009dfa:	f040 8086 	bne.w	8009f0a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	015a      	lsls	r2, r3, #5
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	4413      	add	r3, r2
 8009e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	683a      	ldr	r2, [r7, #0]
 8009e10:	7812      	ldrb	r2, [r2, #0]
 8009e12:	0151      	lsls	r1, r2, #5
 8009e14:	693a      	ldr	r2, [r7, #16]
 8009e16:	440a      	add	r2, r1
 8009e18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e1c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009e20:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	015a      	lsls	r2, r3, #5
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	683a      	ldr	r2, [r7, #0]
 8009e34:	7812      	ldrb	r2, [r2, #0]
 8009e36:	0151      	lsls	r1, r2, #5
 8009e38:	693a      	ldr	r2, [r7, #16]
 8009e3a:	440a      	add	r2, r1
 8009e3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009e44:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	3301      	adds	r3, #1
 8009e4a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f242 7210 	movw	r2, #10000	; 0x2710
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d902      	bls.n	8009e5c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009e56:	2301      	movs	r3, #1
 8009e58:	75fb      	strb	r3, [r7, #23]
          break;
 8009e5a:	e056      	b.n	8009f0a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	015a      	lsls	r2, r3, #5
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	4413      	add	r3, r2
 8009e66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e74:	d0e7      	beq.n	8009e46 <USB_EPStopXfer+0x82>
 8009e76:	e048      	b.n	8009f0a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	015a      	lsls	r2, r3, #5
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	4413      	add	r3, r2
 8009e82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e90:	d13b      	bne.n	8009f0a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	015a      	lsls	r2, r3, #5
 8009e98:	693b      	ldr	r3, [r7, #16]
 8009e9a:	4413      	add	r3, r2
 8009e9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	683a      	ldr	r2, [r7, #0]
 8009ea4:	7812      	ldrb	r2, [r2, #0]
 8009ea6:	0151      	lsls	r1, r2, #5
 8009ea8:	693a      	ldr	r2, [r7, #16]
 8009eaa:	440a      	add	r2, r1
 8009eac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009eb0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009eb4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	015a      	lsls	r2, r3, #5
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	4413      	add	r3, r2
 8009ec0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	683a      	ldr	r2, [r7, #0]
 8009ec8:	7812      	ldrb	r2, [r2, #0]
 8009eca:	0151      	lsls	r1, r2, #5
 8009ecc:	693a      	ldr	r2, [r7, #16]
 8009ece:	440a      	add	r2, r1
 8009ed0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ed4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009ed8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	3301      	adds	r3, #1
 8009ede:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f242 7210 	movw	r2, #10000	; 0x2710
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d902      	bls.n	8009ef0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009eea:	2301      	movs	r3, #1
 8009eec:	75fb      	strb	r3, [r7, #23]
          break;
 8009eee:	e00c      	b.n	8009f0a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	015a      	lsls	r2, r3, #5
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	4413      	add	r3, r2
 8009efa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009f04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009f08:	d0e7      	beq.n	8009eda <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009f0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	371c      	adds	r7, #28
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr

08009f18 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b089      	sub	sp, #36	; 0x24
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	60f8      	str	r0, [r7, #12]
 8009f20:	60b9      	str	r1, [r7, #8]
 8009f22:	4611      	mov	r1, r2
 8009f24:	461a      	mov	r2, r3
 8009f26:	460b      	mov	r3, r1
 8009f28:	71fb      	strb	r3, [r7, #7]
 8009f2a:	4613      	mov	r3, r2
 8009f2c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8009f36:	88bb      	ldrh	r3, [r7, #4]
 8009f38:	3303      	adds	r3, #3
 8009f3a:	089b      	lsrs	r3, r3, #2
 8009f3c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8009f3e:	2300      	movs	r3, #0
 8009f40:	61bb      	str	r3, [r7, #24]
 8009f42:	e018      	b.n	8009f76 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009f44:	79fb      	ldrb	r3, [r7, #7]
 8009f46:	031a      	lsls	r2, r3, #12
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	4413      	add	r3, r2
 8009f4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f50:	461a      	mov	r2, r3
 8009f52:	69fb      	ldr	r3, [r7, #28]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	6013      	str	r3, [r2, #0]
    pSrc++;
 8009f58:	69fb      	ldr	r3, [r7, #28]
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8009f5e:	69fb      	ldr	r3, [r7, #28]
 8009f60:	3301      	adds	r3, #1
 8009f62:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8009f64:	69fb      	ldr	r3, [r7, #28]
 8009f66:	3301      	adds	r3, #1
 8009f68:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8009f6a:	69fb      	ldr	r3, [r7, #28]
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009f70:	69bb      	ldr	r3, [r7, #24]
 8009f72:	3301      	adds	r3, #1
 8009f74:	61bb      	str	r3, [r7, #24]
 8009f76:	69ba      	ldr	r2, [r7, #24]
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	d3e2      	bcc.n	8009f44 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8009f7e:	2300      	movs	r3, #0
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3724      	adds	r7, #36	; 0x24
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b08b      	sub	sp, #44	; 0x2c
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	60f8      	str	r0, [r7, #12]
 8009f94:	60b9      	str	r1, [r7, #8]
 8009f96:	4613      	mov	r3, r2
 8009f98:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009fa2:	88fb      	ldrh	r3, [r7, #6]
 8009fa4:	089b      	lsrs	r3, r3, #2
 8009fa6:	b29b      	uxth	r3, r3
 8009fa8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009faa:	88fb      	ldrh	r3, [r7, #6]
 8009fac:	f003 0303 	and.w	r3, r3, #3
 8009fb0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	623b      	str	r3, [r7, #32]
 8009fb6:	e014      	b.n	8009fe2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009fb8:	69bb      	ldr	r3, [r7, #24]
 8009fba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fbe:	681a      	ldr	r2, [r3, #0]
 8009fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc2:	601a      	str	r2, [r3, #0]
    pDest++;
 8009fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc6:	3301      	adds	r3, #1
 8009fc8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fcc:	3301      	adds	r3, #1
 8009fce:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fd2:	3301      	adds	r3, #1
 8009fd4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fd8:	3301      	adds	r3, #1
 8009fda:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009fdc:	6a3b      	ldr	r3, [r7, #32]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	623b      	str	r3, [r7, #32]
 8009fe2:	6a3a      	ldr	r2, [r7, #32]
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d3e6      	bcc.n	8009fb8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009fea:	8bfb      	ldrh	r3, [r7, #30]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d01e      	beq.n	800a02e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	f107 0310 	add.w	r3, r7, #16
 800a000:	6812      	ldr	r2, [r2, #0]
 800a002:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a004:	693a      	ldr	r2, [r7, #16]
 800a006:	6a3b      	ldr	r3, [r7, #32]
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	00db      	lsls	r3, r3, #3
 800a00c:	fa22 f303 	lsr.w	r3, r2, r3
 800a010:	b2da      	uxtb	r2, r3
 800a012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a014:	701a      	strb	r2, [r3, #0]
      i++;
 800a016:	6a3b      	ldr	r3, [r7, #32]
 800a018:	3301      	adds	r3, #1
 800a01a:	623b      	str	r3, [r7, #32]
      pDest++;
 800a01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a01e:	3301      	adds	r3, #1
 800a020:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a022:	8bfb      	ldrh	r3, [r7, #30]
 800a024:	3b01      	subs	r3, #1
 800a026:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a028:	8bfb      	ldrh	r3, [r7, #30]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1ea      	bne.n	800a004 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a030:	4618      	mov	r0, r3
 800a032:	372c      	adds	r7, #44	; 0x2c
 800a034:	46bd      	mov	sp, r7
 800a036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03a:	4770      	bx	lr

0800a03c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b085      	sub	sp, #20
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	781b      	ldrb	r3, [r3, #0]
 800a04e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	785b      	ldrb	r3, [r3, #1]
 800a054:	2b01      	cmp	r3, #1
 800a056:	d12c      	bne.n	800a0b2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	015a      	lsls	r2, r3, #5
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	4413      	add	r3, r2
 800a060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	db12      	blt.n	800a090 <USB_EPSetStall+0x54>
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d00f      	beq.n	800a090 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	015a      	lsls	r2, r3, #5
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	4413      	add	r3, r2
 800a078:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	68ba      	ldr	r2, [r7, #8]
 800a080:	0151      	lsls	r1, r2, #5
 800a082:	68fa      	ldr	r2, [r7, #12]
 800a084:	440a      	add	r2, r1
 800a086:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a08a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a08e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	015a      	lsls	r2, r3, #5
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	4413      	add	r3, r2
 800a098:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	68ba      	ldr	r2, [r7, #8]
 800a0a0:	0151      	lsls	r1, r2, #5
 800a0a2:	68fa      	ldr	r2, [r7, #12]
 800a0a4:	440a      	add	r2, r1
 800a0a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a0ae:	6013      	str	r3, [r2, #0]
 800a0b0:	e02b      	b.n	800a10a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	015a      	lsls	r2, r3, #5
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	4413      	add	r3, r2
 800a0ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	db12      	blt.n	800a0ea <USB_EPSetStall+0xae>
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d00f      	beq.n	800a0ea <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	015a      	lsls	r2, r3, #5
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	68ba      	ldr	r2, [r7, #8]
 800a0da:	0151      	lsls	r1, r2, #5
 800a0dc:	68fa      	ldr	r2, [r7, #12]
 800a0de:	440a      	add	r2, r1
 800a0e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a0e8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	015a      	lsls	r2, r3, #5
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	4413      	add	r3, r2
 800a0f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	0151      	lsls	r1, r2, #5
 800a0fc:	68fa      	ldr	r2, [r7, #12]
 800a0fe:	440a      	add	r2, r1
 800a100:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a104:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a108:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a10a:	2300      	movs	r3, #0
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3714      	adds	r7, #20
 800a110:	46bd      	mov	sp, r7
 800a112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a116:	4770      	bx	lr

0800a118 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a118:	b480      	push	{r7}
 800a11a:	b085      	sub	sp, #20
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	781b      	ldrb	r3, [r3, #0]
 800a12a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	785b      	ldrb	r3, [r3, #1]
 800a130:	2b01      	cmp	r3, #1
 800a132:	d128      	bne.n	800a186 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	68ba      	ldr	r2, [r7, #8]
 800a144:	0151      	lsls	r1, r2, #5
 800a146:	68fa      	ldr	r2, [r7, #12]
 800a148:	440a      	add	r2, r1
 800a14a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a14e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a152:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	791b      	ldrb	r3, [r3, #4]
 800a158:	2b03      	cmp	r3, #3
 800a15a:	d003      	beq.n	800a164 <USB_EPClearStall+0x4c>
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	791b      	ldrb	r3, [r3, #4]
 800a160:	2b02      	cmp	r3, #2
 800a162:	d138      	bne.n	800a1d6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	015a      	lsls	r2, r3, #5
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	4413      	add	r3, r2
 800a16c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	68ba      	ldr	r2, [r7, #8]
 800a174:	0151      	lsls	r1, r2, #5
 800a176:	68fa      	ldr	r2, [r7, #12]
 800a178:	440a      	add	r2, r1
 800a17a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a17e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a182:	6013      	str	r3, [r2, #0]
 800a184:	e027      	b.n	800a1d6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	015a      	lsls	r2, r3, #5
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	4413      	add	r3, r2
 800a18e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	68ba      	ldr	r2, [r7, #8]
 800a196:	0151      	lsls	r1, r2, #5
 800a198:	68fa      	ldr	r2, [r7, #12]
 800a19a:	440a      	add	r2, r1
 800a19c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a1a4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	791b      	ldrb	r3, [r3, #4]
 800a1aa:	2b03      	cmp	r3, #3
 800a1ac:	d003      	beq.n	800a1b6 <USB_EPClearStall+0x9e>
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	791b      	ldrb	r3, [r3, #4]
 800a1b2:	2b02      	cmp	r3, #2
 800a1b4:	d10f      	bne.n	800a1d6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	015a      	lsls	r2, r3, #5
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	4413      	add	r3, r2
 800a1be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	68ba      	ldr	r2, [r7, #8]
 800a1c6:	0151      	lsls	r1, r2, #5
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	440a      	add	r2, r1
 800a1cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a1d4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a1d6:	2300      	movs	r3, #0
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3714      	adds	r7, #20
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr

0800a1e4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b085      	sub	sp, #20
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	460b      	mov	r3, r1
 800a1ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	68fa      	ldr	r2, [r7, #12]
 800a1fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a202:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a206:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a20e:	681a      	ldr	r2, [r3, #0]
 800a210:	78fb      	ldrb	r3, [r7, #3]
 800a212:	011b      	lsls	r3, r3, #4
 800a214:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a218:	68f9      	ldr	r1, [r7, #12]
 800a21a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a21e:	4313      	orrs	r3, r2
 800a220:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a222:	2300      	movs	r3, #0
}
 800a224:	4618      	mov	r0, r3
 800a226:	3714      	adds	r7, #20
 800a228:	46bd      	mov	sp, r7
 800a22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22e:	4770      	bx	lr

0800a230 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a230:	b480      	push	{r7}
 800a232:	b085      	sub	sp, #20
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	68fa      	ldr	r2, [r7, #12]
 800a246:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a24a:	f023 0303 	bic.w	r3, r3, #3
 800a24e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	68fa      	ldr	r2, [r7, #12]
 800a25a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a25e:	f023 0302 	bic.w	r3, r3, #2
 800a262:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a264:	2300      	movs	r3, #0
}
 800a266:	4618      	mov	r0, r3
 800a268:	3714      	adds	r7, #20
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr

0800a272 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a272:	b480      	push	{r7}
 800a274:	b085      	sub	sp, #20
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	68fa      	ldr	r2, [r7, #12]
 800a288:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a28c:	f023 0303 	bic.w	r3, r3, #3
 800a290:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a2a0:	f043 0302 	orr.w	r3, r3, #2
 800a2a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a2a6:	2300      	movs	r3, #0
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3714      	adds	r7, #20
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr

0800a2b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b085      	sub	sp, #20
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	695b      	ldr	r3, [r3, #20]
 800a2c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	699b      	ldr	r3, [r3, #24]
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	4013      	ands	r3, r2
 800a2ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3714      	adds	r7, #20
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr

0800a2da <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a2da:	b480      	push	{r7}
 800a2dc:	b085      	sub	sp, #20
 800a2de:	af00      	add	r7, sp, #0
 800a2e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2ec:	699b      	ldr	r3, [r3, #24]
 800a2ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2f6:	69db      	ldr	r3, [r3, #28]
 800a2f8:	68ba      	ldr	r2, [r7, #8]
 800a2fa:	4013      	ands	r3, r2
 800a2fc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	0c1b      	lsrs	r3, r3, #16
}
 800a302:	4618      	mov	r0, r3
 800a304:	3714      	adds	r7, #20
 800a306:	46bd      	mov	sp, r7
 800a308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30c:	4770      	bx	lr

0800a30e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a30e:	b480      	push	{r7}
 800a310:	b085      	sub	sp, #20
 800a312:	af00      	add	r7, sp, #0
 800a314:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a320:	699b      	ldr	r3, [r3, #24]
 800a322:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a32a:	69db      	ldr	r3, [r3, #28]
 800a32c:	68ba      	ldr	r2, [r7, #8]
 800a32e:	4013      	ands	r3, r2
 800a330:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	b29b      	uxth	r3, r3
}
 800a336:	4618      	mov	r0, r3
 800a338:	3714      	adds	r7, #20
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr

0800a342 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a342:	b480      	push	{r7}
 800a344:	b085      	sub	sp, #20
 800a346:	af00      	add	r7, sp, #0
 800a348:	6078      	str	r0, [r7, #4]
 800a34a:	460b      	mov	r3, r1
 800a34c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a352:	78fb      	ldrb	r3, [r7, #3]
 800a354:	015a      	lsls	r2, r3, #5
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	4413      	add	r3, r2
 800a35a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a368:	695b      	ldr	r3, [r3, #20]
 800a36a:	68ba      	ldr	r2, [r7, #8]
 800a36c:	4013      	ands	r3, r2
 800a36e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a370:	68bb      	ldr	r3, [r7, #8]
}
 800a372:	4618      	mov	r0, r3
 800a374:	3714      	adds	r7, #20
 800a376:	46bd      	mov	sp, r7
 800a378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37c:	4770      	bx	lr

0800a37e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a37e:	b480      	push	{r7}
 800a380:	b087      	sub	sp, #28
 800a382:	af00      	add	r7, sp, #0
 800a384:	6078      	str	r0, [r7, #4]
 800a386:	460b      	mov	r3, r1
 800a388:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a394:	691b      	ldr	r3, [r3, #16]
 800a396:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a39e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3a0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a3a2:	78fb      	ldrb	r3, [r7, #3]
 800a3a4:	f003 030f 	and.w	r3, r3, #15
 800a3a8:	68fa      	ldr	r2, [r7, #12]
 800a3aa:	fa22 f303 	lsr.w	r3, r2, r3
 800a3ae:	01db      	lsls	r3, r3, #7
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	693a      	ldr	r2, [r7, #16]
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a3b8:	78fb      	ldrb	r3, [r7, #3]
 800a3ba:	015a      	lsls	r2, r3, #5
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	4413      	add	r3, r2
 800a3c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	693a      	ldr	r2, [r7, #16]
 800a3c8:	4013      	ands	r3, r2
 800a3ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a3cc:	68bb      	ldr	r3, [r7, #8]
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	371c      	adds	r7, #28
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a3da:	b480      	push	{r7}
 800a3dc:	b083      	sub	sp, #12
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	695b      	ldr	r3, [r3, #20]
 800a3e6:	f003 0301 	and.w	r3, r3, #1
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	370c      	adds	r7, #12
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr

0800a3f6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a3f6:	b480      	push	{r7}
 800a3f8:	b085      	sub	sp, #20
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	68fa      	ldr	r2, [r7, #12]
 800a40c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a410:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a414:	f023 0307 	bic.w	r3, r3, #7
 800a418:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	68fa      	ldr	r2, [r7, #12]
 800a424:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a42c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a42e:	2300      	movs	r3, #0
}
 800a430:	4618      	mov	r0, r3
 800a432:	3714      	adds	r7, #20
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr

0800a43c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b085      	sub	sp, #20
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
 800a444:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	333c      	adds	r3, #60	; 0x3c
 800a44e:	3304      	adds	r3, #4
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	4a1c      	ldr	r2, [pc, #112]	; (800a4c8 <USB_EP0_OutStart+0x8c>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d90a      	bls.n	800a472 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a468:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a46c:	d101      	bne.n	800a472 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800a46e:	2300      	movs	r3, #0
 800a470:	e024      	b.n	800a4bc <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a478:	461a      	mov	r2, r3
 800a47a:	2300      	movs	r3, #0
 800a47c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a484:	691b      	ldr	r3, [r3, #16]
 800a486:	68fa      	ldr	r2, [r7, #12]
 800a488:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a48c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a490:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a498:	691b      	ldr	r3, [r3, #16]
 800a49a:	68fa      	ldr	r2, [r7, #12]
 800a49c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4a0:	f043 0318 	orr.w	r3, r3, #24
 800a4a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4ac:	691b      	ldr	r3, [r3, #16]
 800a4ae:	68fa      	ldr	r2, [r7, #12]
 800a4b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4b4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a4b8:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800a4ba:	2300      	movs	r3, #0
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3714      	adds	r7, #20
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c6:	4770      	bx	lr
 800a4c8:	4f54300a 	.word	0x4f54300a

0800a4cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b085      	sub	sp, #20
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	3301      	adds	r3, #1
 800a4dc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	4a13      	ldr	r2, [pc, #76]	; (800a530 <USB_CoreReset+0x64>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d901      	bls.n	800a4ea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a4e6:	2303      	movs	r3, #3
 800a4e8:	e01b      	b.n	800a522 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	691b      	ldr	r3, [r3, #16]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	daf2      	bge.n	800a4d8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	691b      	ldr	r3, [r3, #16]
 800a4fa:	f043 0201 	orr.w	r2, r3, #1
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	3301      	adds	r3, #1
 800a506:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	4a09      	ldr	r2, [pc, #36]	; (800a530 <USB_CoreReset+0x64>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d901      	bls.n	800a514 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a510:	2303      	movs	r3, #3
 800a512:	e006      	b.n	800a522 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	691b      	ldr	r3, [r3, #16]
 800a518:	f003 0301 	and.w	r3, r3, #1
 800a51c:	2b01      	cmp	r3, #1
 800a51e:	d0f0      	beq.n	800a502 <USB_CoreReset+0x36>

  return HAL_OK;
 800a520:	2300      	movs	r3, #0
}
 800a522:	4618      	mov	r0, r3
 800a524:	3714      	adds	r7, #20
 800a526:	46bd      	mov	sp, r7
 800a528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52c:	4770      	bx	lr
 800a52e:	bf00      	nop
 800a530:	00030d40 	.word	0x00030d40

0800a534 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a538:	4904      	ldr	r1, [pc, #16]	; (800a54c <MX_FATFS_Init+0x18>)
 800a53a:	4805      	ldr	r0, [pc, #20]	; (800a550 <MX_FATFS_Init+0x1c>)
 800a53c:	f005 faaa 	bl	800fa94 <FATFS_LinkDriver>
 800a540:	4603      	mov	r3, r0
 800a542:	461a      	mov	r2, r3
 800a544:	4b03      	ldr	r3, [pc, #12]	; (800a554 <MX_FATFS_Init+0x20>)
 800a546:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a548:	bf00      	nop
 800a54a:	bd80      	pop	{r7, pc}
 800a54c:	20000688 	.word	0x20000688
 800a550:	08014fb8 	.word	0x08014fb8
 800a554:	20000684 	.word	0x20000684

0800a558 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a558:	b480      	push	{r7}
 800a55a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a55c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a55e:	4618      	mov	r0, r3
 800a560:	46bd      	mov	sp, r7
 800a562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a566:	4770      	bx	lr

0800a568 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a56e:	2300      	movs	r3, #0
 800a570:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a572:	f000 f8c6 	bl	800a702 <BSP_SD_IsDetected>
 800a576:	4603      	mov	r3, r0
 800a578:	2b01      	cmp	r3, #1
 800a57a:	d001      	beq.n	800a580 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800a57c:	2302      	movs	r3, #2
 800a57e:	e012      	b.n	800a5a6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800a580:	480b      	ldr	r0, [pc, #44]	; (800a5b0 <BSP_SD_Init+0x48>)
 800a582:	f7fc fcd7 	bl	8006f34 <HAL_SD_Init>
 800a586:	4603      	mov	r3, r0
 800a588:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a58a:	79fb      	ldrb	r3, [r7, #7]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d109      	bne.n	800a5a4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800a590:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a594:	4806      	ldr	r0, [pc, #24]	; (800a5b0 <BSP_SD_Init+0x48>)
 800a596:	f7fd fa87 	bl	8007aa8 <HAL_SD_ConfigWideBusOperation>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d001      	beq.n	800a5a4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a5a4:	79fb      	ldrb	r3, [r7, #7]
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3708      	adds	r7, #8
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	20000368 	.word	0x20000368

0800a5b4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b086      	sub	sp, #24
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	60f8      	str	r0, [r7, #12]
 800a5bc:	60b9      	str	r1, [r7, #8]
 800a5be:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	75fb      	strb	r3, [r7, #23]

  // Change DMA direction before calling SD Read

  // Direction can only be changed when DMA is disabled

  __HAL_DMA_DISABLE(hsd1.hdmarx);
 800a5c4:	4b13      	ldr	r3, [pc, #76]	; (800a614 <BSP_SD_ReadBlocks_DMA+0x60>)
 800a5c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	681a      	ldr	r2, [r3, #0]
 800a5cc:	4b11      	ldr	r3, [pc, #68]	; (800a614 <BSP_SD_ReadBlocks_DMA+0x60>)
 800a5ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f022 0201 	bic.w	r2, r2, #1
 800a5d6:	601a      	str	r2, [r3, #0]

  hsd1.hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a5d8:	4b0e      	ldr	r3, [pc, #56]	; (800a614 <BSP_SD_ReadBlocks_DMA+0x60>)
 800a5da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5dc:	2200      	movs	r2, #0
 800a5de:	609a      	str	r2, [r3, #8]

  hsd1.hdmarx->Instance->CCR &= ~DMA_CCR_DIR;
 800a5e0:	4b0c      	ldr	r3, [pc, #48]	; (800a614 <BSP_SD_ReadBlocks_DMA+0x60>)
 800a5e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	4b0a      	ldr	r3, [pc, #40]	; (800a614 <BSP_SD_ReadBlocks_DMA+0x60>)
 800a5ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f022 0210 	bic.w	r2, r2, #16
 800a5f2:	601a      	str	r2, [r3, #0]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	68ba      	ldr	r2, [r7, #8]
 800a5f8:	68f9      	ldr	r1, [r7, #12]
 800a5fa:	4806      	ldr	r0, [pc, #24]	; (800a614 <BSP_SD_ReadBlocks_DMA+0x60>)
 800a5fc:	f7fc fd70 	bl	80070e0 <HAL_SD_ReadBlocks_DMA>
 800a600:	4603      	mov	r3, r0
 800a602:	2b00      	cmp	r3, #0
 800a604:	d001      	beq.n	800a60a <BSP_SD_ReadBlocks_DMA+0x56>
  {
    sd_state = MSD_ERROR;
 800a606:	2301      	movs	r3, #1
 800a608:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a60a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3718      	adds	r7, #24
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}
 800a614:	20000368 	.word	0x20000368

0800a618 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b086      	sub	sp, #24
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	60f8      	str	r0, [r7, #12]
 800a620:	60b9      	str	r1, [r7, #8]
 800a622:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a624:	2300      	movs	r3, #0
 800a626:	75fb      	strb	r3, [r7, #23]

  // Change DMA direction before calling SD Read

  // Direction can only be changed when DMA is disabled

  __HAL_DMA_DISABLE(hsd1.hdmatx);
 800a628:	4b13      	ldr	r3, [pc, #76]	; (800a678 <BSP_SD_WriteBlocks_DMA+0x60>)
 800a62a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	681a      	ldr	r2, [r3, #0]
 800a630:	4b11      	ldr	r3, [pc, #68]	; (800a678 <BSP_SD_WriteBlocks_DMA+0x60>)
 800a632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f022 0201 	bic.w	r2, r2, #1
 800a63a:	601a      	str	r2, [r3, #0]

  hsd1.hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a63c:	4b0e      	ldr	r3, [pc, #56]	; (800a678 <BSP_SD_WriteBlocks_DMA+0x60>)
 800a63e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a640:	2210      	movs	r2, #16
 800a642:	609a      	str	r2, [r3, #8]

  hsd1.hdmatx->Instance->CCR |= (uint32_t)DMA_CCR_DIR;
 800a644:	4b0c      	ldr	r3, [pc, #48]	; (800a678 <BSP_SD_WriteBlocks_DMA+0x60>)
 800a646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	681a      	ldr	r2, [r3, #0]
 800a64c:	4b0a      	ldr	r3, [pc, #40]	; (800a678 <BSP_SD_WriteBlocks_DMA+0x60>)
 800a64e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f042 0210 	orr.w	r2, r2, #16
 800a656:	601a      	str	r2, [r3, #0]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	68ba      	ldr	r2, [r7, #8]
 800a65c:	68f9      	ldr	r1, [r7, #12]
 800a65e:	4806      	ldr	r0, [pc, #24]	; (800a678 <BSP_SD_WriteBlocks_DMA+0x60>)
 800a660:	f7fc fe06 	bl	8007270 <HAL_SD_WriteBlocks_DMA>
 800a664:	4603      	mov	r3, r0
 800a666:	2b00      	cmp	r3, #0
 800a668:	d001      	beq.n	800a66e <BSP_SD_WriteBlocks_DMA+0x56>
  {
    sd_state = MSD_ERROR;
 800a66a:	2301      	movs	r3, #1
 800a66c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a66e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a670:	4618      	mov	r0, r3
 800a672:	3718      	adds	r7, #24
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}
 800a678:	20000368 	.word	0x20000368

0800a67c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a680:	4805      	ldr	r0, [pc, #20]	; (800a698 <BSP_SD_GetCardState+0x1c>)
 800a682:	f7fd facd 	bl	8007c20 <HAL_SD_GetCardState>
 800a686:	4603      	mov	r3, r0
 800a688:	2b04      	cmp	r3, #4
 800a68a:	bf14      	ite	ne
 800a68c:	2301      	movne	r3, #1
 800a68e:	2300      	moveq	r3, #0
 800a690:	b2db      	uxtb	r3, r3
}
 800a692:	4618      	mov	r0, r3
 800a694:	bd80      	pop	{r7, pc}
 800a696:	bf00      	nop
 800a698:	20000368 	.word	0x20000368

0800a69c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b082      	sub	sp, #8
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800a6a4:	6879      	ldr	r1, [r7, #4]
 800a6a6:	4803      	ldr	r0, [pc, #12]	; (800a6b4 <BSP_SD_GetCardInfo+0x18>)
 800a6a8:	f7fd f9d2 	bl	8007a50 <HAL_SD_GetCardInfo>
}
 800a6ac:	bf00      	nop
 800a6ae:	3708      	adds	r7, #8
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}
 800a6b4:	20000368 	.word	0x20000368

0800a6b8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a6c0:	f000 f818 	bl	800a6f4 <BSP_SD_AbortCallback>
}
 800a6c4:	bf00      	nop
 800a6c6:	3708      	adds	r7, #8
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}

0800a6cc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a6d4:	f000 f9a8 	bl	800aa28 <BSP_SD_WriteCpltCallback>
}
 800a6d8:	bf00      	nop
 800a6da:	3708      	adds	r7, #8
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a6e8:	f000 f9aa 	bl	800aa40 <BSP_SD_ReadCpltCallback>
}
 800a6ec:	bf00      	nop
 800a6ee:	3708      	adds	r7, #8
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}

0800a6f4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	af00      	add	r7, sp, #0

}
 800a6f8:	bf00      	nop
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a700:	4770      	bx	lr

0800a702 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a702:	b580      	push	{r7, lr}
 800a704:	b082      	sub	sp, #8
 800a706:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a708:	2301      	movs	r3, #1
 800a70a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800a70c:	f000 f80c 	bl	800a728 <BSP_PlatformIsDetected>
 800a710:	4603      	mov	r3, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d101      	bne.n	800a71a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a716:	2300      	movs	r3, #0
 800a718:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a71a:	79fb      	ldrb	r3, [r7, #7]
 800a71c:	b2db      	uxtb	r3, r3
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3708      	adds	r7, #8
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
	...

0800a728 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a72e:	2301      	movs	r3, #1
 800a730:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a732:	2180      	movs	r1, #128	; 0x80
 800a734:	4806      	ldr	r0, [pc, #24]	; (800a750 <BSP_PlatformIsDetected+0x28>)
 800a736:	f7f7 ffff 	bl	8002738 <HAL_GPIO_ReadPin>
 800a73a:	4603      	mov	r3, r0
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d001      	beq.n	800a744 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800a740:	2300      	movs	r3, #0
 800a742:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800a744:	79fb      	ldrb	r3, [r7, #7]
}
 800a746:	4618      	mov	r0, r3
 800a748:	3708      	adds	r7, #8
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
 800a74e:	bf00      	nop
 800a750:	48000800 	.word	0x48000800

0800a754 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b084      	sub	sp, #16
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800a75c:	f7f7 fac8 	bl	8001cf0 <HAL_GetTick>
 800a760:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800a762:	e006      	b.n	800a772 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a764:	f7ff ff8a 	bl	800a67c <BSP_SD_GetCardState>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d101      	bne.n	800a772 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800a76e:	2300      	movs	r3, #0
 800a770:	e009      	b.n	800a786 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800a772:	f7f7 fabd 	bl	8001cf0 <HAL_GetTick>
 800a776:	4602      	mov	r2, r0
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	1ad3      	subs	r3, r2, r3
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	429a      	cmp	r2, r3
 800a780:	d8f0      	bhi.n	800a764 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800a782:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a786:	4618      	mov	r0, r3
 800a788:	3710      	adds	r7, #16
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
	...

0800a790 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b082      	sub	sp, #8
 800a794:	af00      	add	r7, sp, #0
 800a796:	4603      	mov	r3, r0
 800a798:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a79a:	4b0b      	ldr	r3, [pc, #44]	; (800a7c8 <SD_CheckStatus+0x38>)
 800a79c:	2201      	movs	r2, #1
 800a79e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800a7a0:	f7ff ff6c 	bl	800a67c <BSP_SD_GetCardState>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d107      	bne.n	800a7ba <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a7aa:	4b07      	ldr	r3, [pc, #28]	; (800a7c8 <SD_CheckStatus+0x38>)
 800a7ac:	781b      	ldrb	r3, [r3, #0]
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	f023 0301 	bic.w	r3, r3, #1
 800a7b4:	b2da      	uxtb	r2, r3
 800a7b6:	4b04      	ldr	r3, [pc, #16]	; (800a7c8 <SD_CheckStatus+0x38>)
 800a7b8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a7ba:	4b03      	ldr	r3, [pc, #12]	; (800a7c8 <SD_CheckStatus+0x38>)
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	b2db      	uxtb	r3, r3
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	3708      	adds	r7, #8
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	bd80      	pop	{r7, pc}
 800a7c8:	20000009 	.word	0x20000009

0800a7cc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b082      	sub	sp, #8
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800a7d6:	f7ff fec7 	bl	800a568 <BSP_SD_Init>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d107      	bne.n	800a7f0 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800a7e0:	79fb      	ldrb	r3, [r7, #7]
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f7ff ffd4 	bl	800a790 <SD_CheckStatus>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	4b04      	ldr	r3, [pc, #16]	; (800a800 <SD_initialize+0x34>)
 800a7ee:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800a7f0:	4b03      	ldr	r3, [pc, #12]	; (800a800 <SD_initialize+0x34>)
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	b2db      	uxtb	r3, r3
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3708      	adds	r7, #8
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	bf00      	nop
 800a800:	20000009 	.word	0x20000009

0800a804 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b082      	sub	sp, #8
 800a808:	af00      	add	r7, sp, #0
 800a80a:	4603      	mov	r3, r0
 800a80c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a80e:	79fb      	ldrb	r3, [r7, #7]
 800a810:	4618      	mov	r0, r3
 800a812:	f7ff ffbd 	bl	800a790 <SD_CheckStatus>
 800a816:	4603      	mov	r3, r0
}
 800a818:	4618      	mov	r0, r3
 800a81a:	3708      	adds	r7, #8
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}

0800a820 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b086      	sub	sp, #24
 800a824:	af00      	add	r7, sp, #0
 800a826:	60b9      	str	r1, [r7, #8]
 800a828:	607a      	str	r2, [r7, #4]
 800a82a:	603b      	str	r3, [r7, #0]
 800a82c:	4603      	mov	r3, r0
 800a82e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a830:	2301      	movs	r3, #1
 800a832:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a834:	f247 5030 	movw	r0, #30000	; 0x7530
 800a838:	f7ff ff8c 	bl	800a754 <SD_CheckStatusWithTimeout>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	da01      	bge.n	800a846 <SD_read+0x26>
  {
    return res;
 800a842:	7dfb      	ldrb	r3, [r7, #23]
 800a844:	e03b      	b.n	800a8be <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800a846:	683a      	ldr	r2, [r7, #0]
 800a848:	6879      	ldr	r1, [r7, #4]
 800a84a:	68b8      	ldr	r0, [r7, #8]
 800a84c:	f7ff feb2 	bl	800a5b4 <BSP_SD_ReadBlocks_DMA>
 800a850:	4603      	mov	r3, r0
 800a852:	2b00      	cmp	r3, #0
 800a854:	d132      	bne.n	800a8bc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800a856:	4b1c      	ldr	r3, [pc, #112]	; (800a8c8 <SD_read+0xa8>)
 800a858:	2200      	movs	r2, #0
 800a85a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800a85c:	f7f7 fa48 	bl	8001cf0 <HAL_GetTick>
 800a860:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a862:	bf00      	nop
 800a864:	4b18      	ldr	r3, [pc, #96]	; (800a8c8 <SD_read+0xa8>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d108      	bne.n	800a87e <SD_read+0x5e>
 800a86c:	f7f7 fa40 	bl	8001cf0 <HAL_GetTick>
 800a870:	4602      	mov	r2, r0
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	1ad3      	subs	r3, r2, r3
 800a876:	f247 522f 	movw	r2, #29999	; 0x752f
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d9f2      	bls.n	800a864 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800a87e:	4b12      	ldr	r3, [pc, #72]	; (800a8c8 <SD_read+0xa8>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d102      	bne.n	800a88c <SD_read+0x6c>
      {
        res = RES_ERROR;
 800a886:	2301      	movs	r3, #1
 800a888:	75fb      	strb	r3, [r7, #23]
 800a88a:	e017      	b.n	800a8bc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800a88c:	4b0e      	ldr	r3, [pc, #56]	; (800a8c8 <SD_read+0xa8>)
 800a88e:	2200      	movs	r2, #0
 800a890:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a892:	f7f7 fa2d 	bl	8001cf0 <HAL_GetTick>
 800a896:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a898:	e007      	b.n	800a8aa <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a89a:	f7ff feef 	bl	800a67c <BSP_SD_GetCardState>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d102      	bne.n	800a8aa <SD_read+0x8a>
          {
            res = RES_OK;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800a8a8:	e008      	b.n	800a8bc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a8aa:	f7f7 fa21 	bl	8001cf0 <HAL_GetTick>
 800a8ae:	4602      	mov	r2, r0
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	1ad3      	subs	r3, r2, r3
 800a8b4:	f247 522f 	movw	r2, #29999	; 0x752f
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d9ee      	bls.n	800a89a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800a8bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3718      	adds	r7, #24
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	20000af0 	.word	0x20000af0

0800a8cc <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b086      	sub	sp, #24
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60b9      	str	r1, [r7, #8]
 800a8d4:	607a      	str	r2, [r7, #4]
 800a8d6:	603b      	str	r3, [r7, #0]
 800a8d8:	4603      	mov	r3, r0
 800a8da:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a8dc:	2301      	movs	r3, #1
 800a8de:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800a8e0:	4b24      	ldr	r3, [pc, #144]	; (800a974 <SD_write+0xa8>)
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a8e6:	f247 5030 	movw	r0, #30000	; 0x7530
 800a8ea:	f7ff ff33 	bl	800a754 <SD_CheckStatusWithTimeout>
 800a8ee:	4603      	mov	r3, r0
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	da01      	bge.n	800a8f8 <SD_write+0x2c>
  {
    return res;
 800a8f4:	7dfb      	ldrb	r3, [r7, #23]
 800a8f6:	e038      	b.n	800a96a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a8f8:	683a      	ldr	r2, [r7, #0]
 800a8fa:	6879      	ldr	r1, [r7, #4]
 800a8fc:	68b8      	ldr	r0, [r7, #8]
 800a8fe:	f7ff fe8b 	bl	800a618 <BSP_SD_WriteBlocks_DMA>
 800a902:	4603      	mov	r3, r0
 800a904:	2b00      	cmp	r3, #0
 800a906:	d12f      	bne.n	800a968 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800a908:	f7f7 f9f2 	bl	8001cf0 <HAL_GetTick>
 800a90c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a90e:	bf00      	nop
 800a910:	4b18      	ldr	r3, [pc, #96]	; (800a974 <SD_write+0xa8>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d108      	bne.n	800a92a <SD_write+0x5e>
 800a918:	f7f7 f9ea 	bl	8001cf0 <HAL_GetTick>
 800a91c:	4602      	mov	r2, r0
 800a91e:	693b      	ldr	r3, [r7, #16]
 800a920:	1ad3      	subs	r3, r2, r3
 800a922:	f247 522f 	movw	r2, #29999	; 0x752f
 800a926:	4293      	cmp	r3, r2
 800a928:	d9f2      	bls.n	800a910 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800a92a:	4b12      	ldr	r3, [pc, #72]	; (800a974 <SD_write+0xa8>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d102      	bne.n	800a938 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800a932:	2301      	movs	r3, #1
 800a934:	75fb      	strb	r3, [r7, #23]
 800a936:	e017      	b.n	800a968 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800a938:	4b0e      	ldr	r3, [pc, #56]	; (800a974 <SD_write+0xa8>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a93e:	f7f7 f9d7 	bl	8001cf0 <HAL_GetTick>
 800a942:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a944:	e007      	b.n	800a956 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a946:	f7ff fe99 	bl	800a67c <BSP_SD_GetCardState>
 800a94a:	4603      	mov	r3, r0
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d102      	bne.n	800a956 <SD_write+0x8a>
          {
            res = RES_OK;
 800a950:	2300      	movs	r3, #0
 800a952:	75fb      	strb	r3, [r7, #23]
            break;
 800a954:	e008      	b.n	800a968 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a956:	f7f7 f9cb 	bl	8001cf0 <HAL_GetTick>
 800a95a:	4602      	mov	r2, r0
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	1ad3      	subs	r3, r2, r3
 800a960:	f247 522f 	movw	r2, #29999	; 0x752f
 800a964:	4293      	cmp	r3, r2
 800a966:	d9ee      	bls.n	800a946 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800a968:	7dfb      	ldrb	r3, [r7, #23]
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3718      	adds	r7, #24
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}
 800a972:	bf00      	nop
 800a974:	20000aec 	.word	0x20000aec

0800a978 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b08c      	sub	sp, #48	; 0x30
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	4603      	mov	r3, r0
 800a980:	603a      	str	r2, [r7, #0]
 800a982:	71fb      	strb	r3, [r7, #7]
 800a984:	460b      	mov	r3, r1
 800a986:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a988:	2301      	movs	r3, #1
 800a98a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a98e:	4b25      	ldr	r3, [pc, #148]	; (800aa24 <SD_ioctl+0xac>)
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	b2db      	uxtb	r3, r3
 800a994:	f003 0301 	and.w	r3, r3, #1
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d001      	beq.n	800a9a0 <SD_ioctl+0x28>
 800a99c:	2303      	movs	r3, #3
 800a99e:	e03c      	b.n	800aa1a <SD_ioctl+0xa2>

  switch (cmd)
 800a9a0:	79bb      	ldrb	r3, [r7, #6]
 800a9a2:	2b03      	cmp	r3, #3
 800a9a4:	d834      	bhi.n	800aa10 <SD_ioctl+0x98>
 800a9a6:	a201      	add	r2, pc, #4	; (adr r2, 800a9ac <SD_ioctl+0x34>)
 800a9a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9ac:	0800a9bd 	.word	0x0800a9bd
 800a9b0:	0800a9c5 	.word	0x0800a9c5
 800a9b4:	0800a9dd 	.word	0x0800a9dd
 800a9b8:	0800a9f7 	.word	0x0800a9f7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a9c2:	e028      	b.n	800aa16 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a9c4:	f107 030c 	add.w	r3, r7, #12
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7ff fe67 	bl	800a69c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a9ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a9da:	e01c      	b.n	800aa16 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a9dc:	f107 030c 	add.w	r3, r7, #12
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7ff fe5b 	bl	800a69c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a9e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e8:	b29a      	uxth	r2, r3
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a9f4:	e00f      	b.n	800aa16 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a9f6:	f107 030c 	add.w	r3, r7, #12
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f7ff fe4e 	bl	800a69c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800aa00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa02:	0a5a      	lsrs	r2, r3, #9
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800aa0e:	e002      	b.n	800aa16 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800aa10:	2304      	movs	r3, #4
 800aa12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800aa16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3730      	adds	r7, #48	; 0x30
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}
 800aa22:	bf00      	nop
 800aa24:	20000009 	.word	0x20000009

0800aa28 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800aa28:	b480      	push	{r7}
 800aa2a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800aa2c:	4b03      	ldr	r3, [pc, #12]	; (800aa3c <BSP_SD_WriteCpltCallback+0x14>)
 800aa2e:	2201      	movs	r2, #1
 800aa30:	601a      	str	r2, [r3, #0]
}
 800aa32:	bf00      	nop
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr
 800aa3c:	20000aec 	.word	0x20000aec

0800aa40 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800aa40:	b480      	push	{r7}
 800aa42:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800aa44:	4b03      	ldr	r3, [pc, #12]	; (800aa54 <BSP_SD_ReadCpltCallback+0x14>)
 800aa46:	2201      	movs	r2, #1
 800aa48:	601a      	str	r2, [r3, #0]
}
 800aa4a:	bf00      	nop
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr
 800aa54:	20000af0 	.word	0x20000af0

0800aa58 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b084      	sub	sp, #16
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
 800aa60:	460b      	mov	r3, r1
 800aa62:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800aa64:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800aa68:	f005 fe44 	bl	80106f4 <USBD_static_malloc>
 800aa6c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d109      	bne.n	800aa88 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	32b0      	adds	r2, #176	; 0xb0
 800aa7e:	2100      	movs	r1, #0
 800aa80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800aa84:	2302      	movs	r3, #2
 800aa86:	e0d4      	b.n	800ac32 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800aa88:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	f006 fdf1 	bl	8011676 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	32b0      	adds	r2, #176	; 0xb0
 800aa9e:	68f9      	ldr	r1, [r7, #12]
 800aaa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	32b0      	adds	r2, #176	; 0xb0
 800aaae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	7c1b      	ldrb	r3, [r3, #16]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d138      	bne.n	800ab32 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800aac0:	4b5e      	ldr	r3, [pc, #376]	; (800ac3c <USBD_CDC_Init+0x1e4>)
 800aac2:	7819      	ldrb	r1, [r3, #0]
 800aac4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aac8:	2202      	movs	r2, #2
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f005 fbfe 	bl	80102cc <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800aad0:	4b5a      	ldr	r3, [pc, #360]	; (800ac3c <USBD_CDC_Init+0x1e4>)
 800aad2:	781b      	ldrb	r3, [r3, #0]
 800aad4:	f003 020f 	and.w	r2, r3, #15
 800aad8:	6879      	ldr	r1, [r7, #4]
 800aada:	4613      	mov	r3, r2
 800aadc:	009b      	lsls	r3, r3, #2
 800aade:	4413      	add	r3, r2
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	440b      	add	r3, r1
 800aae4:	3324      	adds	r3, #36	; 0x24
 800aae6:	2201      	movs	r2, #1
 800aae8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800aaea:	4b55      	ldr	r3, [pc, #340]	; (800ac40 <USBD_CDC_Init+0x1e8>)
 800aaec:	7819      	ldrb	r1, [r3, #0]
 800aaee:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aaf2:	2202      	movs	r2, #2
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f005 fbe9 	bl	80102cc <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800aafa:	4b51      	ldr	r3, [pc, #324]	; (800ac40 <USBD_CDC_Init+0x1e8>)
 800aafc:	781b      	ldrb	r3, [r3, #0]
 800aafe:	f003 020f 	and.w	r2, r3, #15
 800ab02:	6879      	ldr	r1, [r7, #4]
 800ab04:	4613      	mov	r3, r2
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	4413      	add	r3, r2
 800ab0a:	009b      	lsls	r3, r3, #2
 800ab0c:	440b      	add	r3, r1
 800ab0e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ab12:	2201      	movs	r2, #1
 800ab14:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ab16:	4b4b      	ldr	r3, [pc, #300]	; (800ac44 <USBD_CDC_Init+0x1ec>)
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	f003 020f 	and.w	r2, r3, #15
 800ab1e:	6879      	ldr	r1, [r7, #4]
 800ab20:	4613      	mov	r3, r2
 800ab22:	009b      	lsls	r3, r3, #2
 800ab24:	4413      	add	r3, r2
 800ab26:	009b      	lsls	r3, r3, #2
 800ab28:	440b      	add	r3, r1
 800ab2a:	3326      	adds	r3, #38	; 0x26
 800ab2c:	2210      	movs	r2, #16
 800ab2e:	801a      	strh	r2, [r3, #0]
 800ab30:	e035      	b.n	800ab9e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ab32:	4b42      	ldr	r3, [pc, #264]	; (800ac3c <USBD_CDC_Init+0x1e4>)
 800ab34:	7819      	ldrb	r1, [r3, #0]
 800ab36:	2340      	movs	r3, #64	; 0x40
 800ab38:	2202      	movs	r2, #2
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f005 fbc6 	bl	80102cc <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ab40:	4b3e      	ldr	r3, [pc, #248]	; (800ac3c <USBD_CDC_Init+0x1e4>)
 800ab42:	781b      	ldrb	r3, [r3, #0]
 800ab44:	f003 020f 	and.w	r2, r3, #15
 800ab48:	6879      	ldr	r1, [r7, #4]
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	4413      	add	r3, r2
 800ab50:	009b      	lsls	r3, r3, #2
 800ab52:	440b      	add	r3, r1
 800ab54:	3324      	adds	r3, #36	; 0x24
 800ab56:	2201      	movs	r2, #1
 800ab58:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ab5a:	4b39      	ldr	r3, [pc, #228]	; (800ac40 <USBD_CDC_Init+0x1e8>)
 800ab5c:	7819      	ldrb	r1, [r3, #0]
 800ab5e:	2340      	movs	r3, #64	; 0x40
 800ab60:	2202      	movs	r2, #2
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f005 fbb2 	bl	80102cc <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ab68:	4b35      	ldr	r3, [pc, #212]	; (800ac40 <USBD_CDC_Init+0x1e8>)
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	f003 020f 	and.w	r2, r3, #15
 800ab70:	6879      	ldr	r1, [r7, #4]
 800ab72:	4613      	mov	r3, r2
 800ab74:	009b      	lsls	r3, r3, #2
 800ab76:	4413      	add	r3, r2
 800ab78:	009b      	lsls	r3, r3, #2
 800ab7a:	440b      	add	r3, r1
 800ab7c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ab80:	2201      	movs	r2, #1
 800ab82:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ab84:	4b2f      	ldr	r3, [pc, #188]	; (800ac44 <USBD_CDC_Init+0x1ec>)
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	f003 020f 	and.w	r2, r3, #15
 800ab8c:	6879      	ldr	r1, [r7, #4]
 800ab8e:	4613      	mov	r3, r2
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	4413      	add	r3, r2
 800ab94:	009b      	lsls	r3, r3, #2
 800ab96:	440b      	add	r3, r1
 800ab98:	3326      	adds	r3, #38	; 0x26
 800ab9a:	2210      	movs	r2, #16
 800ab9c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ab9e:	4b29      	ldr	r3, [pc, #164]	; (800ac44 <USBD_CDC_Init+0x1ec>)
 800aba0:	7819      	ldrb	r1, [r3, #0]
 800aba2:	2308      	movs	r3, #8
 800aba4:	2203      	movs	r2, #3
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f005 fb90 	bl	80102cc <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800abac:	4b25      	ldr	r3, [pc, #148]	; (800ac44 <USBD_CDC_Init+0x1ec>)
 800abae:	781b      	ldrb	r3, [r3, #0]
 800abb0:	f003 020f 	and.w	r2, r3, #15
 800abb4:	6879      	ldr	r1, [r7, #4]
 800abb6:	4613      	mov	r3, r2
 800abb8:	009b      	lsls	r3, r3, #2
 800abba:	4413      	add	r3, r2
 800abbc:	009b      	lsls	r3, r3, #2
 800abbe:	440b      	add	r3, r1
 800abc0:	3324      	adds	r3, #36	; 0x24
 800abc2:	2201      	movs	r2, #1
 800abc4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2200      	movs	r2, #0
 800abca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800abd4:	687a      	ldr	r2, [r7, #4]
 800abd6:	33b0      	adds	r3, #176	; 0xb0
 800abd8:	009b      	lsls	r3, r3, #2
 800abda:	4413      	add	r3, r2
 800abdc:	685b      	ldr	r3, [r3, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2200      	movs	r2, #0
 800abe6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2200      	movs	r2, #0
 800abee:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d101      	bne.n	800ac00 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800abfc:	2302      	movs	r3, #2
 800abfe:	e018      	b.n	800ac32 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	7c1b      	ldrb	r3, [r3, #16]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d10a      	bne.n	800ac1e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ac08:	4b0d      	ldr	r3, [pc, #52]	; (800ac40 <USBD_CDC_Init+0x1e8>)
 800ac0a:	7819      	ldrb	r1, [r3, #0]
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ac12:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f005 fcd2 	bl	80105c0 <USBD_LL_PrepareReceive>
 800ac1c:	e008      	b.n	800ac30 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ac1e:	4b08      	ldr	r3, [pc, #32]	; (800ac40 <USBD_CDC_Init+0x1e8>)
 800ac20:	7819      	ldrb	r1, [r3, #0]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ac28:	2340      	movs	r3, #64	; 0x40
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f005 fcc8 	bl	80105c0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ac30:	2300      	movs	r3, #0
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3710      	adds	r7, #16
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	20000093 	.word	0x20000093
 800ac40:	20000094 	.word	0x20000094
 800ac44:	20000095 	.word	0x20000095

0800ac48 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b082      	sub	sp, #8
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	460b      	mov	r3, r1
 800ac52:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ac54:	4b3a      	ldr	r3, [pc, #232]	; (800ad40 <USBD_CDC_DeInit+0xf8>)
 800ac56:	781b      	ldrb	r3, [r3, #0]
 800ac58:	4619      	mov	r1, r3
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f005 fb74 	bl	8010348 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ac60:	4b37      	ldr	r3, [pc, #220]	; (800ad40 <USBD_CDC_DeInit+0xf8>)
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	f003 020f 	and.w	r2, r3, #15
 800ac68:	6879      	ldr	r1, [r7, #4]
 800ac6a:	4613      	mov	r3, r2
 800ac6c:	009b      	lsls	r3, r3, #2
 800ac6e:	4413      	add	r3, r2
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	440b      	add	r3, r1
 800ac74:	3324      	adds	r3, #36	; 0x24
 800ac76:	2200      	movs	r2, #0
 800ac78:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ac7a:	4b32      	ldr	r3, [pc, #200]	; (800ad44 <USBD_CDC_DeInit+0xfc>)
 800ac7c:	781b      	ldrb	r3, [r3, #0]
 800ac7e:	4619      	mov	r1, r3
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f005 fb61 	bl	8010348 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800ac86:	4b2f      	ldr	r3, [pc, #188]	; (800ad44 <USBD_CDC_DeInit+0xfc>)
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	f003 020f 	and.w	r2, r3, #15
 800ac8e:	6879      	ldr	r1, [r7, #4]
 800ac90:	4613      	mov	r3, r2
 800ac92:	009b      	lsls	r3, r3, #2
 800ac94:	4413      	add	r3, r2
 800ac96:	009b      	lsls	r3, r3, #2
 800ac98:	440b      	add	r3, r1
 800ac9a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ac9e:	2200      	movs	r2, #0
 800aca0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800aca2:	4b29      	ldr	r3, [pc, #164]	; (800ad48 <USBD_CDC_DeInit+0x100>)
 800aca4:	781b      	ldrb	r3, [r3, #0]
 800aca6:	4619      	mov	r1, r3
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f005 fb4d 	bl	8010348 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800acae:	4b26      	ldr	r3, [pc, #152]	; (800ad48 <USBD_CDC_DeInit+0x100>)
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	f003 020f 	and.w	r2, r3, #15
 800acb6:	6879      	ldr	r1, [r7, #4]
 800acb8:	4613      	mov	r3, r2
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	4413      	add	r3, r2
 800acbe:	009b      	lsls	r3, r3, #2
 800acc0:	440b      	add	r3, r1
 800acc2:	3324      	adds	r3, #36	; 0x24
 800acc4:	2200      	movs	r2, #0
 800acc6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800acc8:	4b1f      	ldr	r3, [pc, #124]	; (800ad48 <USBD_CDC_DeInit+0x100>)
 800acca:	781b      	ldrb	r3, [r3, #0]
 800accc:	f003 020f 	and.w	r2, r3, #15
 800acd0:	6879      	ldr	r1, [r7, #4]
 800acd2:	4613      	mov	r3, r2
 800acd4:	009b      	lsls	r3, r3, #2
 800acd6:	4413      	add	r3, r2
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	440b      	add	r3, r1
 800acdc:	3326      	adds	r3, #38	; 0x26
 800acde:	2200      	movs	r2, #0
 800ace0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	32b0      	adds	r2, #176	; 0xb0
 800acec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d01f      	beq.n	800ad34 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	33b0      	adds	r3, #176	; 0xb0
 800acfe:	009b      	lsls	r3, r3, #2
 800ad00:	4413      	add	r3, r2
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	685b      	ldr	r3, [r3, #4]
 800ad06:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	32b0      	adds	r2, #176	; 0xb0
 800ad12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad16:	4618      	mov	r0, r3
 800ad18:	f005 fcfa 	bl	8010710 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	32b0      	adds	r2, #176	; 0xb0
 800ad26:	2100      	movs	r1, #0
 800ad28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2200      	movs	r2, #0
 800ad30:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ad34:	2300      	movs	r3, #0
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3708      	adds	r7, #8
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
 800ad3e:	bf00      	nop
 800ad40:	20000093 	.word	0x20000093
 800ad44:	20000094 	.word	0x20000094
 800ad48:	20000095 	.word	0x20000095

0800ad4c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b086      	sub	sp, #24
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	32b0      	adds	r2, #176	; 0xb0
 800ad60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad64:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ad66:	2300      	movs	r3, #0
 800ad68:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d101      	bne.n	800ad7c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800ad78:	2303      	movs	r3, #3
 800ad7a:	e0bf      	b.n	800aefc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	781b      	ldrb	r3, [r3, #0]
 800ad80:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d050      	beq.n	800ae2a <USBD_CDC_Setup+0xde>
 800ad88:	2b20      	cmp	r3, #32
 800ad8a:	f040 80af 	bne.w	800aeec <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	88db      	ldrh	r3, [r3, #6]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d03a      	beq.n	800ae0c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	781b      	ldrb	r3, [r3, #0]
 800ad9a:	b25b      	sxtb	r3, r3
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	da1b      	bge.n	800add8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ada6:	687a      	ldr	r2, [r7, #4]
 800ada8:	33b0      	adds	r3, #176	; 0xb0
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	4413      	add	r3, r2
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	689b      	ldr	r3, [r3, #8]
 800adb2:	683a      	ldr	r2, [r7, #0]
 800adb4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800adb6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800adb8:	683a      	ldr	r2, [r7, #0]
 800adba:	88d2      	ldrh	r2, [r2, #6]
 800adbc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	88db      	ldrh	r3, [r3, #6]
 800adc2:	2b07      	cmp	r3, #7
 800adc4:	bf28      	it	cs
 800adc6:	2307      	movcs	r3, #7
 800adc8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800adca:	693b      	ldr	r3, [r7, #16]
 800adcc:	89fa      	ldrh	r2, [r7, #14]
 800adce:	4619      	mov	r1, r3
 800add0:	6878      	ldr	r0, [r7, #4]
 800add2:	f001 fd73 	bl	800c8bc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800add6:	e090      	b.n	800aefa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	785a      	ldrb	r2, [r3, #1]
 800addc:	693b      	ldr	r3, [r7, #16]
 800adde:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	88db      	ldrh	r3, [r3, #6]
 800ade6:	2b3f      	cmp	r3, #63	; 0x3f
 800ade8:	d803      	bhi.n	800adf2 <USBD_CDC_Setup+0xa6>
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	88db      	ldrh	r3, [r3, #6]
 800adee:	b2da      	uxtb	r2, r3
 800adf0:	e000      	b.n	800adf4 <USBD_CDC_Setup+0xa8>
 800adf2:	2240      	movs	r2, #64	; 0x40
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800adfa:	6939      	ldr	r1, [r7, #16]
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800ae02:	461a      	mov	r2, r3
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f001 fd85 	bl	800c914 <USBD_CtlPrepareRx>
      break;
 800ae0a:	e076      	b.n	800aefa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	33b0      	adds	r3, #176	; 0xb0
 800ae16:	009b      	lsls	r3, r3, #2
 800ae18:	4413      	add	r3, r2
 800ae1a:	685b      	ldr	r3, [r3, #4]
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	683a      	ldr	r2, [r7, #0]
 800ae20:	7850      	ldrb	r0, [r2, #1]
 800ae22:	2200      	movs	r2, #0
 800ae24:	6839      	ldr	r1, [r7, #0]
 800ae26:	4798      	blx	r3
      break;
 800ae28:	e067      	b.n	800aefa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	785b      	ldrb	r3, [r3, #1]
 800ae2e:	2b0b      	cmp	r3, #11
 800ae30:	d851      	bhi.n	800aed6 <USBD_CDC_Setup+0x18a>
 800ae32:	a201      	add	r2, pc, #4	; (adr r2, 800ae38 <USBD_CDC_Setup+0xec>)
 800ae34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae38:	0800ae69 	.word	0x0800ae69
 800ae3c:	0800aee5 	.word	0x0800aee5
 800ae40:	0800aed7 	.word	0x0800aed7
 800ae44:	0800aed7 	.word	0x0800aed7
 800ae48:	0800aed7 	.word	0x0800aed7
 800ae4c:	0800aed7 	.word	0x0800aed7
 800ae50:	0800aed7 	.word	0x0800aed7
 800ae54:	0800aed7 	.word	0x0800aed7
 800ae58:	0800aed7 	.word	0x0800aed7
 800ae5c:	0800aed7 	.word	0x0800aed7
 800ae60:	0800ae93 	.word	0x0800ae93
 800ae64:	0800aebd 	.word	0x0800aebd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae6e:	b2db      	uxtb	r3, r3
 800ae70:	2b03      	cmp	r3, #3
 800ae72:	d107      	bne.n	800ae84 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ae74:	f107 030a 	add.w	r3, r7, #10
 800ae78:	2202      	movs	r2, #2
 800ae7a:	4619      	mov	r1, r3
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f001 fd1d 	bl	800c8bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ae82:	e032      	b.n	800aeea <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ae84:	6839      	ldr	r1, [r7, #0]
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f001 fca7 	bl	800c7da <USBD_CtlError>
            ret = USBD_FAIL;
 800ae8c:	2303      	movs	r3, #3
 800ae8e:	75fb      	strb	r3, [r7, #23]
          break;
 800ae90:	e02b      	b.n	800aeea <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae98:	b2db      	uxtb	r3, r3
 800ae9a:	2b03      	cmp	r3, #3
 800ae9c:	d107      	bne.n	800aeae <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ae9e:	f107 030d 	add.w	r3, r7, #13
 800aea2:	2201      	movs	r2, #1
 800aea4:	4619      	mov	r1, r3
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f001 fd08 	bl	800c8bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800aeac:	e01d      	b.n	800aeea <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800aeae:	6839      	ldr	r1, [r7, #0]
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	f001 fc92 	bl	800c7da <USBD_CtlError>
            ret = USBD_FAIL;
 800aeb6:	2303      	movs	r3, #3
 800aeb8:	75fb      	strb	r3, [r7, #23]
          break;
 800aeba:	e016      	b.n	800aeea <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aec2:	b2db      	uxtb	r3, r3
 800aec4:	2b03      	cmp	r3, #3
 800aec6:	d00f      	beq.n	800aee8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800aec8:	6839      	ldr	r1, [r7, #0]
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f001 fc85 	bl	800c7da <USBD_CtlError>
            ret = USBD_FAIL;
 800aed0:	2303      	movs	r3, #3
 800aed2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800aed4:	e008      	b.n	800aee8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800aed6:	6839      	ldr	r1, [r7, #0]
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f001 fc7e 	bl	800c7da <USBD_CtlError>
          ret = USBD_FAIL;
 800aede:	2303      	movs	r3, #3
 800aee0:	75fb      	strb	r3, [r7, #23]
          break;
 800aee2:	e002      	b.n	800aeea <USBD_CDC_Setup+0x19e>
          break;
 800aee4:	bf00      	nop
 800aee6:	e008      	b.n	800aefa <USBD_CDC_Setup+0x1ae>
          break;
 800aee8:	bf00      	nop
      }
      break;
 800aeea:	e006      	b.n	800aefa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800aeec:	6839      	ldr	r1, [r7, #0]
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f001 fc73 	bl	800c7da <USBD_CtlError>
      ret = USBD_FAIL;
 800aef4:	2303      	movs	r3, #3
 800aef6:	75fb      	strb	r3, [r7, #23]
      break;
 800aef8:	bf00      	nop
  }

  return (uint8_t)ret;
 800aefa:	7dfb      	ldrb	r3, [r7, #23]
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3718      	adds	r7, #24
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
 800af0c:	460b      	mov	r3, r1
 800af0e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800af16:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	32b0      	adds	r2, #176	; 0xb0
 800af22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d101      	bne.n	800af2e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800af2a:	2303      	movs	r3, #3
 800af2c:	e065      	b.n	800affa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	32b0      	adds	r2, #176	; 0xb0
 800af38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af3c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800af3e:	78fb      	ldrb	r3, [r7, #3]
 800af40:	f003 020f 	and.w	r2, r3, #15
 800af44:	6879      	ldr	r1, [r7, #4]
 800af46:	4613      	mov	r3, r2
 800af48:	009b      	lsls	r3, r3, #2
 800af4a:	4413      	add	r3, r2
 800af4c:	009b      	lsls	r3, r3, #2
 800af4e:	440b      	add	r3, r1
 800af50:	3318      	adds	r3, #24
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d02f      	beq.n	800afb8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800af58:	78fb      	ldrb	r3, [r7, #3]
 800af5a:	f003 020f 	and.w	r2, r3, #15
 800af5e:	6879      	ldr	r1, [r7, #4]
 800af60:	4613      	mov	r3, r2
 800af62:	009b      	lsls	r3, r3, #2
 800af64:	4413      	add	r3, r2
 800af66:	009b      	lsls	r3, r3, #2
 800af68:	440b      	add	r3, r1
 800af6a:	3318      	adds	r3, #24
 800af6c:	681a      	ldr	r2, [r3, #0]
 800af6e:	78fb      	ldrb	r3, [r7, #3]
 800af70:	f003 010f 	and.w	r1, r3, #15
 800af74:	68f8      	ldr	r0, [r7, #12]
 800af76:	460b      	mov	r3, r1
 800af78:	00db      	lsls	r3, r3, #3
 800af7a:	440b      	add	r3, r1
 800af7c:	009b      	lsls	r3, r3, #2
 800af7e:	4403      	add	r3, r0
 800af80:	3344      	adds	r3, #68	; 0x44
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	fbb2 f1f3 	udiv	r1, r2, r3
 800af88:	fb01 f303 	mul.w	r3, r1, r3
 800af8c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d112      	bne.n	800afb8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800af92:	78fb      	ldrb	r3, [r7, #3]
 800af94:	f003 020f 	and.w	r2, r3, #15
 800af98:	6879      	ldr	r1, [r7, #4]
 800af9a:	4613      	mov	r3, r2
 800af9c:	009b      	lsls	r3, r3, #2
 800af9e:	4413      	add	r3, r2
 800afa0:	009b      	lsls	r3, r3, #2
 800afa2:	440b      	add	r3, r1
 800afa4:	3318      	adds	r3, #24
 800afa6:	2200      	movs	r2, #0
 800afa8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800afaa:	78f9      	ldrb	r1, [r7, #3]
 800afac:	2300      	movs	r3, #0
 800afae:	2200      	movs	r2, #0
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f005 facd 	bl	8010550 <USBD_LL_Transmit>
 800afb6:	e01f      	b.n	800aff8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	2200      	movs	r2, #0
 800afbc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	33b0      	adds	r3, #176	; 0xb0
 800afca:	009b      	lsls	r3, r3, #2
 800afcc:	4413      	add	r3, r2
 800afce:	685b      	ldr	r3, [r3, #4]
 800afd0:	691b      	ldr	r3, [r3, #16]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d010      	beq.n	800aff8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800afdc:	687a      	ldr	r2, [r7, #4]
 800afde:	33b0      	adds	r3, #176	; 0xb0
 800afe0:	009b      	lsls	r3, r3, #2
 800afe2:	4413      	add	r3, r2
 800afe4:	685b      	ldr	r3, [r3, #4]
 800afe6:	691b      	ldr	r3, [r3, #16]
 800afe8:	68ba      	ldr	r2, [r7, #8]
 800afea:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800afee:	68ba      	ldr	r2, [r7, #8]
 800aff0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800aff4:	78fa      	ldrb	r2, [r7, #3]
 800aff6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800aff8:	2300      	movs	r3, #0
}
 800affa:	4618      	mov	r0, r3
 800affc:	3710      	adds	r7, #16
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}

0800b002 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b002:	b580      	push	{r7, lr}
 800b004:	b084      	sub	sp, #16
 800b006:	af00      	add	r7, sp, #0
 800b008:	6078      	str	r0, [r7, #4]
 800b00a:	460b      	mov	r3, r1
 800b00c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	32b0      	adds	r2, #176	; 0xb0
 800b018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b01c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	32b0      	adds	r2, #176	; 0xb0
 800b028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d101      	bne.n	800b034 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b030:	2303      	movs	r3, #3
 800b032:	e01a      	b.n	800b06a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b034:	78fb      	ldrb	r3, [r7, #3]
 800b036:	4619      	mov	r1, r3
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f005 faf9 	bl	8010630 <USBD_LL_GetRxDataSize>
 800b03e:	4602      	mov	r2, r0
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b04c:	687a      	ldr	r2, [r7, #4]
 800b04e:	33b0      	adds	r3, #176	; 0xb0
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	4413      	add	r3, r2
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	68db      	ldr	r3, [r3, #12]
 800b058:	68fa      	ldr	r2, [r7, #12]
 800b05a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b05e:	68fa      	ldr	r2, [r7, #12]
 800b060:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b064:	4611      	mov	r1, r2
 800b066:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b068:	2300      	movs	r3, #0
}
 800b06a:	4618      	mov	r0, r3
 800b06c:	3710      	adds	r7, #16
 800b06e:	46bd      	mov	sp, r7
 800b070:	bd80      	pop	{r7, pc}

0800b072 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b072:	b580      	push	{r7, lr}
 800b074:	b084      	sub	sp, #16
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	32b0      	adds	r2, #176	; 0xb0
 800b084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b088:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d101      	bne.n	800b094 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b090:	2303      	movs	r3, #3
 800b092:	e025      	b.n	800b0e0 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	33b0      	adds	r3, #176	; 0xb0
 800b09e:	009b      	lsls	r3, r3, #2
 800b0a0:	4413      	add	r3, r2
 800b0a2:	685b      	ldr	r3, [r3, #4]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d01a      	beq.n	800b0de <USBD_CDC_EP0_RxReady+0x6c>
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b0ae:	2bff      	cmp	r3, #255	; 0xff
 800b0b0:	d015      	beq.n	800b0de <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b0b8:	687a      	ldr	r2, [r7, #4]
 800b0ba:	33b0      	adds	r3, #176	; 0xb0
 800b0bc:	009b      	lsls	r3, r3, #2
 800b0be:	4413      	add	r3, r2
 800b0c0:	685b      	ldr	r3, [r3, #4]
 800b0c2:	689b      	ldr	r3, [r3, #8]
 800b0c4:	68fa      	ldr	r2, [r7, #12]
 800b0c6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800b0ca:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b0cc:	68fa      	ldr	r2, [r7, #12]
 800b0ce:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b0d2:	b292      	uxth	r2, r2
 800b0d4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	22ff      	movs	r2, #255	; 0xff
 800b0da:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800b0de:	2300      	movs	r3, #0
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3710      	adds	r7, #16
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b086      	sub	sp, #24
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b0f0:	2182      	movs	r1, #130	; 0x82
 800b0f2:	4818      	ldr	r0, [pc, #96]	; (800b154 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b0f4:	f000 fd0f 	bl	800bb16 <USBD_GetEpDesc>
 800b0f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b0fa:	2101      	movs	r1, #1
 800b0fc:	4815      	ldr	r0, [pc, #84]	; (800b154 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b0fe:	f000 fd0a 	bl	800bb16 <USBD_GetEpDesc>
 800b102:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b104:	2181      	movs	r1, #129	; 0x81
 800b106:	4813      	ldr	r0, [pc, #76]	; (800b154 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b108:	f000 fd05 	bl	800bb16 <USBD_GetEpDesc>
 800b10c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d002      	beq.n	800b11a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	2210      	movs	r2, #16
 800b118:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d006      	beq.n	800b12e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	2200      	movs	r2, #0
 800b124:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b128:	711a      	strb	r2, [r3, #4]
 800b12a:	2200      	movs	r2, #0
 800b12c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d006      	beq.n	800b142 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	2200      	movs	r2, #0
 800b138:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b13c:	711a      	strb	r2, [r3, #4]
 800b13e:	2200      	movs	r2, #0
 800b140:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	2243      	movs	r2, #67	; 0x43
 800b146:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b148:	4b02      	ldr	r3, [pc, #8]	; (800b154 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3718      	adds	r7, #24
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
 800b152:	bf00      	nop
 800b154:	20000050 	.word	0x20000050

0800b158 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b086      	sub	sp, #24
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b160:	2182      	movs	r1, #130	; 0x82
 800b162:	4818      	ldr	r0, [pc, #96]	; (800b1c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b164:	f000 fcd7 	bl	800bb16 <USBD_GetEpDesc>
 800b168:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b16a:	2101      	movs	r1, #1
 800b16c:	4815      	ldr	r0, [pc, #84]	; (800b1c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b16e:	f000 fcd2 	bl	800bb16 <USBD_GetEpDesc>
 800b172:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b174:	2181      	movs	r1, #129	; 0x81
 800b176:	4813      	ldr	r0, [pc, #76]	; (800b1c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b178:	f000 fccd 	bl	800bb16 <USBD_GetEpDesc>
 800b17c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d002      	beq.n	800b18a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	2210      	movs	r2, #16
 800b188:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b18a:	693b      	ldr	r3, [r7, #16]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d006      	beq.n	800b19e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	2200      	movs	r2, #0
 800b194:	711a      	strb	r2, [r3, #4]
 800b196:	2200      	movs	r2, #0
 800b198:	f042 0202 	orr.w	r2, r2, #2
 800b19c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d006      	beq.n	800b1b2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	711a      	strb	r2, [r3, #4]
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	f042 0202 	orr.w	r2, r2, #2
 800b1b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2243      	movs	r2, #67	; 0x43
 800b1b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b1b8:	4b02      	ldr	r3, [pc, #8]	; (800b1c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3718      	adds	r7, #24
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
 800b1c2:	bf00      	nop
 800b1c4:	20000050 	.word	0x20000050

0800b1c8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b086      	sub	sp, #24
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b1d0:	2182      	movs	r1, #130	; 0x82
 800b1d2:	4818      	ldr	r0, [pc, #96]	; (800b234 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b1d4:	f000 fc9f 	bl	800bb16 <USBD_GetEpDesc>
 800b1d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b1da:	2101      	movs	r1, #1
 800b1dc:	4815      	ldr	r0, [pc, #84]	; (800b234 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b1de:	f000 fc9a 	bl	800bb16 <USBD_GetEpDesc>
 800b1e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b1e4:	2181      	movs	r1, #129	; 0x81
 800b1e6:	4813      	ldr	r0, [pc, #76]	; (800b234 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b1e8:	f000 fc95 	bl	800bb16 <USBD_GetEpDesc>
 800b1ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d002      	beq.n	800b1fa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	2210      	movs	r2, #16
 800b1f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d006      	beq.n	800b20e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	2200      	movs	r2, #0
 800b204:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b208:	711a      	strb	r2, [r3, #4]
 800b20a:	2200      	movs	r2, #0
 800b20c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d006      	beq.n	800b222 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	2200      	movs	r2, #0
 800b218:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b21c:	711a      	strb	r2, [r3, #4]
 800b21e:	2200      	movs	r2, #0
 800b220:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2243      	movs	r2, #67	; 0x43
 800b226:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b228:	4b02      	ldr	r3, [pc, #8]	; (800b234 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3718      	adds	r7, #24
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
 800b232:	bf00      	nop
 800b234:	20000050 	.word	0x20000050

0800b238 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b238:	b480      	push	{r7}
 800b23a:	b083      	sub	sp, #12
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	220a      	movs	r2, #10
 800b244:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b246:	4b03      	ldr	r3, [pc, #12]	; (800b254 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b248:	4618      	mov	r0, r3
 800b24a:	370c      	adds	r7, #12
 800b24c:	46bd      	mov	sp, r7
 800b24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b252:	4770      	bx	lr
 800b254:	2000000c 	.word	0x2000000c

0800b258 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b258:	b480      	push	{r7}
 800b25a:	b083      	sub	sp, #12
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d101      	bne.n	800b26c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b268:	2303      	movs	r3, #3
 800b26a:	e009      	b.n	800b280 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b272:	687a      	ldr	r2, [r7, #4]
 800b274:	33b0      	adds	r3, #176	; 0xb0
 800b276:	009b      	lsls	r3, r3, #2
 800b278:	4413      	add	r3, r2
 800b27a:	683a      	ldr	r2, [r7, #0]
 800b27c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b27e:	2300      	movs	r3, #0
}
 800b280:	4618      	mov	r0, r3
 800b282:	370c      	adds	r7, #12
 800b284:	46bd      	mov	sp, r7
 800b286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28a:	4770      	bx	lr

0800b28c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b28c:	b480      	push	{r7}
 800b28e:	b087      	sub	sp, #28
 800b290:	af00      	add	r7, sp, #0
 800b292:	60f8      	str	r0, [r7, #12]
 800b294:	60b9      	str	r1, [r7, #8]
 800b296:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	32b0      	adds	r2, #176	; 0xb0
 800b2a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2a6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d101      	bne.n	800b2b2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b2ae:	2303      	movs	r3, #3
 800b2b0:	e008      	b.n	800b2c4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	68ba      	ldr	r2, [r7, #8]
 800b2b6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b2ba:	697b      	ldr	r3, [r7, #20]
 800b2bc:	687a      	ldr	r2, [r7, #4]
 800b2be:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	371c      	adds	r7, #28
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr

0800b2d0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	b085      	sub	sp, #20
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
 800b2d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	32b0      	adds	r2, #176	; 0xb0
 800b2e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2e8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d101      	bne.n	800b2f4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b2f0:	2303      	movs	r3, #3
 800b2f2:	e004      	b.n	800b2fe <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	683a      	ldr	r2, [r7, #0]
 800b2f8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b2fc:	2300      	movs	r3, #0
}
 800b2fe:	4618      	mov	r0, r3
 800b300:	3714      	adds	r7, #20
 800b302:	46bd      	mov	sp, r7
 800b304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b308:	4770      	bx	lr
	...

0800b30c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b084      	sub	sp, #16
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	32b0      	adds	r2, #176	; 0xb0
 800b31e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b322:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	32b0      	adds	r2, #176	; 0xb0
 800b32e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d101      	bne.n	800b33a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b336:	2303      	movs	r3, #3
 800b338:	e018      	b.n	800b36c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	7c1b      	ldrb	r3, [r3, #16]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d10a      	bne.n	800b358 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b342:	4b0c      	ldr	r3, [pc, #48]	; (800b374 <USBD_CDC_ReceivePacket+0x68>)
 800b344:	7819      	ldrb	r1, [r3, #0]
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b34c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f005 f935 	bl	80105c0 <USBD_LL_PrepareReceive>
 800b356:	e008      	b.n	800b36a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b358:	4b06      	ldr	r3, [pc, #24]	; (800b374 <USBD_CDC_ReceivePacket+0x68>)
 800b35a:	7819      	ldrb	r1, [r3, #0]
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b362:	2340      	movs	r3, #64	; 0x40
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f005 f92b 	bl	80105c0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b36a:	2300      	movs	r3, #0
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3710      	adds	r7, #16
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}
 800b374:	20000094 	.word	0x20000094

0800b378 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b086      	sub	sp, #24
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	60f8      	str	r0, [r7, #12]
 800b380:	60b9      	str	r1, [r7, #8]
 800b382:	4613      	mov	r3, r2
 800b384:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d101      	bne.n	800b390 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b38c:	2303      	movs	r3, #3
 800b38e:	e01f      	b.n	800b3d0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	2200      	movs	r2, #0
 800b394:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	2200      	movs	r2, #0
 800b39c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b3a8:	68bb      	ldr	r3, [r7, #8]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d003      	beq.n	800b3b6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	68ba      	ldr	r2, [r7, #8]
 800b3b2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	2201      	movs	r2, #1
 800b3ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	79fa      	ldrb	r2, [r7, #7]
 800b3c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b3c4:	68f8      	ldr	r0, [r7, #12]
 800b3c6:	f004 ff03 	bl	80101d0 <USBD_LL_Init>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b3ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	3718      	adds	r7, #24
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	bd80      	pop	{r7, pc}

0800b3d8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b084      	sub	sp, #16
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
 800b3e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d101      	bne.n	800b3f0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b3ec:	2303      	movs	r3, #3
 800b3ee:	e025      	b.n	800b43c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	683a      	ldr	r2, [r7, #0]
 800b3f4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	32ae      	adds	r2, #174	; 0xae
 800b402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d00f      	beq.n	800b42c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	32ae      	adds	r2, #174	; 0xae
 800b416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b41c:	f107 020e 	add.w	r2, r7, #14
 800b420:	4610      	mov	r0, r2
 800b422:	4798      	blx	r3
 800b424:	4602      	mov	r2, r0
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800b432:	1c5a      	adds	r2, r3, #1
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800b43a:	2300      	movs	r3, #0
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3710      	adds	r7, #16
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b082      	sub	sp, #8
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f004 ff0b 	bl	8010268 <USBD_LL_Start>
 800b452:	4603      	mov	r3, r0
}
 800b454:	4618      	mov	r0, r3
 800b456:	3708      	adds	r7, #8
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b464:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b466:	4618      	mov	r0, r3
 800b468:	370c      	adds	r7, #12
 800b46a:	46bd      	mov	sp, r7
 800b46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b470:	4770      	bx	lr

0800b472 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b472:	b580      	push	{r7, lr}
 800b474:	b084      	sub	sp, #16
 800b476:	af00      	add	r7, sp, #0
 800b478:	6078      	str	r0, [r7, #4]
 800b47a:	460b      	mov	r3, r1
 800b47c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b47e:	2300      	movs	r3, #0
 800b480:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d009      	beq.n	800b4a0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	78fa      	ldrb	r2, [r7, #3]
 800b496:	4611      	mov	r1, r2
 800b498:	6878      	ldr	r0, [r7, #4]
 800b49a:	4798      	blx	r3
 800b49c:	4603      	mov	r3, r0
 800b49e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b4a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3710      	adds	r7, #16
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd80      	pop	{r7, pc}

0800b4aa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b4aa:	b580      	push	{r7, lr}
 800b4ac:	b084      	sub	sp, #16
 800b4ae:	af00      	add	r7, sp, #0
 800b4b0:	6078      	str	r0, [r7, #4]
 800b4b2:	460b      	mov	r3, r1
 800b4b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4c0:	685b      	ldr	r3, [r3, #4]
 800b4c2:	78fa      	ldrb	r2, [r7, #3]
 800b4c4:	4611      	mov	r1, r2
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	4798      	blx	r3
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d001      	beq.n	800b4d4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b4d0:	2303      	movs	r3, #3
 800b4d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b4d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3710      	adds	r7, #16
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}

0800b4de <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b084      	sub	sp, #16
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	6078      	str	r0, [r7, #4]
 800b4e6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b4ee:	6839      	ldr	r1, [r7, #0]
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f001 f938 	bl	800c766 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b504:	461a      	mov	r2, r3
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b512:	f003 031f 	and.w	r3, r3, #31
 800b516:	2b02      	cmp	r3, #2
 800b518:	d01a      	beq.n	800b550 <USBD_LL_SetupStage+0x72>
 800b51a:	2b02      	cmp	r3, #2
 800b51c:	d822      	bhi.n	800b564 <USBD_LL_SetupStage+0x86>
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d002      	beq.n	800b528 <USBD_LL_SetupStage+0x4a>
 800b522:	2b01      	cmp	r3, #1
 800b524:	d00a      	beq.n	800b53c <USBD_LL_SetupStage+0x5e>
 800b526:	e01d      	b.n	800b564 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b52e:	4619      	mov	r1, r3
 800b530:	6878      	ldr	r0, [r7, #4]
 800b532:	f000 fb65 	bl	800bc00 <USBD_StdDevReq>
 800b536:	4603      	mov	r3, r0
 800b538:	73fb      	strb	r3, [r7, #15]
      break;
 800b53a:	e020      	b.n	800b57e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b542:	4619      	mov	r1, r3
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f000 fbcd 	bl	800bce4 <USBD_StdItfReq>
 800b54a:	4603      	mov	r3, r0
 800b54c:	73fb      	strb	r3, [r7, #15]
      break;
 800b54e:	e016      	b.n	800b57e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b556:	4619      	mov	r1, r3
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f000 fc2f 	bl	800bdbc <USBD_StdEPReq>
 800b55e:	4603      	mov	r3, r0
 800b560:	73fb      	strb	r3, [r7, #15]
      break;
 800b562:	e00c      	b.n	800b57e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b56a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	4619      	mov	r1, r3
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f004 ff1e 	bl	80103b4 <USBD_LL_StallEP>
 800b578:	4603      	mov	r3, r0
 800b57a:	73fb      	strb	r3, [r7, #15]
      break;
 800b57c:	bf00      	nop
  }

  return ret;
 800b57e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b580:	4618      	mov	r0, r3
 800b582:	3710      	adds	r7, #16
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}

0800b588 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b086      	sub	sp, #24
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	60f8      	str	r0, [r7, #12]
 800b590:	460b      	mov	r3, r1
 800b592:	607a      	str	r2, [r7, #4]
 800b594:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b596:	2300      	movs	r3, #0
 800b598:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b59a:	7afb      	ldrb	r3, [r7, #11]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d16e      	bne.n	800b67e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b5a6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b5ae:	2b03      	cmp	r3, #3
 800b5b0:	f040 8098 	bne.w	800b6e4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	689a      	ldr	r2, [r3, #8]
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	68db      	ldr	r3, [r3, #12]
 800b5bc:	429a      	cmp	r2, r3
 800b5be:	d913      	bls.n	800b5e8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	689a      	ldr	r2, [r3, #8]
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	68db      	ldr	r3, [r3, #12]
 800b5c8:	1ad2      	subs	r2, r2, r3
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	68da      	ldr	r2, [r3, #12]
 800b5d2:	693b      	ldr	r3, [r7, #16]
 800b5d4:	689b      	ldr	r3, [r3, #8]
 800b5d6:	4293      	cmp	r3, r2
 800b5d8:	bf28      	it	cs
 800b5da:	4613      	movcs	r3, r2
 800b5dc:	461a      	mov	r2, r3
 800b5de:	6879      	ldr	r1, [r7, #4]
 800b5e0:	68f8      	ldr	r0, [r7, #12]
 800b5e2:	f001 f9b4 	bl	800c94e <USBD_CtlContinueRx>
 800b5e6:	e07d      	b.n	800b6e4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b5ee:	f003 031f 	and.w	r3, r3, #31
 800b5f2:	2b02      	cmp	r3, #2
 800b5f4:	d014      	beq.n	800b620 <USBD_LL_DataOutStage+0x98>
 800b5f6:	2b02      	cmp	r3, #2
 800b5f8:	d81d      	bhi.n	800b636 <USBD_LL_DataOutStage+0xae>
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d002      	beq.n	800b604 <USBD_LL_DataOutStage+0x7c>
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d003      	beq.n	800b60a <USBD_LL_DataOutStage+0x82>
 800b602:	e018      	b.n	800b636 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b604:	2300      	movs	r3, #0
 800b606:	75bb      	strb	r3, [r7, #22]
            break;
 800b608:	e018      	b.n	800b63c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b610:	b2db      	uxtb	r3, r3
 800b612:	4619      	mov	r1, r3
 800b614:	68f8      	ldr	r0, [r7, #12]
 800b616:	f000 fa64 	bl	800bae2 <USBD_CoreFindIF>
 800b61a:	4603      	mov	r3, r0
 800b61c:	75bb      	strb	r3, [r7, #22]
            break;
 800b61e:	e00d      	b.n	800b63c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b626:	b2db      	uxtb	r3, r3
 800b628:	4619      	mov	r1, r3
 800b62a:	68f8      	ldr	r0, [r7, #12]
 800b62c:	f000 fa66 	bl	800bafc <USBD_CoreFindEP>
 800b630:	4603      	mov	r3, r0
 800b632:	75bb      	strb	r3, [r7, #22]
            break;
 800b634:	e002      	b.n	800b63c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b636:	2300      	movs	r3, #0
 800b638:	75bb      	strb	r3, [r7, #22]
            break;
 800b63a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b63c:	7dbb      	ldrb	r3, [r7, #22]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d119      	bne.n	800b676 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b648:	b2db      	uxtb	r3, r3
 800b64a:	2b03      	cmp	r3, #3
 800b64c:	d113      	bne.n	800b676 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b64e:	7dba      	ldrb	r2, [r7, #22]
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	32ae      	adds	r2, #174	; 0xae
 800b654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b658:	691b      	ldr	r3, [r3, #16]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d00b      	beq.n	800b676 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b65e:	7dba      	ldrb	r2, [r7, #22]
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b666:	7dba      	ldrb	r2, [r7, #22]
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	32ae      	adds	r2, #174	; 0xae
 800b66c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b670:	691b      	ldr	r3, [r3, #16]
 800b672:	68f8      	ldr	r0, [r7, #12]
 800b674:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b676:	68f8      	ldr	r0, [r7, #12]
 800b678:	f001 f97a 	bl	800c970 <USBD_CtlSendStatus>
 800b67c:	e032      	b.n	800b6e4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b67e:	7afb      	ldrb	r3, [r7, #11]
 800b680:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b684:	b2db      	uxtb	r3, r3
 800b686:	4619      	mov	r1, r3
 800b688:	68f8      	ldr	r0, [r7, #12]
 800b68a:	f000 fa37 	bl	800bafc <USBD_CoreFindEP>
 800b68e:	4603      	mov	r3, r0
 800b690:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b692:	7dbb      	ldrb	r3, [r7, #22]
 800b694:	2bff      	cmp	r3, #255	; 0xff
 800b696:	d025      	beq.n	800b6e4 <USBD_LL_DataOutStage+0x15c>
 800b698:	7dbb      	ldrb	r3, [r7, #22]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d122      	bne.n	800b6e4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b6a4:	b2db      	uxtb	r3, r3
 800b6a6:	2b03      	cmp	r3, #3
 800b6a8:	d117      	bne.n	800b6da <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b6aa:	7dba      	ldrb	r2, [r7, #22]
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	32ae      	adds	r2, #174	; 0xae
 800b6b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6b4:	699b      	ldr	r3, [r3, #24]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d00f      	beq.n	800b6da <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b6ba:	7dba      	ldrb	r2, [r7, #22]
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b6c2:	7dba      	ldrb	r2, [r7, #22]
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	32ae      	adds	r2, #174	; 0xae
 800b6c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6cc:	699b      	ldr	r3, [r3, #24]
 800b6ce:	7afa      	ldrb	r2, [r7, #11]
 800b6d0:	4611      	mov	r1, r2
 800b6d2:	68f8      	ldr	r0, [r7, #12]
 800b6d4:	4798      	blx	r3
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b6da:	7dfb      	ldrb	r3, [r7, #23]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d001      	beq.n	800b6e4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b6e0:	7dfb      	ldrb	r3, [r7, #23]
 800b6e2:	e000      	b.n	800b6e6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b6e4:	2300      	movs	r3, #0
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	3718      	adds	r7, #24
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}

0800b6ee <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b6ee:	b580      	push	{r7, lr}
 800b6f0:	b086      	sub	sp, #24
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	60f8      	str	r0, [r7, #12]
 800b6f6:	460b      	mov	r3, r1
 800b6f8:	607a      	str	r2, [r7, #4]
 800b6fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b6fc:	7afb      	ldrb	r3, [r7, #11]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d16f      	bne.n	800b7e2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	3314      	adds	r3, #20
 800b706:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b70e:	2b02      	cmp	r3, #2
 800b710:	d15a      	bne.n	800b7c8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	689a      	ldr	r2, [r3, #8]
 800b716:	693b      	ldr	r3, [r7, #16]
 800b718:	68db      	ldr	r3, [r3, #12]
 800b71a:	429a      	cmp	r2, r3
 800b71c:	d914      	bls.n	800b748 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	689a      	ldr	r2, [r3, #8]
 800b722:	693b      	ldr	r3, [r7, #16]
 800b724:	68db      	ldr	r3, [r3, #12]
 800b726:	1ad2      	subs	r2, r2, r3
 800b728:	693b      	ldr	r3, [r7, #16]
 800b72a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	689b      	ldr	r3, [r3, #8]
 800b730:	461a      	mov	r2, r3
 800b732:	6879      	ldr	r1, [r7, #4]
 800b734:	68f8      	ldr	r0, [r7, #12]
 800b736:	f001 f8dc 	bl	800c8f2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b73a:	2300      	movs	r3, #0
 800b73c:	2200      	movs	r2, #0
 800b73e:	2100      	movs	r1, #0
 800b740:	68f8      	ldr	r0, [r7, #12]
 800b742:	f004 ff3d 	bl	80105c0 <USBD_LL_PrepareReceive>
 800b746:	e03f      	b.n	800b7c8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b748:	693b      	ldr	r3, [r7, #16]
 800b74a:	68da      	ldr	r2, [r3, #12]
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	689b      	ldr	r3, [r3, #8]
 800b750:	429a      	cmp	r2, r3
 800b752:	d11c      	bne.n	800b78e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	685a      	ldr	r2, [r3, #4]
 800b758:	693b      	ldr	r3, [r7, #16]
 800b75a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b75c:	429a      	cmp	r2, r3
 800b75e:	d316      	bcc.n	800b78e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	685a      	ldr	r2, [r3, #4]
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b76a:	429a      	cmp	r2, r3
 800b76c:	d20f      	bcs.n	800b78e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b76e:	2200      	movs	r2, #0
 800b770:	2100      	movs	r1, #0
 800b772:	68f8      	ldr	r0, [r7, #12]
 800b774:	f001 f8bd 	bl	800c8f2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	2200      	movs	r2, #0
 800b77c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b780:	2300      	movs	r3, #0
 800b782:	2200      	movs	r2, #0
 800b784:	2100      	movs	r1, #0
 800b786:	68f8      	ldr	r0, [r7, #12]
 800b788:	f004 ff1a 	bl	80105c0 <USBD_LL_PrepareReceive>
 800b78c:	e01c      	b.n	800b7c8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b794:	b2db      	uxtb	r3, r3
 800b796:	2b03      	cmp	r3, #3
 800b798:	d10f      	bne.n	800b7ba <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7a0:	68db      	ldr	r3, [r3, #12]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d009      	beq.n	800b7ba <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7b4:	68db      	ldr	r3, [r3, #12]
 800b7b6:	68f8      	ldr	r0, [r7, #12]
 800b7b8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b7ba:	2180      	movs	r1, #128	; 0x80
 800b7bc:	68f8      	ldr	r0, [r7, #12]
 800b7be:	f004 fdf9 	bl	80103b4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b7c2:	68f8      	ldr	r0, [r7, #12]
 800b7c4:	f001 f8e7 	bl	800c996 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d03a      	beq.n	800b848 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b7d2:	68f8      	ldr	r0, [r7, #12]
 800b7d4:	f7ff fe42 	bl	800b45c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b7e0:	e032      	b.n	800b848 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b7e2:	7afb      	ldrb	r3, [r7, #11]
 800b7e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b7e8:	b2db      	uxtb	r3, r3
 800b7ea:	4619      	mov	r1, r3
 800b7ec:	68f8      	ldr	r0, [r7, #12]
 800b7ee:	f000 f985 	bl	800bafc <USBD_CoreFindEP>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b7f6:	7dfb      	ldrb	r3, [r7, #23]
 800b7f8:	2bff      	cmp	r3, #255	; 0xff
 800b7fa:	d025      	beq.n	800b848 <USBD_LL_DataInStage+0x15a>
 800b7fc:	7dfb      	ldrb	r3, [r7, #23]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d122      	bne.n	800b848 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b808:	b2db      	uxtb	r3, r3
 800b80a:	2b03      	cmp	r3, #3
 800b80c:	d11c      	bne.n	800b848 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b80e:	7dfa      	ldrb	r2, [r7, #23]
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	32ae      	adds	r2, #174	; 0xae
 800b814:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b818:	695b      	ldr	r3, [r3, #20]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d014      	beq.n	800b848 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b81e:	7dfa      	ldrb	r2, [r7, #23]
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b826:	7dfa      	ldrb	r2, [r7, #23]
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	32ae      	adds	r2, #174	; 0xae
 800b82c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b830:	695b      	ldr	r3, [r3, #20]
 800b832:	7afa      	ldrb	r2, [r7, #11]
 800b834:	4611      	mov	r1, r2
 800b836:	68f8      	ldr	r0, [r7, #12]
 800b838:	4798      	blx	r3
 800b83a:	4603      	mov	r3, r0
 800b83c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b83e:	7dbb      	ldrb	r3, [r7, #22]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d001      	beq.n	800b848 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b844:	7dbb      	ldrb	r3, [r7, #22]
 800b846:	e000      	b.n	800b84a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b848:	2300      	movs	r3, #0
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3718      	adds	r7, #24
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}

0800b852 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b852:	b580      	push	{r7, lr}
 800b854:	b084      	sub	sp, #16
 800b856:	af00      	add	r7, sp, #0
 800b858:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b85a:	2300      	movs	r3, #0
 800b85c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2201      	movs	r2, #1
 800b862:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2200      	movs	r2, #0
 800b86a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	2200      	movs	r2, #0
 800b872:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2200      	movs	r2, #0
 800b878:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2200      	movs	r2, #0
 800b880:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d014      	beq.n	800b8b8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d00e      	beq.n	800b8b8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	687a      	ldr	r2, [r7, #4]
 800b8a4:	6852      	ldr	r2, [r2, #4]
 800b8a6:	b2d2      	uxtb	r2, r2
 800b8a8:	4611      	mov	r1, r2
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	4798      	blx	r3
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d001      	beq.n	800b8b8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b8b4:	2303      	movs	r3, #3
 800b8b6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b8b8:	2340      	movs	r3, #64	; 0x40
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	2100      	movs	r1, #0
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f004 fd04 	bl	80102cc <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2201      	movs	r2, #1
 800b8c8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2240      	movs	r2, #64	; 0x40
 800b8d0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b8d4:	2340      	movs	r3, #64	; 0x40
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	2180      	movs	r1, #128	; 0x80
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f004 fcf6 	bl	80102cc <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2201      	movs	r2, #1
 800b8e4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2240      	movs	r2, #64	; 0x40
 800b8ea:	621a      	str	r2, [r3, #32]

  return ret;
 800b8ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3710      	adds	r7, #16
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}

0800b8f6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b8f6:	b480      	push	{r7}
 800b8f8:	b083      	sub	sp, #12
 800b8fa:	af00      	add	r7, sp, #0
 800b8fc:	6078      	str	r0, [r7, #4]
 800b8fe:	460b      	mov	r3, r1
 800b900:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	78fa      	ldrb	r2, [r7, #3]
 800b906:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b908:	2300      	movs	r3, #0
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	370c      	adds	r7, #12
 800b90e:	46bd      	mov	sp, r7
 800b910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b914:	4770      	bx	lr

0800b916 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b916:	b480      	push	{r7}
 800b918:	b083      	sub	sp, #12
 800b91a:	af00      	add	r7, sp, #0
 800b91c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b924:	b2db      	uxtb	r3, r3
 800b926:	2b04      	cmp	r3, #4
 800b928:	d006      	beq.n	800b938 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b930:	b2da      	uxtb	r2, r3
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2204      	movs	r2, #4
 800b93c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b940:	2300      	movs	r3, #0
}
 800b942:	4618      	mov	r0, r3
 800b944:	370c      	adds	r7, #12
 800b946:	46bd      	mov	sp, r7
 800b948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94c:	4770      	bx	lr

0800b94e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b94e:	b480      	push	{r7}
 800b950:	b083      	sub	sp, #12
 800b952:	af00      	add	r7, sp, #0
 800b954:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b95c:	b2db      	uxtb	r3, r3
 800b95e:	2b04      	cmp	r3, #4
 800b960:	d106      	bne.n	800b970 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800b968:	b2da      	uxtb	r2, r3
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b970:	2300      	movs	r3, #0
}
 800b972:	4618      	mov	r0, r3
 800b974:	370c      	adds	r7, #12
 800b976:	46bd      	mov	sp, r7
 800b978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97c:	4770      	bx	lr

0800b97e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b97e:	b580      	push	{r7, lr}
 800b980:	b082      	sub	sp, #8
 800b982:	af00      	add	r7, sp, #0
 800b984:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b98c:	b2db      	uxtb	r3, r3
 800b98e:	2b03      	cmp	r3, #3
 800b990:	d110      	bne.n	800b9b4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d00b      	beq.n	800b9b4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9a2:	69db      	ldr	r3, [r3, #28]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d005      	beq.n	800b9b4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9ae:	69db      	ldr	r3, [r3, #28]
 800b9b0:	6878      	ldr	r0, [r7, #4]
 800b9b2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b9b4:	2300      	movs	r3, #0
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3708      	adds	r7, #8
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b082      	sub	sp, #8
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
 800b9c6:	460b      	mov	r3, r1
 800b9c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	32ae      	adds	r2, #174	; 0xae
 800b9d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d101      	bne.n	800b9e0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b9dc:	2303      	movs	r3, #3
 800b9de:	e01c      	b.n	800ba1a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9e6:	b2db      	uxtb	r3, r3
 800b9e8:	2b03      	cmp	r3, #3
 800b9ea:	d115      	bne.n	800ba18 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	32ae      	adds	r2, #174	; 0xae
 800b9f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9fa:	6a1b      	ldr	r3, [r3, #32]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d00b      	beq.n	800ba18 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	32ae      	adds	r2, #174	; 0xae
 800ba0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba0e:	6a1b      	ldr	r3, [r3, #32]
 800ba10:	78fa      	ldrb	r2, [r7, #3]
 800ba12:	4611      	mov	r1, r2
 800ba14:	6878      	ldr	r0, [r7, #4]
 800ba16:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ba18:	2300      	movs	r3, #0
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3708      	adds	r7, #8
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}

0800ba22 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ba22:	b580      	push	{r7, lr}
 800ba24:	b082      	sub	sp, #8
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	6078      	str	r0, [r7, #4]
 800ba2a:	460b      	mov	r3, r1
 800ba2c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	32ae      	adds	r2, #174	; 0xae
 800ba38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d101      	bne.n	800ba44 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ba40:	2303      	movs	r3, #3
 800ba42:	e01c      	b.n	800ba7e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba4a:	b2db      	uxtb	r3, r3
 800ba4c:	2b03      	cmp	r3, #3
 800ba4e:	d115      	bne.n	800ba7c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	32ae      	adds	r2, #174	; 0xae
 800ba5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d00b      	beq.n	800ba7c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	32ae      	adds	r2, #174	; 0xae
 800ba6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba74:	78fa      	ldrb	r2, [r7, #3]
 800ba76:	4611      	mov	r1, r2
 800ba78:	6878      	ldr	r0, [r7, #4]
 800ba7a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ba7c:	2300      	movs	r3, #0
}
 800ba7e:	4618      	mov	r0, r3
 800ba80:	3708      	adds	r7, #8
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ba86:	b480      	push	{r7}
 800ba88:	b083      	sub	sp, #12
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ba8e:	2300      	movs	r3, #0
}
 800ba90:	4618      	mov	r0, r3
 800ba92:	370c      	adds	r7, #12
 800ba94:	46bd      	mov	sp, r7
 800ba96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9a:	4770      	bx	lr

0800ba9c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b084      	sub	sp, #16
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800baa4:	2300      	movs	r3, #0
 800baa6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2201      	movs	r2, #1
 800baac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d00e      	beq.n	800bad8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bac0:	685b      	ldr	r3, [r3, #4]
 800bac2:	687a      	ldr	r2, [r7, #4]
 800bac4:	6852      	ldr	r2, [r2, #4]
 800bac6:	b2d2      	uxtb	r2, r2
 800bac8:	4611      	mov	r1, r2
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	4798      	blx	r3
 800bace:	4603      	mov	r3, r0
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d001      	beq.n	800bad8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bad4:	2303      	movs	r3, #3
 800bad6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bad8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bada:	4618      	mov	r0, r3
 800badc:	3710      	adds	r7, #16
 800bade:	46bd      	mov	sp, r7
 800bae0:	bd80      	pop	{r7, pc}

0800bae2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bae2:	b480      	push	{r7}
 800bae4:	b083      	sub	sp, #12
 800bae6:	af00      	add	r7, sp, #0
 800bae8:	6078      	str	r0, [r7, #4]
 800baea:	460b      	mov	r3, r1
 800baec:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800baee:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	370c      	adds	r7, #12
 800baf4:	46bd      	mov	sp, r7
 800baf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafa:	4770      	bx	lr

0800bafc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bafc:	b480      	push	{r7}
 800bafe:	b083      	sub	sp, #12
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
 800bb04:	460b      	mov	r3, r1
 800bb06:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bb08:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	370c      	adds	r7, #12
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr

0800bb16 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b086      	sub	sp, #24
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	6078      	str	r0, [r7, #4]
 800bb1e:	460b      	mov	r3, r1
 800bb20:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	885b      	ldrh	r3, [r3, #2]
 800bb32:	b29a      	uxth	r2, r3
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	781b      	ldrb	r3, [r3, #0]
 800bb38:	b29b      	uxth	r3, r3
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d920      	bls.n	800bb80 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	781b      	ldrb	r3, [r3, #0]
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bb46:	e013      	b.n	800bb70 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bb48:	f107 030a 	add.w	r3, r7, #10
 800bb4c:	4619      	mov	r1, r3
 800bb4e:	6978      	ldr	r0, [r7, #20]
 800bb50:	f000 f81b 	bl	800bb8a <USBD_GetNextDesc>
 800bb54:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	785b      	ldrb	r3, [r3, #1]
 800bb5a:	2b05      	cmp	r3, #5
 800bb5c:	d108      	bne.n	800bb70 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	789b      	ldrb	r3, [r3, #2]
 800bb66:	78fa      	ldrb	r2, [r7, #3]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d008      	beq.n	800bb7e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	885b      	ldrh	r3, [r3, #2]
 800bb74:	b29a      	uxth	r2, r3
 800bb76:	897b      	ldrh	r3, [r7, #10]
 800bb78:	429a      	cmp	r2, r3
 800bb7a:	d8e5      	bhi.n	800bb48 <USBD_GetEpDesc+0x32>
 800bb7c:	e000      	b.n	800bb80 <USBD_GetEpDesc+0x6a>
          break;
 800bb7e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bb80:	693b      	ldr	r3, [r7, #16]
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	3718      	adds	r7, #24
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}

0800bb8a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bb8a:	b480      	push	{r7}
 800bb8c:	b085      	sub	sp, #20
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	6078      	str	r0, [r7, #4]
 800bb92:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	881a      	ldrh	r2, [r3, #0]
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	781b      	ldrb	r3, [r3, #0]
 800bba0:	b29b      	uxth	r3, r3
 800bba2:	4413      	add	r3, r2
 800bba4:	b29a      	uxth	r2, r3
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	781b      	ldrb	r3, [r3, #0]
 800bbae:	461a      	mov	r2, r3
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	4413      	add	r3, r2
 800bbb4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bbb6:	68fb      	ldr	r3, [r7, #12]
}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	3714      	adds	r7, #20
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc2:	4770      	bx	lr

0800bbc4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	b087      	sub	sp, #28
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bbd0:	697b      	ldr	r3, [r7, #20]
 800bbd2:	781b      	ldrb	r3, [r3, #0]
 800bbd4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	3301      	adds	r3, #1
 800bbda:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	781b      	ldrb	r3, [r3, #0]
 800bbe0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bbe2:	8a3b      	ldrh	r3, [r7, #16]
 800bbe4:	021b      	lsls	r3, r3, #8
 800bbe6:	b21a      	sxth	r2, r3
 800bbe8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bbec:	4313      	orrs	r3, r2
 800bbee:	b21b      	sxth	r3, r3
 800bbf0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bbf2:	89fb      	ldrh	r3, [r7, #14]
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	371c      	adds	r7, #28
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfe:	4770      	bx	lr

0800bc00 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b084      	sub	sp, #16
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
 800bc08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bc16:	2b40      	cmp	r3, #64	; 0x40
 800bc18:	d005      	beq.n	800bc26 <USBD_StdDevReq+0x26>
 800bc1a:	2b40      	cmp	r3, #64	; 0x40
 800bc1c:	d857      	bhi.n	800bcce <USBD_StdDevReq+0xce>
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d00f      	beq.n	800bc42 <USBD_StdDevReq+0x42>
 800bc22:	2b20      	cmp	r3, #32
 800bc24:	d153      	bne.n	800bcce <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	32ae      	adds	r2, #174	; 0xae
 800bc30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc34:	689b      	ldr	r3, [r3, #8]
 800bc36:	6839      	ldr	r1, [r7, #0]
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	4798      	blx	r3
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	73fb      	strb	r3, [r7, #15]
      break;
 800bc40:	e04a      	b.n	800bcd8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	785b      	ldrb	r3, [r3, #1]
 800bc46:	2b09      	cmp	r3, #9
 800bc48:	d83b      	bhi.n	800bcc2 <USBD_StdDevReq+0xc2>
 800bc4a:	a201      	add	r2, pc, #4	; (adr r2, 800bc50 <USBD_StdDevReq+0x50>)
 800bc4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc50:	0800bca5 	.word	0x0800bca5
 800bc54:	0800bcb9 	.word	0x0800bcb9
 800bc58:	0800bcc3 	.word	0x0800bcc3
 800bc5c:	0800bcaf 	.word	0x0800bcaf
 800bc60:	0800bcc3 	.word	0x0800bcc3
 800bc64:	0800bc83 	.word	0x0800bc83
 800bc68:	0800bc79 	.word	0x0800bc79
 800bc6c:	0800bcc3 	.word	0x0800bcc3
 800bc70:	0800bc9b 	.word	0x0800bc9b
 800bc74:	0800bc8d 	.word	0x0800bc8d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bc78:	6839      	ldr	r1, [r7, #0]
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f000 fa3c 	bl	800c0f8 <USBD_GetDescriptor>
          break;
 800bc80:	e024      	b.n	800bccc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bc82:	6839      	ldr	r1, [r7, #0]
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f000 fbcb 	bl	800c420 <USBD_SetAddress>
          break;
 800bc8a:	e01f      	b.n	800bccc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bc8c:	6839      	ldr	r1, [r7, #0]
 800bc8e:	6878      	ldr	r0, [r7, #4]
 800bc90:	f000 fc0a 	bl	800c4a8 <USBD_SetConfig>
 800bc94:	4603      	mov	r3, r0
 800bc96:	73fb      	strb	r3, [r7, #15]
          break;
 800bc98:	e018      	b.n	800bccc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bc9a:	6839      	ldr	r1, [r7, #0]
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f000 fcad 	bl	800c5fc <USBD_GetConfig>
          break;
 800bca2:	e013      	b.n	800bccc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bca4:	6839      	ldr	r1, [r7, #0]
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f000 fcde 	bl	800c668 <USBD_GetStatus>
          break;
 800bcac:	e00e      	b.n	800bccc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bcae:	6839      	ldr	r1, [r7, #0]
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	f000 fd0d 	bl	800c6d0 <USBD_SetFeature>
          break;
 800bcb6:	e009      	b.n	800bccc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bcb8:	6839      	ldr	r1, [r7, #0]
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f000 fd31 	bl	800c722 <USBD_ClrFeature>
          break;
 800bcc0:	e004      	b.n	800bccc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bcc2:	6839      	ldr	r1, [r7, #0]
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f000 fd88 	bl	800c7da <USBD_CtlError>
          break;
 800bcca:	bf00      	nop
      }
      break;
 800bccc:	e004      	b.n	800bcd8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800bcce:	6839      	ldr	r1, [r7, #0]
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f000 fd82 	bl	800c7da <USBD_CtlError>
      break;
 800bcd6:	bf00      	nop
  }

  return ret;
 800bcd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3710      	adds	r7, #16
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop

0800bce4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b084      	sub	sp, #16
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	781b      	ldrb	r3, [r3, #0]
 800bcf6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bcfa:	2b40      	cmp	r3, #64	; 0x40
 800bcfc:	d005      	beq.n	800bd0a <USBD_StdItfReq+0x26>
 800bcfe:	2b40      	cmp	r3, #64	; 0x40
 800bd00:	d852      	bhi.n	800bda8 <USBD_StdItfReq+0xc4>
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d001      	beq.n	800bd0a <USBD_StdItfReq+0x26>
 800bd06:	2b20      	cmp	r3, #32
 800bd08:	d14e      	bne.n	800bda8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd10:	b2db      	uxtb	r3, r3
 800bd12:	3b01      	subs	r3, #1
 800bd14:	2b02      	cmp	r3, #2
 800bd16:	d840      	bhi.n	800bd9a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	889b      	ldrh	r3, [r3, #4]
 800bd1c:	b2db      	uxtb	r3, r3
 800bd1e:	2b01      	cmp	r3, #1
 800bd20:	d836      	bhi.n	800bd90 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	889b      	ldrh	r3, [r3, #4]
 800bd26:	b2db      	uxtb	r3, r3
 800bd28:	4619      	mov	r1, r3
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f7ff fed9 	bl	800bae2 <USBD_CoreFindIF>
 800bd30:	4603      	mov	r3, r0
 800bd32:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd34:	7bbb      	ldrb	r3, [r7, #14]
 800bd36:	2bff      	cmp	r3, #255	; 0xff
 800bd38:	d01d      	beq.n	800bd76 <USBD_StdItfReq+0x92>
 800bd3a:	7bbb      	ldrb	r3, [r7, #14]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d11a      	bne.n	800bd76 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800bd40:	7bba      	ldrb	r2, [r7, #14]
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	32ae      	adds	r2, #174	; 0xae
 800bd46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd4a:	689b      	ldr	r3, [r3, #8]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d00f      	beq.n	800bd70 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800bd50:	7bba      	ldrb	r2, [r7, #14]
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bd58:	7bba      	ldrb	r2, [r7, #14]
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	32ae      	adds	r2, #174	; 0xae
 800bd5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd62:	689b      	ldr	r3, [r3, #8]
 800bd64:	6839      	ldr	r1, [r7, #0]
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	4798      	blx	r3
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bd6e:	e004      	b.n	800bd7a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800bd70:	2303      	movs	r3, #3
 800bd72:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bd74:	e001      	b.n	800bd7a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800bd76:	2303      	movs	r3, #3
 800bd78:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	88db      	ldrh	r3, [r3, #6]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d110      	bne.n	800bda4 <USBD_StdItfReq+0xc0>
 800bd82:	7bfb      	ldrb	r3, [r7, #15]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d10d      	bne.n	800bda4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800bd88:	6878      	ldr	r0, [r7, #4]
 800bd8a:	f000 fdf1 	bl	800c970 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bd8e:	e009      	b.n	800bda4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800bd90:	6839      	ldr	r1, [r7, #0]
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 fd21 	bl	800c7da <USBD_CtlError>
          break;
 800bd98:	e004      	b.n	800bda4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800bd9a:	6839      	ldr	r1, [r7, #0]
 800bd9c:	6878      	ldr	r0, [r7, #4]
 800bd9e:	f000 fd1c 	bl	800c7da <USBD_CtlError>
          break;
 800bda2:	e000      	b.n	800bda6 <USBD_StdItfReq+0xc2>
          break;
 800bda4:	bf00      	nop
      }
      break;
 800bda6:	e004      	b.n	800bdb2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800bda8:	6839      	ldr	r1, [r7, #0]
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	f000 fd15 	bl	800c7da <USBD_CtlError>
      break;
 800bdb0:	bf00      	nop
  }

  return ret;
 800bdb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	3710      	adds	r7, #16
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b084      	sub	sp, #16
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
 800bdc4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	889b      	ldrh	r3, [r3, #4]
 800bdce:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	781b      	ldrb	r3, [r3, #0]
 800bdd4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bdd8:	2b40      	cmp	r3, #64	; 0x40
 800bdda:	d007      	beq.n	800bdec <USBD_StdEPReq+0x30>
 800bddc:	2b40      	cmp	r3, #64	; 0x40
 800bdde:	f200 817f 	bhi.w	800c0e0 <USBD_StdEPReq+0x324>
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d02a      	beq.n	800be3c <USBD_StdEPReq+0x80>
 800bde6:	2b20      	cmp	r3, #32
 800bde8:	f040 817a 	bne.w	800c0e0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800bdec:	7bbb      	ldrb	r3, [r7, #14]
 800bdee:	4619      	mov	r1, r3
 800bdf0:	6878      	ldr	r0, [r7, #4]
 800bdf2:	f7ff fe83 	bl	800bafc <USBD_CoreFindEP>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bdfa:	7b7b      	ldrb	r3, [r7, #13]
 800bdfc:	2bff      	cmp	r3, #255	; 0xff
 800bdfe:	f000 8174 	beq.w	800c0ea <USBD_StdEPReq+0x32e>
 800be02:	7b7b      	ldrb	r3, [r7, #13]
 800be04:	2b00      	cmp	r3, #0
 800be06:	f040 8170 	bne.w	800c0ea <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800be0a:	7b7a      	ldrb	r2, [r7, #13]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800be12:	7b7a      	ldrb	r2, [r7, #13]
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	32ae      	adds	r2, #174	; 0xae
 800be18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be1c:	689b      	ldr	r3, [r3, #8]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	f000 8163 	beq.w	800c0ea <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800be24:	7b7a      	ldrb	r2, [r7, #13]
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	32ae      	adds	r2, #174	; 0xae
 800be2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be2e:	689b      	ldr	r3, [r3, #8]
 800be30:	6839      	ldr	r1, [r7, #0]
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	4798      	blx	r3
 800be36:	4603      	mov	r3, r0
 800be38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800be3a:	e156      	b.n	800c0ea <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	785b      	ldrb	r3, [r3, #1]
 800be40:	2b03      	cmp	r3, #3
 800be42:	d008      	beq.n	800be56 <USBD_StdEPReq+0x9a>
 800be44:	2b03      	cmp	r3, #3
 800be46:	f300 8145 	bgt.w	800c0d4 <USBD_StdEPReq+0x318>
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	f000 809b 	beq.w	800bf86 <USBD_StdEPReq+0x1ca>
 800be50:	2b01      	cmp	r3, #1
 800be52:	d03c      	beq.n	800bece <USBD_StdEPReq+0x112>
 800be54:	e13e      	b.n	800c0d4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be5c:	b2db      	uxtb	r3, r3
 800be5e:	2b02      	cmp	r3, #2
 800be60:	d002      	beq.n	800be68 <USBD_StdEPReq+0xac>
 800be62:	2b03      	cmp	r3, #3
 800be64:	d016      	beq.n	800be94 <USBD_StdEPReq+0xd8>
 800be66:	e02c      	b.n	800bec2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800be68:	7bbb      	ldrb	r3, [r7, #14]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d00d      	beq.n	800be8a <USBD_StdEPReq+0xce>
 800be6e:	7bbb      	ldrb	r3, [r7, #14]
 800be70:	2b80      	cmp	r3, #128	; 0x80
 800be72:	d00a      	beq.n	800be8a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800be74:	7bbb      	ldrb	r3, [r7, #14]
 800be76:	4619      	mov	r1, r3
 800be78:	6878      	ldr	r0, [r7, #4]
 800be7a:	f004 fa9b 	bl	80103b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800be7e:	2180      	movs	r1, #128	; 0x80
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f004 fa97 	bl	80103b4 <USBD_LL_StallEP>
 800be86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800be88:	e020      	b.n	800becc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800be8a:	6839      	ldr	r1, [r7, #0]
 800be8c:	6878      	ldr	r0, [r7, #4]
 800be8e:	f000 fca4 	bl	800c7da <USBD_CtlError>
              break;
 800be92:	e01b      	b.n	800becc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800be94:	683b      	ldr	r3, [r7, #0]
 800be96:	885b      	ldrh	r3, [r3, #2]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d10e      	bne.n	800beba <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800be9c:	7bbb      	ldrb	r3, [r7, #14]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d00b      	beq.n	800beba <USBD_StdEPReq+0xfe>
 800bea2:	7bbb      	ldrb	r3, [r7, #14]
 800bea4:	2b80      	cmp	r3, #128	; 0x80
 800bea6:	d008      	beq.n	800beba <USBD_StdEPReq+0xfe>
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	88db      	ldrh	r3, [r3, #6]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d104      	bne.n	800beba <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800beb0:	7bbb      	ldrb	r3, [r7, #14]
 800beb2:	4619      	mov	r1, r3
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f004 fa7d 	bl	80103b4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f000 fd58 	bl	800c970 <USBD_CtlSendStatus>

              break;
 800bec0:	e004      	b.n	800becc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bec2:	6839      	ldr	r1, [r7, #0]
 800bec4:	6878      	ldr	r0, [r7, #4]
 800bec6:	f000 fc88 	bl	800c7da <USBD_CtlError>
              break;
 800beca:	bf00      	nop
          }
          break;
 800becc:	e107      	b.n	800c0de <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bed4:	b2db      	uxtb	r3, r3
 800bed6:	2b02      	cmp	r3, #2
 800bed8:	d002      	beq.n	800bee0 <USBD_StdEPReq+0x124>
 800beda:	2b03      	cmp	r3, #3
 800bedc:	d016      	beq.n	800bf0c <USBD_StdEPReq+0x150>
 800bede:	e04b      	b.n	800bf78 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bee0:	7bbb      	ldrb	r3, [r7, #14]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d00d      	beq.n	800bf02 <USBD_StdEPReq+0x146>
 800bee6:	7bbb      	ldrb	r3, [r7, #14]
 800bee8:	2b80      	cmp	r3, #128	; 0x80
 800beea:	d00a      	beq.n	800bf02 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800beec:	7bbb      	ldrb	r3, [r7, #14]
 800beee:	4619      	mov	r1, r3
 800bef0:	6878      	ldr	r0, [r7, #4]
 800bef2:	f004 fa5f 	bl	80103b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bef6:	2180      	movs	r1, #128	; 0x80
 800bef8:	6878      	ldr	r0, [r7, #4]
 800befa:	f004 fa5b 	bl	80103b4 <USBD_LL_StallEP>
 800befe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf00:	e040      	b.n	800bf84 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bf02:	6839      	ldr	r1, [r7, #0]
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f000 fc68 	bl	800c7da <USBD_CtlError>
              break;
 800bf0a:	e03b      	b.n	800bf84 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf0c:	683b      	ldr	r3, [r7, #0]
 800bf0e:	885b      	ldrh	r3, [r3, #2]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d136      	bne.n	800bf82 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bf14:	7bbb      	ldrb	r3, [r7, #14]
 800bf16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d004      	beq.n	800bf28 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bf1e:	7bbb      	ldrb	r3, [r7, #14]
 800bf20:	4619      	mov	r1, r3
 800bf22:	6878      	ldr	r0, [r7, #4]
 800bf24:	f004 fa7c 	bl	8010420 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f000 fd21 	bl	800c970 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800bf2e:	7bbb      	ldrb	r3, [r7, #14]
 800bf30:	4619      	mov	r1, r3
 800bf32:	6878      	ldr	r0, [r7, #4]
 800bf34:	f7ff fde2 	bl	800bafc <USBD_CoreFindEP>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bf3c:	7b7b      	ldrb	r3, [r7, #13]
 800bf3e:	2bff      	cmp	r3, #255	; 0xff
 800bf40:	d01f      	beq.n	800bf82 <USBD_StdEPReq+0x1c6>
 800bf42:	7b7b      	ldrb	r3, [r7, #13]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d11c      	bne.n	800bf82 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800bf48:	7b7a      	ldrb	r2, [r7, #13]
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bf50:	7b7a      	ldrb	r2, [r7, #13]
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	32ae      	adds	r2, #174	; 0xae
 800bf56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf5a:	689b      	ldr	r3, [r3, #8]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d010      	beq.n	800bf82 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bf60:	7b7a      	ldrb	r2, [r7, #13]
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	32ae      	adds	r2, #174	; 0xae
 800bf66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf6a:	689b      	ldr	r3, [r3, #8]
 800bf6c:	6839      	ldr	r1, [r7, #0]
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	4798      	blx	r3
 800bf72:	4603      	mov	r3, r0
 800bf74:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800bf76:	e004      	b.n	800bf82 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800bf78:	6839      	ldr	r1, [r7, #0]
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f000 fc2d 	bl	800c7da <USBD_CtlError>
              break;
 800bf80:	e000      	b.n	800bf84 <USBD_StdEPReq+0x1c8>
              break;
 800bf82:	bf00      	nop
          }
          break;
 800bf84:	e0ab      	b.n	800c0de <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf8c:	b2db      	uxtb	r3, r3
 800bf8e:	2b02      	cmp	r3, #2
 800bf90:	d002      	beq.n	800bf98 <USBD_StdEPReq+0x1dc>
 800bf92:	2b03      	cmp	r3, #3
 800bf94:	d032      	beq.n	800bffc <USBD_StdEPReq+0x240>
 800bf96:	e097      	b.n	800c0c8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bf98:	7bbb      	ldrb	r3, [r7, #14]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d007      	beq.n	800bfae <USBD_StdEPReq+0x1f2>
 800bf9e:	7bbb      	ldrb	r3, [r7, #14]
 800bfa0:	2b80      	cmp	r3, #128	; 0x80
 800bfa2:	d004      	beq.n	800bfae <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800bfa4:	6839      	ldr	r1, [r7, #0]
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f000 fc17 	bl	800c7da <USBD_CtlError>
                break;
 800bfac:	e091      	b.n	800c0d2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bfae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	da0b      	bge.n	800bfce <USBD_StdEPReq+0x212>
 800bfb6:	7bbb      	ldrb	r3, [r7, #14]
 800bfb8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bfbc:	4613      	mov	r3, r2
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	4413      	add	r3, r2
 800bfc2:	009b      	lsls	r3, r3, #2
 800bfc4:	3310      	adds	r3, #16
 800bfc6:	687a      	ldr	r2, [r7, #4]
 800bfc8:	4413      	add	r3, r2
 800bfca:	3304      	adds	r3, #4
 800bfcc:	e00b      	b.n	800bfe6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bfce:	7bbb      	ldrb	r3, [r7, #14]
 800bfd0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bfd4:	4613      	mov	r3, r2
 800bfd6:	009b      	lsls	r3, r3, #2
 800bfd8:	4413      	add	r3, r2
 800bfda:	009b      	lsls	r3, r3, #2
 800bfdc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bfe0:	687a      	ldr	r2, [r7, #4]
 800bfe2:	4413      	add	r3, r2
 800bfe4:	3304      	adds	r3, #4
 800bfe6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	2200      	movs	r2, #0
 800bfec:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	2202      	movs	r2, #2
 800bff2:	4619      	mov	r1, r3
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 fc61 	bl	800c8bc <USBD_CtlSendData>
              break;
 800bffa:	e06a      	b.n	800c0d2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bffc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c000:	2b00      	cmp	r3, #0
 800c002:	da11      	bge.n	800c028 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c004:	7bbb      	ldrb	r3, [r7, #14]
 800c006:	f003 020f 	and.w	r2, r3, #15
 800c00a:	6879      	ldr	r1, [r7, #4]
 800c00c:	4613      	mov	r3, r2
 800c00e:	009b      	lsls	r3, r3, #2
 800c010:	4413      	add	r3, r2
 800c012:	009b      	lsls	r3, r3, #2
 800c014:	440b      	add	r3, r1
 800c016:	3324      	adds	r3, #36	; 0x24
 800c018:	881b      	ldrh	r3, [r3, #0]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d117      	bne.n	800c04e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c01e:	6839      	ldr	r1, [r7, #0]
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f000 fbda 	bl	800c7da <USBD_CtlError>
                  break;
 800c026:	e054      	b.n	800c0d2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c028:	7bbb      	ldrb	r3, [r7, #14]
 800c02a:	f003 020f 	and.w	r2, r3, #15
 800c02e:	6879      	ldr	r1, [r7, #4]
 800c030:	4613      	mov	r3, r2
 800c032:	009b      	lsls	r3, r3, #2
 800c034:	4413      	add	r3, r2
 800c036:	009b      	lsls	r3, r3, #2
 800c038:	440b      	add	r3, r1
 800c03a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c03e:	881b      	ldrh	r3, [r3, #0]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d104      	bne.n	800c04e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c044:	6839      	ldr	r1, [r7, #0]
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	f000 fbc7 	bl	800c7da <USBD_CtlError>
                  break;
 800c04c:	e041      	b.n	800c0d2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c04e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c052:	2b00      	cmp	r3, #0
 800c054:	da0b      	bge.n	800c06e <USBD_StdEPReq+0x2b2>
 800c056:	7bbb      	ldrb	r3, [r7, #14]
 800c058:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c05c:	4613      	mov	r3, r2
 800c05e:	009b      	lsls	r3, r3, #2
 800c060:	4413      	add	r3, r2
 800c062:	009b      	lsls	r3, r3, #2
 800c064:	3310      	adds	r3, #16
 800c066:	687a      	ldr	r2, [r7, #4]
 800c068:	4413      	add	r3, r2
 800c06a:	3304      	adds	r3, #4
 800c06c:	e00b      	b.n	800c086 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c06e:	7bbb      	ldrb	r3, [r7, #14]
 800c070:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c074:	4613      	mov	r3, r2
 800c076:	009b      	lsls	r3, r3, #2
 800c078:	4413      	add	r3, r2
 800c07a:	009b      	lsls	r3, r3, #2
 800c07c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c080:	687a      	ldr	r2, [r7, #4]
 800c082:	4413      	add	r3, r2
 800c084:	3304      	adds	r3, #4
 800c086:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c088:	7bbb      	ldrb	r3, [r7, #14]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d002      	beq.n	800c094 <USBD_StdEPReq+0x2d8>
 800c08e:	7bbb      	ldrb	r3, [r7, #14]
 800c090:	2b80      	cmp	r3, #128	; 0x80
 800c092:	d103      	bne.n	800c09c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c094:	68bb      	ldr	r3, [r7, #8]
 800c096:	2200      	movs	r2, #0
 800c098:	601a      	str	r2, [r3, #0]
 800c09a:	e00e      	b.n	800c0ba <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c09c:	7bbb      	ldrb	r3, [r7, #14]
 800c09e:	4619      	mov	r1, r3
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	f004 f9f3 	bl	801048c <USBD_LL_IsStallEP>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d003      	beq.n	800c0b4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	2201      	movs	r2, #1
 800c0b0:	601a      	str	r2, [r3, #0]
 800c0b2:	e002      	b.n	800c0ba <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	2202      	movs	r2, #2
 800c0be:	4619      	mov	r1, r3
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f000 fbfb 	bl	800c8bc <USBD_CtlSendData>
              break;
 800c0c6:	e004      	b.n	800c0d2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c0c8:	6839      	ldr	r1, [r7, #0]
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f000 fb85 	bl	800c7da <USBD_CtlError>
              break;
 800c0d0:	bf00      	nop
          }
          break;
 800c0d2:	e004      	b.n	800c0de <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c0d4:	6839      	ldr	r1, [r7, #0]
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f000 fb7f 	bl	800c7da <USBD_CtlError>
          break;
 800c0dc:	bf00      	nop
      }
      break;
 800c0de:	e005      	b.n	800c0ec <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c0e0:	6839      	ldr	r1, [r7, #0]
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	f000 fb79 	bl	800c7da <USBD_CtlError>
      break;
 800c0e8:	e000      	b.n	800c0ec <USBD_StdEPReq+0x330>
      break;
 800c0ea:	bf00      	nop
  }

  return ret;
 800c0ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	3710      	adds	r7, #16
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	bd80      	pop	{r7, pc}
	...

0800c0f8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b084      	sub	sp, #16
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c102:	2300      	movs	r3, #0
 800c104:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c106:	2300      	movs	r3, #0
 800c108:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c10a:	2300      	movs	r3, #0
 800c10c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	885b      	ldrh	r3, [r3, #2]
 800c112:	0a1b      	lsrs	r3, r3, #8
 800c114:	b29b      	uxth	r3, r3
 800c116:	3b01      	subs	r3, #1
 800c118:	2b0e      	cmp	r3, #14
 800c11a:	f200 8152 	bhi.w	800c3c2 <USBD_GetDescriptor+0x2ca>
 800c11e:	a201      	add	r2, pc, #4	; (adr r2, 800c124 <USBD_GetDescriptor+0x2c>)
 800c120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c124:	0800c195 	.word	0x0800c195
 800c128:	0800c1ad 	.word	0x0800c1ad
 800c12c:	0800c1ed 	.word	0x0800c1ed
 800c130:	0800c3c3 	.word	0x0800c3c3
 800c134:	0800c3c3 	.word	0x0800c3c3
 800c138:	0800c363 	.word	0x0800c363
 800c13c:	0800c38f 	.word	0x0800c38f
 800c140:	0800c3c3 	.word	0x0800c3c3
 800c144:	0800c3c3 	.word	0x0800c3c3
 800c148:	0800c3c3 	.word	0x0800c3c3
 800c14c:	0800c3c3 	.word	0x0800c3c3
 800c150:	0800c3c3 	.word	0x0800c3c3
 800c154:	0800c3c3 	.word	0x0800c3c3
 800c158:	0800c3c3 	.word	0x0800c3c3
 800c15c:	0800c161 	.word	0x0800c161
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c166:	69db      	ldr	r3, [r3, #28]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d00b      	beq.n	800c184 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c172:	69db      	ldr	r3, [r3, #28]
 800c174:	687a      	ldr	r2, [r7, #4]
 800c176:	7c12      	ldrb	r2, [r2, #16]
 800c178:	f107 0108 	add.w	r1, r7, #8
 800c17c:	4610      	mov	r0, r2
 800c17e:	4798      	blx	r3
 800c180:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c182:	e126      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c184:	6839      	ldr	r1, [r7, #0]
 800c186:	6878      	ldr	r0, [r7, #4]
 800c188:	f000 fb27 	bl	800c7da <USBD_CtlError>
        err++;
 800c18c:	7afb      	ldrb	r3, [r7, #11]
 800c18e:	3301      	adds	r3, #1
 800c190:	72fb      	strb	r3, [r7, #11]
      break;
 800c192:	e11e      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	687a      	ldr	r2, [r7, #4]
 800c19e:	7c12      	ldrb	r2, [r2, #16]
 800c1a0:	f107 0108 	add.w	r1, r7, #8
 800c1a4:	4610      	mov	r0, r2
 800c1a6:	4798      	blx	r3
 800c1a8:	60f8      	str	r0, [r7, #12]
      break;
 800c1aa:	e112      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	7c1b      	ldrb	r3, [r3, #16]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d10d      	bne.n	800c1d0 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1bc:	f107 0208 	add.w	r2, r7, #8
 800c1c0:	4610      	mov	r0, r2
 800c1c2:	4798      	blx	r3
 800c1c4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	3301      	adds	r3, #1
 800c1ca:	2202      	movs	r2, #2
 800c1cc:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c1ce:	e100      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1d8:	f107 0208 	add.w	r2, r7, #8
 800c1dc:	4610      	mov	r0, r2
 800c1de:	4798      	blx	r3
 800c1e0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	3301      	adds	r3, #1
 800c1e6:	2202      	movs	r2, #2
 800c1e8:	701a      	strb	r2, [r3, #0]
      break;
 800c1ea:	e0f2      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	885b      	ldrh	r3, [r3, #2]
 800c1f0:	b2db      	uxtb	r3, r3
 800c1f2:	2b05      	cmp	r3, #5
 800c1f4:	f200 80ac 	bhi.w	800c350 <USBD_GetDescriptor+0x258>
 800c1f8:	a201      	add	r2, pc, #4	; (adr r2, 800c200 <USBD_GetDescriptor+0x108>)
 800c1fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1fe:	bf00      	nop
 800c200:	0800c219 	.word	0x0800c219
 800c204:	0800c24d 	.word	0x0800c24d
 800c208:	0800c281 	.word	0x0800c281
 800c20c:	0800c2b5 	.word	0x0800c2b5
 800c210:	0800c2e9 	.word	0x0800c2e9
 800c214:	0800c31d 	.word	0x0800c31d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c21e:	685b      	ldr	r3, [r3, #4]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d00b      	beq.n	800c23c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	687a      	ldr	r2, [r7, #4]
 800c22e:	7c12      	ldrb	r2, [r2, #16]
 800c230:	f107 0108 	add.w	r1, r7, #8
 800c234:	4610      	mov	r0, r2
 800c236:	4798      	blx	r3
 800c238:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c23a:	e091      	b.n	800c360 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c23c:	6839      	ldr	r1, [r7, #0]
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f000 facb 	bl	800c7da <USBD_CtlError>
            err++;
 800c244:	7afb      	ldrb	r3, [r7, #11]
 800c246:	3301      	adds	r3, #1
 800c248:	72fb      	strb	r3, [r7, #11]
          break;
 800c24a:	e089      	b.n	800c360 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c252:	689b      	ldr	r3, [r3, #8]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d00b      	beq.n	800c270 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c25e:	689b      	ldr	r3, [r3, #8]
 800c260:	687a      	ldr	r2, [r7, #4]
 800c262:	7c12      	ldrb	r2, [r2, #16]
 800c264:	f107 0108 	add.w	r1, r7, #8
 800c268:	4610      	mov	r0, r2
 800c26a:	4798      	blx	r3
 800c26c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c26e:	e077      	b.n	800c360 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c270:	6839      	ldr	r1, [r7, #0]
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f000 fab1 	bl	800c7da <USBD_CtlError>
            err++;
 800c278:	7afb      	ldrb	r3, [r7, #11]
 800c27a:	3301      	adds	r3, #1
 800c27c:	72fb      	strb	r3, [r7, #11]
          break;
 800c27e:	e06f      	b.n	800c360 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c286:	68db      	ldr	r3, [r3, #12]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d00b      	beq.n	800c2a4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c292:	68db      	ldr	r3, [r3, #12]
 800c294:	687a      	ldr	r2, [r7, #4]
 800c296:	7c12      	ldrb	r2, [r2, #16]
 800c298:	f107 0108 	add.w	r1, r7, #8
 800c29c:	4610      	mov	r0, r2
 800c29e:	4798      	blx	r3
 800c2a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2a2:	e05d      	b.n	800c360 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c2a4:	6839      	ldr	r1, [r7, #0]
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f000 fa97 	bl	800c7da <USBD_CtlError>
            err++;
 800c2ac:	7afb      	ldrb	r3, [r7, #11]
 800c2ae:	3301      	adds	r3, #1
 800c2b0:	72fb      	strb	r3, [r7, #11]
          break;
 800c2b2:	e055      	b.n	800c360 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2ba:	691b      	ldr	r3, [r3, #16]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d00b      	beq.n	800c2d8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2c6:	691b      	ldr	r3, [r3, #16]
 800c2c8:	687a      	ldr	r2, [r7, #4]
 800c2ca:	7c12      	ldrb	r2, [r2, #16]
 800c2cc:	f107 0108 	add.w	r1, r7, #8
 800c2d0:	4610      	mov	r0, r2
 800c2d2:	4798      	blx	r3
 800c2d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2d6:	e043      	b.n	800c360 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c2d8:	6839      	ldr	r1, [r7, #0]
 800c2da:	6878      	ldr	r0, [r7, #4]
 800c2dc:	f000 fa7d 	bl	800c7da <USBD_CtlError>
            err++;
 800c2e0:	7afb      	ldrb	r3, [r7, #11]
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	72fb      	strb	r3, [r7, #11]
          break;
 800c2e6:	e03b      	b.n	800c360 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2ee:	695b      	ldr	r3, [r3, #20]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d00b      	beq.n	800c30c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2fa:	695b      	ldr	r3, [r3, #20]
 800c2fc:	687a      	ldr	r2, [r7, #4]
 800c2fe:	7c12      	ldrb	r2, [r2, #16]
 800c300:	f107 0108 	add.w	r1, r7, #8
 800c304:	4610      	mov	r0, r2
 800c306:	4798      	blx	r3
 800c308:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c30a:	e029      	b.n	800c360 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c30c:	6839      	ldr	r1, [r7, #0]
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	f000 fa63 	bl	800c7da <USBD_CtlError>
            err++;
 800c314:	7afb      	ldrb	r3, [r7, #11]
 800c316:	3301      	adds	r3, #1
 800c318:	72fb      	strb	r3, [r7, #11]
          break;
 800c31a:	e021      	b.n	800c360 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c322:	699b      	ldr	r3, [r3, #24]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d00b      	beq.n	800c340 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c32e:	699b      	ldr	r3, [r3, #24]
 800c330:	687a      	ldr	r2, [r7, #4]
 800c332:	7c12      	ldrb	r2, [r2, #16]
 800c334:	f107 0108 	add.w	r1, r7, #8
 800c338:	4610      	mov	r0, r2
 800c33a:	4798      	blx	r3
 800c33c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c33e:	e00f      	b.n	800c360 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c340:	6839      	ldr	r1, [r7, #0]
 800c342:	6878      	ldr	r0, [r7, #4]
 800c344:	f000 fa49 	bl	800c7da <USBD_CtlError>
            err++;
 800c348:	7afb      	ldrb	r3, [r7, #11]
 800c34a:	3301      	adds	r3, #1
 800c34c:	72fb      	strb	r3, [r7, #11]
          break;
 800c34e:	e007      	b.n	800c360 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c350:	6839      	ldr	r1, [r7, #0]
 800c352:	6878      	ldr	r0, [r7, #4]
 800c354:	f000 fa41 	bl	800c7da <USBD_CtlError>
          err++;
 800c358:	7afb      	ldrb	r3, [r7, #11]
 800c35a:	3301      	adds	r3, #1
 800c35c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c35e:	bf00      	nop
      }
      break;
 800c360:	e037      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	7c1b      	ldrb	r3, [r3, #16]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d109      	bne.n	800c37e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c372:	f107 0208 	add.w	r2, r7, #8
 800c376:	4610      	mov	r0, r2
 800c378:	4798      	blx	r3
 800c37a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c37c:	e029      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c37e:	6839      	ldr	r1, [r7, #0]
 800c380:	6878      	ldr	r0, [r7, #4]
 800c382:	f000 fa2a 	bl	800c7da <USBD_CtlError>
        err++;
 800c386:	7afb      	ldrb	r3, [r7, #11]
 800c388:	3301      	adds	r3, #1
 800c38a:	72fb      	strb	r3, [r7, #11]
      break;
 800c38c:	e021      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	7c1b      	ldrb	r3, [r3, #16]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d10d      	bne.n	800c3b2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c39c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c39e:	f107 0208 	add.w	r2, r7, #8
 800c3a2:	4610      	mov	r0, r2
 800c3a4:	4798      	blx	r3
 800c3a6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	3301      	adds	r3, #1
 800c3ac:	2207      	movs	r2, #7
 800c3ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c3b0:	e00f      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c3b2:	6839      	ldr	r1, [r7, #0]
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f000 fa10 	bl	800c7da <USBD_CtlError>
        err++;
 800c3ba:	7afb      	ldrb	r3, [r7, #11]
 800c3bc:	3301      	adds	r3, #1
 800c3be:	72fb      	strb	r3, [r7, #11]
      break;
 800c3c0:	e007      	b.n	800c3d2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800c3c2:	6839      	ldr	r1, [r7, #0]
 800c3c4:	6878      	ldr	r0, [r7, #4]
 800c3c6:	f000 fa08 	bl	800c7da <USBD_CtlError>
      err++;
 800c3ca:	7afb      	ldrb	r3, [r7, #11]
 800c3cc:	3301      	adds	r3, #1
 800c3ce:	72fb      	strb	r3, [r7, #11]
      break;
 800c3d0:	bf00      	nop
  }

  if (err != 0U)
 800c3d2:	7afb      	ldrb	r3, [r7, #11]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d11e      	bne.n	800c416 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	88db      	ldrh	r3, [r3, #6]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d016      	beq.n	800c40e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800c3e0:	893b      	ldrh	r3, [r7, #8]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d00e      	beq.n	800c404 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	88da      	ldrh	r2, [r3, #6]
 800c3ea:	893b      	ldrh	r3, [r7, #8]
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	bf28      	it	cs
 800c3f0:	4613      	movcs	r3, r2
 800c3f2:	b29b      	uxth	r3, r3
 800c3f4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c3f6:	893b      	ldrh	r3, [r7, #8]
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	68f9      	ldr	r1, [r7, #12]
 800c3fc:	6878      	ldr	r0, [r7, #4]
 800c3fe:	f000 fa5d 	bl	800c8bc <USBD_CtlSendData>
 800c402:	e009      	b.n	800c418 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c404:	6839      	ldr	r1, [r7, #0]
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f000 f9e7 	bl	800c7da <USBD_CtlError>
 800c40c:	e004      	b.n	800c418 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f000 faae 	bl	800c970 <USBD_CtlSendStatus>
 800c414:	e000      	b.n	800c418 <USBD_GetDescriptor+0x320>
    return;
 800c416:	bf00      	nop
  }
}
 800c418:	3710      	adds	r7, #16
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}
 800c41e:	bf00      	nop

0800c420 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	b084      	sub	sp, #16
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
 800c428:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	889b      	ldrh	r3, [r3, #4]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d131      	bne.n	800c496 <USBD_SetAddress+0x76>
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	88db      	ldrh	r3, [r3, #6]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d12d      	bne.n	800c496 <USBD_SetAddress+0x76>
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	885b      	ldrh	r3, [r3, #2]
 800c43e:	2b7f      	cmp	r3, #127	; 0x7f
 800c440:	d829      	bhi.n	800c496 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c442:	683b      	ldr	r3, [r7, #0]
 800c444:	885b      	ldrh	r3, [r3, #2]
 800c446:	b2db      	uxtb	r3, r3
 800c448:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c44c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c454:	b2db      	uxtb	r3, r3
 800c456:	2b03      	cmp	r3, #3
 800c458:	d104      	bne.n	800c464 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c45a:	6839      	ldr	r1, [r7, #0]
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f000 f9bc 	bl	800c7da <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c462:	e01d      	b.n	800c4a0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	7bfa      	ldrb	r2, [r7, #15]
 800c468:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c46c:	7bfb      	ldrb	r3, [r7, #15]
 800c46e:	4619      	mov	r1, r3
 800c470:	6878      	ldr	r0, [r7, #4]
 800c472:	f004 f837 	bl	80104e4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c476:	6878      	ldr	r0, [r7, #4]
 800c478:	f000 fa7a 	bl	800c970 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c47c:	7bfb      	ldrb	r3, [r7, #15]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d004      	beq.n	800c48c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2202      	movs	r2, #2
 800c486:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c48a:	e009      	b.n	800c4a0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2201      	movs	r2, #1
 800c490:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c494:	e004      	b.n	800c4a0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c496:	6839      	ldr	r1, [r7, #0]
 800c498:	6878      	ldr	r0, [r7, #4]
 800c49a:	f000 f99e 	bl	800c7da <USBD_CtlError>
  }
}
 800c49e:	bf00      	nop
 800c4a0:	bf00      	nop
 800c4a2:	3710      	adds	r7, #16
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	bd80      	pop	{r7, pc}

0800c4a8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b084      	sub	sp, #16
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	885b      	ldrh	r3, [r3, #2]
 800c4ba:	b2da      	uxtb	r2, r3
 800c4bc:	4b4e      	ldr	r3, [pc, #312]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c4be:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c4c0:	4b4d      	ldr	r3, [pc, #308]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c4c2:	781b      	ldrb	r3, [r3, #0]
 800c4c4:	2b01      	cmp	r3, #1
 800c4c6:	d905      	bls.n	800c4d4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c4c8:	6839      	ldr	r1, [r7, #0]
 800c4ca:	6878      	ldr	r0, [r7, #4]
 800c4cc:	f000 f985 	bl	800c7da <USBD_CtlError>
    return USBD_FAIL;
 800c4d0:	2303      	movs	r3, #3
 800c4d2:	e08c      	b.n	800c5ee <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c4da:	b2db      	uxtb	r3, r3
 800c4dc:	2b02      	cmp	r3, #2
 800c4de:	d002      	beq.n	800c4e6 <USBD_SetConfig+0x3e>
 800c4e0:	2b03      	cmp	r3, #3
 800c4e2:	d029      	beq.n	800c538 <USBD_SetConfig+0x90>
 800c4e4:	e075      	b.n	800c5d2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c4e6:	4b44      	ldr	r3, [pc, #272]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d020      	beq.n	800c530 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c4ee:	4b42      	ldr	r3, [pc, #264]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c4f0:	781b      	ldrb	r3, [r3, #0]
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c4f8:	4b3f      	ldr	r3, [pc, #252]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c4fa:	781b      	ldrb	r3, [r3, #0]
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f7fe ffb7 	bl	800b472 <USBD_SetClassConfig>
 800c504:	4603      	mov	r3, r0
 800c506:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c508:	7bfb      	ldrb	r3, [r7, #15]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d008      	beq.n	800c520 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c50e:	6839      	ldr	r1, [r7, #0]
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f000 f962 	bl	800c7da <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2202      	movs	r2, #2
 800c51a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c51e:	e065      	b.n	800c5ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c520:	6878      	ldr	r0, [r7, #4]
 800c522:	f000 fa25 	bl	800c970 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2203      	movs	r2, #3
 800c52a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c52e:	e05d      	b.n	800c5ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f000 fa1d 	bl	800c970 <USBD_CtlSendStatus>
      break;
 800c536:	e059      	b.n	800c5ec <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c538:	4b2f      	ldr	r3, [pc, #188]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c53a:	781b      	ldrb	r3, [r3, #0]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d112      	bne.n	800c566 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2202      	movs	r2, #2
 800c544:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c548:	4b2b      	ldr	r3, [pc, #172]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	461a      	mov	r2, r3
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c552:	4b29      	ldr	r3, [pc, #164]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	4619      	mov	r1, r3
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	f7fe ffa6 	bl	800b4aa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c55e:	6878      	ldr	r0, [r7, #4]
 800c560:	f000 fa06 	bl	800c970 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c564:	e042      	b.n	800c5ec <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c566:	4b24      	ldr	r3, [pc, #144]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c568:	781b      	ldrb	r3, [r3, #0]
 800c56a:	461a      	mov	r2, r3
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	685b      	ldr	r3, [r3, #4]
 800c570:	429a      	cmp	r2, r3
 800c572:	d02a      	beq.n	800c5ca <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	685b      	ldr	r3, [r3, #4]
 800c578:	b2db      	uxtb	r3, r3
 800c57a:	4619      	mov	r1, r3
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f7fe ff94 	bl	800b4aa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c582:	4b1d      	ldr	r3, [pc, #116]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c584:	781b      	ldrb	r3, [r3, #0]
 800c586:	461a      	mov	r2, r3
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c58c:	4b1a      	ldr	r3, [pc, #104]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	4619      	mov	r1, r3
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7fe ff6d 	bl	800b472 <USBD_SetClassConfig>
 800c598:	4603      	mov	r3, r0
 800c59a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c59c:	7bfb      	ldrb	r3, [r7, #15]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d00f      	beq.n	800c5c2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c5a2:	6839      	ldr	r1, [r7, #0]
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f000 f918 	bl	800c7da <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	685b      	ldr	r3, [r3, #4]
 800c5ae:	b2db      	uxtb	r3, r3
 800c5b0:	4619      	mov	r1, r3
 800c5b2:	6878      	ldr	r0, [r7, #4]
 800c5b4:	f7fe ff79 	bl	800b4aa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2202      	movs	r2, #2
 800c5bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c5c0:	e014      	b.n	800c5ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	f000 f9d4 	bl	800c970 <USBD_CtlSendStatus>
      break;
 800c5c8:	e010      	b.n	800c5ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c5ca:	6878      	ldr	r0, [r7, #4]
 800c5cc:	f000 f9d0 	bl	800c970 <USBD_CtlSendStatus>
      break;
 800c5d0:	e00c      	b.n	800c5ec <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c5d2:	6839      	ldr	r1, [r7, #0]
 800c5d4:	6878      	ldr	r0, [r7, #4]
 800c5d6:	f000 f900 	bl	800c7da <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c5da:	4b07      	ldr	r3, [pc, #28]	; (800c5f8 <USBD_SetConfig+0x150>)
 800c5dc:	781b      	ldrb	r3, [r3, #0]
 800c5de:	4619      	mov	r1, r3
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f7fe ff62 	bl	800b4aa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c5e6:	2303      	movs	r3, #3
 800c5e8:	73fb      	strb	r3, [r7, #15]
      break;
 800c5ea:	bf00      	nop
  }

  return ret;
 800c5ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	3710      	adds	r7, #16
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	20000af4 	.word	0x20000af4

0800c5fc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b082      	sub	sp, #8
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
 800c604:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	88db      	ldrh	r3, [r3, #6]
 800c60a:	2b01      	cmp	r3, #1
 800c60c:	d004      	beq.n	800c618 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c60e:	6839      	ldr	r1, [r7, #0]
 800c610:	6878      	ldr	r0, [r7, #4]
 800c612:	f000 f8e2 	bl	800c7da <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c616:	e023      	b.n	800c660 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c61e:	b2db      	uxtb	r3, r3
 800c620:	2b02      	cmp	r3, #2
 800c622:	dc02      	bgt.n	800c62a <USBD_GetConfig+0x2e>
 800c624:	2b00      	cmp	r3, #0
 800c626:	dc03      	bgt.n	800c630 <USBD_GetConfig+0x34>
 800c628:	e015      	b.n	800c656 <USBD_GetConfig+0x5a>
 800c62a:	2b03      	cmp	r3, #3
 800c62c:	d00b      	beq.n	800c646 <USBD_GetConfig+0x4a>
 800c62e:	e012      	b.n	800c656 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2200      	movs	r2, #0
 800c634:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	3308      	adds	r3, #8
 800c63a:	2201      	movs	r2, #1
 800c63c:	4619      	mov	r1, r3
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f000 f93c 	bl	800c8bc <USBD_CtlSendData>
        break;
 800c644:	e00c      	b.n	800c660 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	3304      	adds	r3, #4
 800c64a:	2201      	movs	r2, #1
 800c64c:	4619      	mov	r1, r3
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	f000 f934 	bl	800c8bc <USBD_CtlSendData>
        break;
 800c654:	e004      	b.n	800c660 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c656:	6839      	ldr	r1, [r7, #0]
 800c658:	6878      	ldr	r0, [r7, #4]
 800c65a:	f000 f8be 	bl	800c7da <USBD_CtlError>
        break;
 800c65e:	bf00      	nop
}
 800c660:	bf00      	nop
 800c662:	3708      	adds	r7, #8
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}

0800c668 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b082      	sub	sp, #8
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
 800c670:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c678:	b2db      	uxtb	r3, r3
 800c67a:	3b01      	subs	r3, #1
 800c67c:	2b02      	cmp	r3, #2
 800c67e:	d81e      	bhi.n	800c6be <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	88db      	ldrh	r3, [r3, #6]
 800c684:	2b02      	cmp	r3, #2
 800c686:	d004      	beq.n	800c692 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c688:	6839      	ldr	r1, [r7, #0]
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 f8a5 	bl	800c7da <USBD_CtlError>
        break;
 800c690:	e01a      	b.n	800c6c8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	2201      	movs	r2, #1
 800c696:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d005      	beq.n	800c6ae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	68db      	ldr	r3, [r3, #12]
 800c6a6:	f043 0202 	orr.w	r2, r3, #2
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	330c      	adds	r3, #12
 800c6b2:	2202      	movs	r2, #2
 800c6b4:	4619      	mov	r1, r3
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	f000 f900 	bl	800c8bc <USBD_CtlSendData>
      break;
 800c6bc:	e004      	b.n	800c6c8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c6be:	6839      	ldr	r1, [r7, #0]
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f000 f88a 	bl	800c7da <USBD_CtlError>
      break;
 800c6c6:	bf00      	nop
  }
}
 800c6c8:	bf00      	nop
 800c6ca:	3708      	adds	r7, #8
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}

0800c6d0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b082      	sub	sp, #8
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
 800c6d8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	885b      	ldrh	r3, [r3, #2]
 800c6de:	2b01      	cmp	r3, #1
 800c6e0:	d107      	bne.n	800c6f2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2201      	movs	r2, #1
 800c6e6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c6ea:	6878      	ldr	r0, [r7, #4]
 800c6ec:	f000 f940 	bl	800c970 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c6f0:	e013      	b.n	800c71a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	885b      	ldrh	r3, [r3, #2]
 800c6f6:	2b02      	cmp	r3, #2
 800c6f8:	d10b      	bne.n	800c712 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	889b      	ldrh	r3, [r3, #4]
 800c6fe:	0a1b      	lsrs	r3, r3, #8
 800c700:	b29b      	uxth	r3, r3
 800c702:	b2da      	uxtb	r2, r3
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f000 f930 	bl	800c970 <USBD_CtlSendStatus>
}
 800c710:	e003      	b.n	800c71a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c712:	6839      	ldr	r1, [r7, #0]
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f000 f860 	bl	800c7da <USBD_CtlError>
}
 800c71a:	bf00      	nop
 800c71c:	3708      	adds	r7, #8
 800c71e:	46bd      	mov	sp, r7
 800c720:	bd80      	pop	{r7, pc}

0800c722 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c722:	b580      	push	{r7, lr}
 800c724:	b082      	sub	sp, #8
 800c726:	af00      	add	r7, sp, #0
 800c728:	6078      	str	r0, [r7, #4]
 800c72a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c732:	b2db      	uxtb	r3, r3
 800c734:	3b01      	subs	r3, #1
 800c736:	2b02      	cmp	r3, #2
 800c738:	d80b      	bhi.n	800c752 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	885b      	ldrh	r3, [r3, #2]
 800c73e:	2b01      	cmp	r3, #1
 800c740:	d10c      	bne.n	800c75c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2200      	movs	r2, #0
 800c746:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f000 f910 	bl	800c970 <USBD_CtlSendStatus>
      }
      break;
 800c750:	e004      	b.n	800c75c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c752:	6839      	ldr	r1, [r7, #0]
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f000 f840 	bl	800c7da <USBD_CtlError>
      break;
 800c75a:	e000      	b.n	800c75e <USBD_ClrFeature+0x3c>
      break;
 800c75c:	bf00      	nop
  }
}
 800c75e:	bf00      	nop
 800c760:	3708      	adds	r7, #8
 800c762:	46bd      	mov	sp, r7
 800c764:	bd80      	pop	{r7, pc}

0800c766 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c766:	b580      	push	{r7, lr}
 800c768:	b084      	sub	sp, #16
 800c76a:	af00      	add	r7, sp, #0
 800c76c:	6078      	str	r0, [r7, #4]
 800c76e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	781a      	ldrb	r2, [r3, #0]
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	3301      	adds	r3, #1
 800c780:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	781a      	ldrb	r2, [r3, #0]
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	3301      	adds	r3, #1
 800c78e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c790:	68f8      	ldr	r0, [r7, #12]
 800c792:	f7ff fa17 	bl	800bbc4 <SWAPBYTE>
 800c796:	4603      	mov	r3, r0
 800c798:	461a      	mov	r2, r3
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	3301      	adds	r3, #1
 800c7a2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	3301      	adds	r3, #1
 800c7a8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c7aa:	68f8      	ldr	r0, [r7, #12]
 800c7ac:	f7ff fa0a 	bl	800bbc4 <SWAPBYTE>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	461a      	mov	r2, r3
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	3301      	adds	r3, #1
 800c7bc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c7c4:	68f8      	ldr	r0, [r7, #12]
 800c7c6:	f7ff f9fd 	bl	800bbc4 <SWAPBYTE>
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	461a      	mov	r2, r3
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	80da      	strh	r2, [r3, #6]
}
 800c7d2:	bf00      	nop
 800c7d4:	3710      	adds	r7, #16
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bd80      	pop	{r7, pc}

0800c7da <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7da:	b580      	push	{r7, lr}
 800c7dc:	b082      	sub	sp, #8
 800c7de:	af00      	add	r7, sp, #0
 800c7e0:	6078      	str	r0, [r7, #4]
 800c7e2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c7e4:	2180      	movs	r1, #128	; 0x80
 800c7e6:	6878      	ldr	r0, [r7, #4]
 800c7e8:	f003 fde4 	bl	80103b4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c7ec:	2100      	movs	r1, #0
 800c7ee:	6878      	ldr	r0, [r7, #4]
 800c7f0:	f003 fde0 	bl	80103b4 <USBD_LL_StallEP>
}
 800c7f4:	bf00      	nop
 800c7f6:	3708      	adds	r7, #8
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}

0800c7fc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b086      	sub	sp, #24
 800c800:	af00      	add	r7, sp, #0
 800c802:	60f8      	str	r0, [r7, #12]
 800c804:	60b9      	str	r1, [r7, #8]
 800c806:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c808:	2300      	movs	r3, #0
 800c80a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d036      	beq.n	800c880 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c816:	6938      	ldr	r0, [r7, #16]
 800c818:	f000 f836 	bl	800c888 <USBD_GetLen>
 800c81c:	4603      	mov	r3, r0
 800c81e:	3301      	adds	r3, #1
 800c820:	b29b      	uxth	r3, r3
 800c822:	005b      	lsls	r3, r3, #1
 800c824:	b29a      	uxth	r2, r3
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c82a:	7dfb      	ldrb	r3, [r7, #23]
 800c82c:	68ba      	ldr	r2, [r7, #8]
 800c82e:	4413      	add	r3, r2
 800c830:	687a      	ldr	r2, [r7, #4]
 800c832:	7812      	ldrb	r2, [r2, #0]
 800c834:	701a      	strb	r2, [r3, #0]
  idx++;
 800c836:	7dfb      	ldrb	r3, [r7, #23]
 800c838:	3301      	adds	r3, #1
 800c83a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c83c:	7dfb      	ldrb	r3, [r7, #23]
 800c83e:	68ba      	ldr	r2, [r7, #8]
 800c840:	4413      	add	r3, r2
 800c842:	2203      	movs	r2, #3
 800c844:	701a      	strb	r2, [r3, #0]
  idx++;
 800c846:	7dfb      	ldrb	r3, [r7, #23]
 800c848:	3301      	adds	r3, #1
 800c84a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c84c:	e013      	b.n	800c876 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c84e:	7dfb      	ldrb	r3, [r7, #23]
 800c850:	68ba      	ldr	r2, [r7, #8]
 800c852:	4413      	add	r3, r2
 800c854:	693a      	ldr	r2, [r7, #16]
 800c856:	7812      	ldrb	r2, [r2, #0]
 800c858:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c85a:	693b      	ldr	r3, [r7, #16]
 800c85c:	3301      	adds	r3, #1
 800c85e:	613b      	str	r3, [r7, #16]
    idx++;
 800c860:	7dfb      	ldrb	r3, [r7, #23]
 800c862:	3301      	adds	r3, #1
 800c864:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c866:	7dfb      	ldrb	r3, [r7, #23]
 800c868:	68ba      	ldr	r2, [r7, #8]
 800c86a:	4413      	add	r3, r2
 800c86c:	2200      	movs	r2, #0
 800c86e:	701a      	strb	r2, [r3, #0]
    idx++;
 800c870:	7dfb      	ldrb	r3, [r7, #23]
 800c872:	3301      	adds	r3, #1
 800c874:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c876:	693b      	ldr	r3, [r7, #16]
 800c878:	781b      	ldrb	r3, [r3, #0]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d1e7      	bne.n	800c84e <USBD_GetString+0x52>
 800c87e:	e000      	b.n	800c882 <USBD_GetString+0x86>
    return;
 800c880:	bf00      	nop
  }
}
 800c882:	3718      	adds	r7, #24
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}

0800c888 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c888:	b480      	push	{r7}
 800c88a:	b085      	sub	sp, #20
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c890:	2300      	movs	r3, #0
 800c892:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c898:	e005      	b.n	800c8a6 <USBD_GetLen+0x1e>
  {
    len++;
 800c89a:	7bfb      	ldrb	r3, [r7, #15]
 800c89c:	3301      	adds	r3, #1
 800c89e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	3301      	adds	r3, #1
 800c8a4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	781b      	ldrb	r3, [r3, #0]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d1f5      	bne.n	800c89a <USBD_GetLen+0x12>
  }

  return len;
 800c8ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	3714      	adds	r7, #20
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ba:	4770      	bx	lr

0800c8bc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b084      	sub	sp, #16
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	60f8      	str	r0, [r7, #12]
 800c8c4:	60b9      	str	r1, [r7, #8]
 800c8c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	2202      	movs	r2, #2
 800c8cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	687a      	ldr	r2, [r7, #4]
 800c8d4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	687a      	ldr	r2, [r7, #4]
 800c8da:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	68ba      	ldr	r2, [r7, #8]
 800c8e0:	2100      	movs	r1, #0
 800c8e2:	68f8      	ldr	r0, [r7, #12]
 800c8e4:	f003 fe34 	bl	8010550 <USBD_LL_Transmit>

  return USBD_OK;
 800c8e8:	2300      	movs	r3, #0
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3710      	adds	r7, #16
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}

0800c8f2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c8f2:	b580      	push	{r7, lr}
 800c8f4:	b084      	sub	sp, #16
 800c8f6:	af00      	add	r7, sp, #0
 800c8f8:	60f8      	str	r0, [r7, #12]
 800c8fa:	60b9      	str	r1, [r7, #8]
 800c8fc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	68ba      	ldr	r2, [r7, #8]
 800c902:	2100      	movs	r1, #0
 800c904:	68f8      	ldr	r0, [r7, #12]
 800c906:	f003 fe23 	bl	8010550 <USBD_LL_Transmit>

  return USBD_OK;
 800c90a:	2300      	movs	r3, #0
}
 800c90c:	4618      	mov	r0, r3
 800c90e:	3710      	adds	r7, #16
 800c910:	46bd      	mov	sp, r7
 800c912:	bd80      	pop	{r7, pc}

0800c914 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b084      	sub	sp, #16
 800c918:	af00      	add	r7, sp, #0
 800c91a:	60f8      	str	r0, [r7, #12]
 800c91c:	60b9      	str	r1, [r7, #8]
 800c91e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	2203      	movs	r2, #3
 800c924:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	687a      	ldr	r2, [r7, #4]
 800c92c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	687a      	ldr	r2, [r7, #4]
 800c934:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	68ba      	ldr	r2, [r7, #8]
 800c93c:	2100      	movs	r1, #0
 800c93e:	68f8      	ldr	r0, [r7, #12]
 800c940:	f003 fe3e 	bl	80105c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c944:	2300      	movs	r3, #0
}
 800c946:	4618      	mov	r0, r3
 800c948:	3710      	adds	r7, #16
 800c94a:	46bd      	mov	sp, r7
 800c94c:	bd80      	pop	{r7, pc}

0800c94e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c94e:	b580      	push	{r7, lr}
 800c950:	b084      	sub	sp, #16
 800c952:	af00      	add	r7, sp, #0
 800c954:	60f8      	str	r0, [r7, #12]
 800c956:	60b9      	str	r1, [r7, #8]
 800c958:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	68ba      	ldr	r2, [r7, #8]
 800c95e:	2100      	movs	r1, #0
 800c960:	68f8      	ldr	r0, [r7, #12]
 800c962:	f003 fe2d 	bl	80105c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c966:	2300      	movs	r3, #0
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3710      	adds	r7, #16
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}

0800c970 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b082      	sub	sp, #8
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	2204      	movs	r2, #4
 800c97c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c980:	2300      	movs	r3, #0
 800c982:	2200      	movs	r2, #0
 800c984:	2100      	movs	r1, #0
 800c986:	6878      	ldr	r0, [r7, #4]
 800c988:	f003 fde2 	bl	8010550 <USBD_LL_Transmit>

  return USBD_OK;
 800c98c:	2300      	movs	r3, #0
}
 800c98e:	4618      	mov	r0, r3
 800c990:	3708      	adds	r7, #8
 800c992:	46bd      	mov	sp, r7
 800c994:	bd80      	pop	{r7, pc}

0800c996 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c996:	b580      	push	{r7, lr}
 800c998:	b082      	sub	sp, #8
 800c99a:	af00      	add	r7, sp, #0
 800c99c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2205      	movs	r2, #5
 800c9a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	2100      	movs	r1, #0
 800c9ac:	6878      	ldr	r0, [r7, #4]
 800c9ae:	f003 fe07 	bl	80105c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c9b2:	2300      	movs	r3, #0
}
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	3708      	adds	r7, #8
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	bd80      	pop	{r7, pc}

0800c9bc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b084      	sub	sp, #16
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c9c6:	79fb      	ldrb	r3, [r7, #7]
 800c9c8:	4a08      	ldr	r2, [pc, #32]	; (800c9ec <disk_status+0x30>)
 800c9ca:	009b      	lsls	r3, r3, #2
 800c9cc:	4413      	add	r3, r2
 800c9ce:	685b      	ldr	r3, [r3, #4]
 800c9d0:	685b      	ldr	r3, [r3, #4]
 800c9d2:	79fa      	ldrb	r2, [r7, #7]
 800c9d4:	4905      	ldr	r1, [pc, #20]	; (800c9ec <disk_status+0x30>)
 800c9d6:	440a      	add	r2, r1
 800c9d8:	7a12      	ldrb	r2, [r2, #8]
 800c9da:	4610      	mov	r0, r2
 800c9dc:	4798      	blx	r3
 800c9de:	4603      	mov	r3, r0
 800c9e0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c9e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	3710      	adds	r7, #16
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bd80      	pop	{r7, pc}
 800c9ec:	20000b20 	.word	0x20000b20

0800c9f0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b084      	sub	sp, #16
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c9fe:	79fb      	ldrb	r3, [r7, #7]
 800ca00:	4a0d      	ldr	r2, [pc, #52]	; (800ca38 <disk_initialize+0x48>)
 800ca02:	5cd3      	ldrb	r3, [r2, r3]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d111      	bne.n	800ca2c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800ca08:	79fb      	ldrb	r3, [r7, #7]
 800ca0a:	4a0b      	ldr	r2, [pc, #44]	; (800ca38 <disk_initialize+0x48>)
 800ca0c:	2101      	movs	r1, #1
 800ca0e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ca10:	79fb      	ldrb	r3, [r7, #7]
 800ca12:	4a09      	ldr	r2, [pc, #36]	; (800ca38 <disk_initialize+0x48>)
 800ca14:	009b      	lsls	r3, r3, #2
 800ca16:	4413      	add	r3, r2
 800ca18:	685b      	ldr	r3, [r3, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	79fa      	ldrb	r2, [r7, #7]
 800ca1e:	4906      	ldr	r1, [pc, #24]	; (800ca38 <disk_initialize+0x48>)
 800ca20:	440a      	add	r2, r1
 800ca22:	7a12      	ldrb	r2, [r2, #8]
 800ca24:	4610      	mov	r0, r2
 800ca26:	4798      	blx	r3
 800ca28:	4603      	mov	r3, r0
 800ca2a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ca2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3710      	adds	r7, #16
 800ca32:	46bd      	mov	sp, r7
 800ca34:	bd80      	pop	{r7, pc}
 800ca36:	bf00      	nop
 800ca38:	20000b20 	.word	0x20000b20

0800ca3c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ca3c:	b590      	push	{r4, r7, lr}
 800ca3e:	b087      	sub	sp, #28
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	60b9      	str	r1, [r7, #8]
 800ca44:	607a      	str	r2, [r7, #4]
 800ca46:	603b      	str	r3, [r7, #0]
 800ca48:	4603      	mov	r3, r0
 800ca4a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ca4c:	7bfb      	ldrb	r3, [r7, #15]
 800ca4e:	4a0a      	ldr	r2, [pc, #40]	; (800ca78 <disk_read+0x3c>)
 800ca50:	009b      	lsls	r3, r3, #2
 800ca52:	4413      	add	r3, r2
 800ca54:	685b      	ldr	r3, [r3, #4]
 800ca56:	689c      	ldr	r4, [r3, #8]
 800ca58:	7bfb      	ldrb	r3, [r7, #15]
 800ca5a:	4a07      	ldr	r2, [pc, #28]	; (800ca78 <disk_read+0x3c>)
 800ca5c:	4413      	add	r3, r2
 800ca5e:	7a18      	ldrb	r0, [r3, #8]
 800ca60:	683b      	ldr	r3, [r7, #0]
 800ca62:	687a      	ldr	r2, [r7, #4]
 800ca64:	68b9      	ldr	r1, [r7, #8]
 800ca66:	47a0      	blx	r4
 800ca68:	4603      	mov	r3, r0
 800ca6a:	75fb      	strb	r3, [r7, #23]
  return res;
 800ca6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca6e:	4618      	mov	r0, r3
 800ca70:	371c      	adds	r7, #28
 800ca72:	46bd      	mov	sp, r7
 800ca74:	bd90      	pop	{r4, r7, pc}
 800ca76:	bf00      	nop
 800ca78:	20000b20 	.word	0x20000b20

0800ca7c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ca7c:	b590      	push	{r4, r7, lr}
 800ca7e:	b087      	sub	sp, #28
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	60b9      	str	r1, [r7, #8]
 800ca84:	607a      	str	r2, [r7, #4]
 800ca86:	603b      	str	r3, [r7, #0]
 800ca88:	4603      	mov	r3, r0
 800ca8a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ca8c:	7bfb      	ldrb	r3, [r7, #15]
 800ca8e:	4a0a      	ldr	r2, [pc, #40]	; (800cab8 <disk_write+0x3c>)
 800ca90:	009b      	lsls	r3, r3, #2
 800ca92:	4413      	add	r3, r2
 800ca94:	685b      	ldr	r3, [r3, #4]
 800ca96:	68dc      	ldr	r4, [r3, #12]
 800ca98:	7bfb      	ldrb	r3, [r7, #15]
 800ca9a:	4a07      	ldr	r2, [pc, #28]	; (800cab8 <disk_write+0x3c>)
 800ca9c:	4413      	add	r3, r2
 800ca9e:	7a18      	ldrb	r0, [r3, #8]
 800caa0:	683b      	ldr	r3, [r7, #0]
 800caa2:	687a      	ldr	r2, [r7, #4]
 800caa4:	68b9      	ldr	r1, [r7, #8]
 800caa6:	47a0      	blx	r4
 800caa8:	4603      	mov	r3, r0
 800caaa:	75fb      	strb	r3, [r7, #23]
  return res;
 800caac:	7dfb      	ldrb	r3, [r7, #23]
}
 800caae:	4618      	mov	r0, r3
 800cab0:	371c      	adds	r7, #28
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd90      	pop	{r4, r7, pc}
 800cab6:	bf00      	nop
 800cab8:	20000b20 	.word	0x20000b20

0800cabc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b084      	sub	sp, #16
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	4603      	mov	r3, r0
 800cac4:	603a      	str	r2, [r7, #0]
 800cac6:	71fb      	strb	r3, [r7, #7]
 800cac8:	460b      	mov	r3, r1
 800caca:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800cacc:	79fb      	ldrb	r3, [r7, #7]
 800cace:	4a09      	ldr	r2, [pc, #36]	; (800caf4 <disk_ioctl+0x38>)
 800cad0:	009b      	lsls	r3, r3, #2
 800cad2:	4413      	add	r3, r2
 800cad4:	685b      	ldr	r3, [r3, #4]
 800cad6:	691b      	ldr	r3, [r3, #16]
 800cad8:	79fa      	ldrb	r2, [r7, #7]
 800cada:	4906      	ldr	r1, [pc, #24]	; (800caf4 <disk_ioctl+0x38>)
 800cadc:	440a      	add	r2, r1
 800cade:	7a10      	ldrb	r0, [r2, #8]
 800cae0:	79b9      	ldrb	r1, [r7, #6]
 800cae2:	683a      	ldr	r2, [r7, #0]
 800cae4:	4798      	blx	r3
 800cae6:	4603      	mov	r3, r0
 800cae8:	73fb      	strb	r3, [r7, #15]
  return res;
 800caea:	7bfb      	ldrb	r3, [r7, #15]
}
 800caec:	4618      	mov	r0, r3
 800caee:	3710      	adds	r7, #16
 800caf0:	46bd      	mov	sp, r7
 800caf2:	bd80      	pop	{r7, pc}
 800caf4:	20000b20 	.word	0x20000b20

0800caf8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800caf8:	b480      	push	{r7}
 800cafa:	b085      	sub	sp, #20
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	3301      	adds	r3, #1
 800cb04:	781b      	ldrb	r3, [r3, #0]
 800cb06:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800cb08:	89fb      	ldrh	r3, [r7, #14]
 800cb0a:	021b      	lsls	r3, r3, #8
 800cb0c:	b21a      	sxth	r2, r3
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	781b      	ldrb	r3, [r3, #0]
 800cb12:	b21b      	sxth	r3, r3
 800cb14:	4313      	orrs	r3, r2
 800cb16:	b21b      	sxth	r3, r3
 800cb18:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cb1a:	89fb      	ldrh	r3, [r7, #14]
}
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	3714      	adds	r7, #20
 800cb20:	46bd      	mov	sp, r7
 800cb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb26:	4770      	bx	lr

0800cb28 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800cb28:	b480      	push	{r7}
 800cb2a:	b085      	sub	sp, #20
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	3303      	adds	r3, #3
 800cb34:	781b      	ldrb	r3, [r3, #0]
 800cb36:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	021b      	lsls	r3, r3, #8
 800cb3c:	687a      	ldr	r2, [r7, #4]
 800cb3e:	3202      	adds	r2, #2
 800cb40:	7812      	ldrb	r2, [r2, #0]
 800cb42:	4313      	orrs	r3, r2
 800cb44:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	021b      	lsls	r3, r3, #8
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	3201      	adds	r2, #1
 800cb4e:	7812      	ldrb	r2, [r2, #0]
 800cb50:	4313      	orrs	r3, r2
 800cb52:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	021b      	lsls	r3, r3, #8
 800cb58:	687a      	ldr	r2, [r7, #4]
 800cb5a:	7812      	ldrb	r2, [r2, #0]
 800cb5c:	4313      	orrs	r3, r2
 800cb5e:	60fb      	str	r3, [r7, #12]
	return rv;
 800cb60:	68fb      	ldr	r3, [r7, #12]
}
 800cb62:	4618      	mov	r0, r3
 800cb64:	3714      	adds	r7, #20
 800cb66:	46bd      	mov	sp, r7
 800cb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6c:	4770      	bx	lr

0800cb6e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800cb6e:	b480      	push	{r7}
 800cb70:	b083      	sub	sp, #12
 800cb72:	af00      	add	r7, sp, #0
 800cb74:	6078      	str	r0, [r7, #4]
 800cb76:	460b      	mov	r3, r1
 800cb78:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	1c5a      	adds	r2, r3, #1
 800cb7e:	607a      	str	r2, [r7, #4]
 800cb80:	887a      	ldrh	r2, [r7, #2]
 800cb82:	b2d2      	uxtb	r2, r2
 800cb84:	701a      	strb	r2, [r3, #0]
 800cb86:	887b      	ldrh	r3, [r7, #2]
 800cb88:	0a1b      	lsrs	r3, r3, #8
 800cb8a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	1c5a      	adds	r2, r3, #1
 800cb90:	607a      	str	r2, [r7, #4]
 800cb92:	887a      	ldrh	r2, [r7, #2]
 800cb94:	b2d2      	uxtb	r2, r2
 800cb96:	701a      	strb	r2, [r3, #0]
}
 800cb98:	bf00      	nop
 800cb9a:	370c      	adds	r7, #12
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba2:	4770      	bx	lr

0800cba4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800cba4:	b480      	push	{r7}
 800cba6:	b083      	sub	sp, #12
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
 800cbac:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	1c5a      	adds	r2, r3, #1
 800cbb2:	607a      	str	r2, [r7, #4]
 800cbb4:	683a      	ldr	r2, [r7, #0]
 800cbb6:	b2d2      	uxtb	r2, r2
 800cbb8:	701a      	strb	r2, [r3, #0]
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	0a1b      	lsrs	r3, r3, #8
 800cbbe:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	1c5a      	adds	r2, r3, #1
 800cbc4:	607a      	str	r2, [r7, #4]
 800cbc6:	683a      	ldr	r2, [r7, #0]
 800cbc8:	b2d2      	uxtb	r2, r2
 800cbca:	701a      	strb	r2, [r3, #0]
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	0a1b      	lsrs	r3, r3, #8
 800cbd0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	1c5a      	adds	r2, r3, #1
 800cbd6:	607a      	str	r2, [r7, #4]
 800cbd8:	683a      	ldr	r2, [r7, #0]
 800cbda:	b2d2      	uxtb	r2, r2
 800cbdc:	701a      	strb	r2, [r3, #0]
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	0a1b      	lsrs	r3, r3, #8
 800cbe2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	1c5a      	adds	r2, r3, #1
 800cbe8:	607a      	str	r2, [r7, #4]
 800cbea:	683a      	ldr	r2, [r7, #0]
 800cbec:	b2d2      	uxtb	r2, r2
 800cbee:	701a      	strb	r2, [r3, #0]
}
 800cbf0:	bf00      	nop
 800cbf2:	370c      	adds	r7, #12
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfa:	4770      	bx	lr

0800cbfc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800cbfc:	b480      	push	{r7}
 800cbfe:	b087      	sub	sp, #28
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	60f8      	str	r0, [r7, #12]
 800cc04:	60b9      	str	r1, [r7, #8]
 800cc06:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d00d      	beq.n	800cc32 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800cc16:	693a      	ldr	r2, [r7, #16]
 800cc18:	1c53      	adds	r3, r2, #1
 800cc1a:	613b      	str	r3, [r7, #16]
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	1c59      	adds	r1, r3, #1
 800cc20:	6179      	str	r1, [r7, #20]
 800cc22:	7812      	ldrb	r2, [r2, #0]
 800cc24:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	3b01      	subs	r3, #1
 800cc2a:	607b      	str	r3, [r7, #4]
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d1f1      	bne.n	800cc16 <mem_cpy+0x1a>
	}
}
 800cc32:	bf00      	nop
 800cc34:	371c      	adds	r7, #28
 800cc36:	46bd      	mov	sp, r7
 800cc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3c:	4770      	bx	lr

0800cc3e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800cc3e:	b480      	push	{r7}
 800cc40:	b087      	sub	sp, #28
 800cc42:	af00      	add	r7, sp, #0
 800cc44:	60f8      	str	r0, [r7, #12]
 800cc46:	60b9      	str	r1, [r7, #8]
 800cc48:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800cc4e:	697b      	ldr	r3, [r7, #20]
 800cc50:	1c5a      	adds	r2, r3, #1
 800cc52:	617a      	str	r2, [r7, #20]
 800cc54:	68ba      	ldr	r2, [r7, #8]
 800cc56:	b2d2      	uxtb	r2, r2
 800cc58:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	3b01      	subs	r3, #1
 800cc5e:	607b      	str	r3, [r7, #4]
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d1f3      	bne.n	800cc4e <mem_set+0x10>
}
 800cc66:	bf00      	nop
 800cc68:	bf00      	nop
 800cc6a:	371c      	adds	r7, #28
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc72:	4770      	bx	lr

0800cc74 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800cc74:	b480      	push	{r7}
 800cc76:	b089      	sub	sp, #36	; 0x24
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	60f8      	str	r0, [r7, #12]
 800cc7c:	60b9      	str	r1, [r7, #8]
 800cc7e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	61fb      	str	r3, [r7, #28]
 800cc84:	68bb      	ldr	r3, [r7, #8]
 800cc86:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800cc88:	2300      	movs	r3, #0
 800cc8a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800cc8c:	69fb      	ldr	r3, [r7, #28]
 800cc8e:	1c5a      	adds	r2, r3, #1
 800cc90:	61fa      	str	r2, [r7, #28]
 800cc92:	781b      	ldrb	r3, [r3, #0]
 800cc94:	4619      	mov	r1, r3
 800cc96:	69bb      	ldr	r3, [r7, #24]
 800cc98:	1c5a      	adds	r2, r3, #1
 800cc9a:	61ba      	str	r2, [r7, #24]
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	1acb      	subs	r3, r1, r3
 800cca0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	3b01      	subs	r3, #1
 800cca6:	607b      	str	r3, [r7, #4]
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d002      	beq.n	800ccb4 <mem_cmp+0x40>
 800ccae:	697b      	ldr	r3, [r7, #20]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d0eb      	beq.n	800cc8c <mem_cmp+0x18>

	return r;
 800ccb4:	697b      	ldr	r3, [r7, #20]
}
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	3724      	adds	r7, #36	; 0x24
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc0:	4770      	bx	lr

0800ccc2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ccc2:	b480      	push	{r7}
 800ccc4:	b083      	sub	sp, #12
 800ccc6:	af00      	add	r7, sp, #0
 800ccc8:	6078      	str	r0, [r7, #4]
 800ccca:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800cccc:	e002      	b.n	800ccd4 <chk_chr+0x12>
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	3301      	adds	r3, #1
 800ccd2:	607b      	str	r3, [r7, #4]
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	781b      	ldrb	r3, [r3, #0]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d005      	beq.n	800cce8 <chk_chr+0x26>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	781b      	ldrb	r3, [r3, #0]
 800cce0:	461a      	mov	r2, r3
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	4293      	cmp	r3, r2
 800cce6:	d1f2      	bne.n	800ccce <chk_chr+0xc>
	return *str;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	781b      	ldrb	r3, [r3, #0]
}
 800ccec:	4618      	mov	r0, r3
 800ccee:	370c      	adds	r7, #12
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf6:	4770      	bx	lr

0800ccf8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b085      	sub	sp, #20
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
 800cd00:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cd02:	2300      	movs	r3, #0
 800cd04:	60bb      	str	r3, [r7, #8]
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	60fb      	str	r3, [r7, #12]
 800cd0a:	e029      	b.n	800cd60 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800cd0c:	4a27      	ldr	r2, [pc, #156]	; (800cdac <chk_lock+0xb4>)
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	011b      	lsls	r3, r3, #4
 800cd12:	4413      	add	r3, r2
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d01d      	beq.n	800cd56 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cd1a:	4a24      	ldr	r2, [pc, #144]	; (800cdac <chk_lock+0xb4>)
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	011b      	lsls	r3, r3, #4
 800cd20:	4413      	add	r3, r2
 800cd22:	681a      	ldr	r2, [r3, #0]
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	429a      	cmp	r2, r3
 800cd2a:	d116      	bne.n	800cd5a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800cd2c:	4a1f      	ldr	r2, [pc, #124]	; (800cdac <chk_lock+0xb4>)
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	011b      	lsls	r3, r3, #4
 800cd32:	4413      	add	r3, r2
 800cd34:	3304      	adds	r3, #4
 800cd36:	681a      	ldr	r2, [r3, #0]
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	d10c      	bne.n	800cd5a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cd40:	4a1a      	ldr	r2, [pc, #104]	; (800cdac <chk_lock+0xb4>)
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	011b      	lsls	r3, r3, #4
 800cd46:	4413      	add	r3, r2
 800cd48:	3308      	adds	r3, #8
 800cd4a:	681a      	ldr	r2, [r3, #0]
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800cd50:	429a      	cmp	r2, r3
 800cd52:	d102      	bne.n	800cd5a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cd54:	e007      	b.n	800cd66 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800cd56:	2301      	movs	r3, #1
 800cd58:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	3301      	adds	r3, #1
 800cd5e:	60fb      	str	r3, [r7, #12]
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	2b01      	cmp	r3, #1
 800cd64:	d9d2      	bls.n	800cd0c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	2b02      	cmp	r3, #2
 800cd6a:	d109      	bne.n	800cd80 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800cd6c:	68bb      	ldr	r3, [r7, #8]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d102      	bne.n	800cd78 <chk_lock+0x80>
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	2b02      	cmp	r3, #2
 800cd76:	d101      	bne.n	800cd7c <chk_lock+0x84>
 800cd78:	2300      	movs	r3, #0
 800cd7a:	e010      	b.n	800cd9e <chk_lock+0xa6>
 800cd7c:	2312      	movs	r3, #18
 800cd7e:	e00e      	b.n	800cd9e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d108      	bne.n	800cd98 <chk_lock+0xa0>
 800cd86:	4a09      	ldr	r2, [pc, #36]	; (800cdac <chk_lock+0xb4>)
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	011b      	lsls	r3, r3, #4
 800cd8c:	4413      	add	r3, r2
 800cd8e:	330c      	adds	r3, #12
 800cd90:	881b      	ldrh	r3, [r3, #0]
 800cd92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd96:	d101      	bne.n	800cd9c <chk_lock+0xa4>
 800cd98:	2310      	movs	r3, #16
 800cd9a:	e000      	b.n	800cd9e <chk_lock+0xa6>
 800cd9c:	2300      	movs	r3, #0
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	3714      	adds	r7, #20
 800cda2:	46bd      	mov	sp, r7
 800cda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda8:	4770      	bx	lr
 800cdaa:	bf00      	nop
 800cdac:	20000b00 	.word	0x20000b00

0800cdb0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800cdb0:	b480      	push	{r7}
 800cdb2:	b083      	sub	sp, #12
 800cdb4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	607b      	str	r3, [r7, #4]
 800cdba:	e002      	b.n	800cdc2 <enq_lock+0x12>
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	3301      	adds	r3, #1
 800cdc0:	607b      	str	r3, [r7, #4]
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	d806      	bhi.n	800cdd6 <enq_lock+0x26>
 800cdc8:	4a09      	ldr	r2, [pc, #36]	; (800cdf0 <enq_lock+0x40>)
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	011b      	lsls	r3, r3, #4
 800cdce:	4413      	add	r3, r2
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d1f2      	bne.n	800cdbc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	2b02      	cmp	r3, #2
 800cdda:	bf14      	ite	ne
 800cddc:	2301      	movne	r3, #1
 800cdde:	2300      	moveq	r3, #0
 800cde0:	b2db      	uxtb	r3, r3
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	370c      	adds	r7, #12
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr
 800cdee:	bf00      	nop
 800cdf0:	20000b00 	.word	0x20000b00

0800cdf4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cdf4:	b480      	push	{r7}
 800cdf6:	b085      	sub	sp, #20
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
 800cdfc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cdfe:	2300      	movs	r3, #0
 800ce00:	60fb      	str	r3, [r7, #12]
 800ce02:	e01f      	b.n	800ce44 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ce04:	4a41      	ldr	r2, [pc, #260]	; (800cf0c <inc_lock+0x118>)
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	011b      	lsls	r3, r3, #4
 800ce0a:	4413      	add	r3, r2
 800ce0c:	681a      	ldr	r2, [r3, #0]
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	429a      	cmp	r2, r3
 800ce14:	d113      	bne.n	800ce3e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ce16:	4a3d      	ldr	r2, [pc, #244]	; (800cf0c <inc_lock+0x118>)
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	011b      	lsls	r3, r3, #4
 800ce1c:	4413      	add	r3, r2
 800ce1e:	3304      	adds	r3, #4
 800ce20:	681a      	ldr	r2, [r3, #0]
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ce26:	429a      	cmp	r2, r3
 800ce28:	d109      	bne.n	800ce3e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ce2a:	4a38      	ldr	r2, [pc, #224]	; (800cf0c <inc_lock+0x118>)
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	011b      	lsls	r3, r3, #4
 800ce30:	4413      	add	r3, r2
 800ce32:	3308      	adds	r3, #8
 800ce34:	681a      	ldr	r2, [r3, #0]
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d006      	beq.n	800ce4c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	3301      	adds	r3, #1
 800ce42:	60fb      	str	r3, [r7, #12]
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	2b01      	cmp	r3, #1
 800ce48:	d9dc      	bls.n	800ce04 <inc_lock+0x10>
 800ce4a:	e000      	b.n	800ce4e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ce4c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	2b02      	cmp	r3, #2
 800ce52:	d132      	bne.n	800ceba <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ce54:	2300      	movs	r3, #0
 800ce56:	60fb      	str	r3, [r7, #12]
 800ce58:	e002      	b.n	800ce60 <inc_lock+0x6c>
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	3301      	adds	r3, #1
 800ce5e:	60fb      	str	r3, [r7, #12]
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	2b01      	cmp	r3, #1
 800ce64:	d806      	bhi.n	800ce74 <inc_lock+0x80>
 800ce66:	4a29      	ldr	r2, [pc, #164]	; (800cf0c <inc_lock+0x118>)
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	011b      	lsls	r3, r3, #4
 800ce6c:	4413      	add	r3, r2
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d1f2      	bne.n	800ce5a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	2b02      	cmp	r3, #2
 800ce78:	d101      	bne.n	800ce7e <inc_lock+0x8a>
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	e040      	b.n	800cf00 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681a      	ldr	r2, [r3, #0]
 800ce82:	4922      	ldr	r1, [pc, #136]	; (800cf0c <inc_lock+0x118>)
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	011b      	lsls	r3, r3, #4
 800ce88:	440b      	add	r3, r1
 800ce8a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	689a      	ldr	r2, [r3, #8]
 800ce90:	491e      	ldr	r1, [pc, #120]	; (800cf0c <inc_lock+0x118>)
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	011b      	lsls	r3, r3, #4
 800ce96:	440b      	add	r3, r1
 800ce98:	3304      	adds	r3, #4
 800ce9a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	695a      	ldr	r2, [r3, #20]
 800cea0:	491a      	ldr	r1, [pc, #104]	; (800cf0c <inc_lock+0x118>)
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	011b      	lsls	r3, r3, #4
 800cea6:	440b      	add	r3, r1
 800cea8:	3308      	adds	r3, #8
 800ceaa:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ceac:	4a17      	ldr	r2, [pc, #92]	; (800cf0c <inc_lock+0x118>)
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	011b      	lsls	r3, r3, #4
 800ceb2:	4413      	add	r3, r2
 800ceb4:	330c      	adds	r3, #12
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d009      	beq.n	800ced4 <inc_lock+0xe0>
 800cec0:	4a12      	ldr	r2, [pc, #72]	; (800cf0c <inc_lock+0x118>)
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	011b      	lsls	r3, r3, #4
 800cec6:	4413      	add	r3, r2
 800cec8:	330c      	adds	r3, #12
 800ceca:	881b      	ldrh	r3, [r3, #0]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d001      	beq.n	800ced4 <inc_lock+0xe0>
 800ced0:	2300      	movs	r3, #0
 800ced2:	e015      	b.n	800cf00 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d108      	bne.n	800ceec <inc_lock+0xf8>
 800ceda:	4a0c      	ldr	r2, [pc, #48]	; (800cf0c <inc_lock+0x118>)
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	011b      	lsls	r3, r3, #4
 800cee0:	4413      	add	r3, r2
 800cee2:	330c      	adds	r3, #12
 800cee4:	881b      	ldrh	r3, [r3, #0]
 800cee6:	3301      	adds	r3, #1
 800cee8:	b29a      	uxth	r2, r3
 800ceea:	e001      	b.n	800cef0 <inc_lock+0xfc>
 800ceec:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cef0:	4906      	ldr	r1, [pc, #24]	; (800cf0c <inc_lock+0x118>)
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	011b      	lsls	r3, r3, #4
 800cef6:	440b      	add	r3, r1
 800cef8:	330c      	adds	r3, #12
 800cefa:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	3301      	adds	r3, #1
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	3714      	adds	r7, #20
 800cf04:	46bd      	mov	sp, r7
 800cf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0a:	4770      	bx	lr
 800cf0c:	20000b00 	.word	0x20000b00

0800cf10 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cf10:	b480      	push	{r7}
 800cf12:	b085      	sub	sp, #20
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	3b01      	subs	r3, #1
 800cf1c:	607b      	str	r3, [r7, #4]
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d825      	bhi.n	800cf70 <dec_lock+0x60>
		n = Files[i].ctr;
 800cf24:	4a17      	ldr	r2, [pc, #92]	; (800cf84 <dec_lock+0x74>)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	011b      	lsls	r3, r3, #4
 800cf2a:	4413      	add	r3, r2
 800cf2c:	330c      	adds	r3, #12
 800cf2e:	881b      	ldrh	r3, [r3, #0]
 800cf30:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800cf32:	89fb      	ldrh	r3, [r7, #14]
 800cf34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf38:	d101      	bne.n	800cf3e <dec_lock+0x2e>
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800cf3e:	89fb      	ldrh	r3, [r7, #14]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d002      	beq.n	800cf4a <dec_lock+0x3a>
 800cf44:	89fb      	ldrh	r3, [r7, #14]
 800cf46:	3b01      	subs	r3, #1
 800cf48:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800cf4a:	4a0e      	ldr	r2, [pc, #56]	; (800cf84 <dec_lock+0x74>)
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	011b      	lsls	r3, r3, #4
 800cf50:	4413      	add	r3, r2
 800cf52:	330c      	adds	r3, #12
 800cf54:	89fa      	ldrh	r2, [r7, #14]
 800cf56:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800cf58:	89fb      	ldrh	r3, [r7, #14]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d105      	bne.n	800cf6a <dec_lock+0x5a>
 800cf5e:	4a09      	ldr	r2, [pc, #36]	; (800cf84 <dec_lock+0x74>)
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	011b      	lsls	r3, r3, #4
 800cf64:	4413      	add	r3, r2
 800cf66:	2200      	movs	r2, #0
 800cf68:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	737b      	strb	r3, [r7, #13]
 800cf6e:	e001      	b.n	800cf74 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800cf70:	2302      	movs	r3, #2
 800cf72:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800cf74:	7b7b      	ldrb	r3, [r7, #13]
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	3714      	adds	r7, #20
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf80:	4770      	bx	lr
 800cf82:	bf00      	nop
 800cf84:	20000b00 	.word	0x20000b00

0800cf88 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b085      	sub	sp, #20
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800cf90:	2300      	movs	r3, #0
 800cf92:	60fb      	str	r3, [r7, #12]
 800cf94:	e010      	b.n	800cfb8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800cf96:	4a0d      	ldr	r2, [pc, #52]	; (800cfcc <clear_lock+0x44>)
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	011b      	lsls	r3, r3, #4
 800cf9c:	4413      	add	r3, r2
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	687a      	ldr	r2, [r7, #4]
 800cfa2:	429a      	cmp	r2, r3
 800cfa4:	d105      	bne.n	800cfb2 <clear_lock+0x2a>
 800cfa6:	4a09      	ldr	r2, [pc, #36]	; (800cfcc <clear_lock+0x44>)
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	011b      	lsls	r3, r3, #4
 800cfac:	4413      	add	r3, r2
 800cfae:	2200      	movs	r2, #0
 800cfb0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	3301      	adds	r3, #1
 800cfb6:	60fb      	str	r3, [r7, #12]
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	2b01      	cmp	r3, #1
 800cfbc:	d9eb      	bls.n	800cf96 <clear_lock+0xe>
	}
}
 800cfbe:	bf00      	nop
 800cfc0:	bf00      	nop
 800cfc2:	3714      	adds	r7, #20
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfca:	4770      	bx	lr
 800cfcc:	20000b00 	.word	0x20000b00

0800cfd0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b086      	sub	sp, #24
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800cfd8:	2300      	movs	r3, #0
 800cfda:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	78db      	ldrb	r3, [r3, #3]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d034      	beq.n	800d04e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfe8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	7858      	ldrb	r0, [r3, #1]
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cff4:	2301      	movs	r3, #1
 800cff6:	697a      	ldr	r2, [r7, #20]
 800cff8:	f7ff fd40 	bl	800ca7c <disk_write>
 800cffc:	4603      	mov	r3, r0
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d002      	beq.n	800d008 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d002:	2301      	movs	r3, #1
 800d004:	73fb      	strb	r3, [r7, #15]
 800d006:	e022      	b.n	800d04e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	2200      	movs	r2, #0
 800d00c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	6a1b      	ldr	r3, [r3, #32]
 800d012:	697a      	ldr	r2, [r7, #20]
 800d014:	1ad2      	subs	r2, r2, r3
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	699b      	ldr	r3, [r3, #24]
 800d01a:	429a      	cmp	r2, r3
 800d01c:	d217      	bcs.n	800d04e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	789b      	ldrb	r3, [r3, #2]
 800d022:	613b      	str	r3, [r7, #16]
 800d024:	e010      	b.n	800d048 <sync_window+0x78>
					wsect += fs->fsize;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	699b      	ldr	r3, [r3, #24]
 800d02a:	697a      	ldr	r2, [r7, #20]
 800d02c:	4413      	add	r3, r2
 800d02e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	7858      	ldrb	r0, [r3, #1]
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d03a:	2301      	movs	r3, #1
 800d03c:	697a      	ldr	r2, [r7, #20]
 800d03e:	f7ff fd1d 	bl	800ca7c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	3b01      	subs	r3, #1
 800d046:	613b      	str	r3, [r7, #16]
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	2b01      	cmp	r3, #1
 800d04c:	d8eb      	bhi.n	800d026 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d04e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d050:	4618      	mov	r0, r3
 800d052:	3718      	adds	r7, #24
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}

0800d058 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b084      	sub	sp, #16
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
 800d060:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d062:	2300      	movs	r3, #0
 800d064:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d06a:	683a      	ldr	r2, [r7, #0]
 800d06c:	429a      	cmp	r2, r3
 800d06e:	d01b      	beq.n	800d0a8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d070:	6878      	ldr	r0, [r7, #4]
 800d072:	f7ff ffad 	bl	800cfd0 <sync_window>
 800d076:	4603      	mov	r3, r0
 800d078:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d07a:	7bfb      	ldrb	r3, [r7, #15]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d113      	bne.n	800d0a8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	7858      	ldrb	r0, [r3, #1]
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d08a:	2301      	movs	r3, #1
 800d08c:	683a      	ldr	r2, [r7, #0]
 800d08e:	f7ff fcd5 	bl	800ca3c <disk_read>
 800d092:	4603      	mov	r3, r0
 800d094:	2b00      	cmp	r3, #0
 800d096:	d004      	beq.n	800d0a2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d098:	f04f 33ff 	mov.w	r3, #4294967295
 800d09c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d09e:	2301      	movs	r3, #1
 800d0a0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	683a      	ldr	r2, [r7, #0]
 800d0a6:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800d0a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3710      	adds	r7, #16
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bd80      	pop	{r7, pc}
	...

0800d0b4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b084      	sub	sp, #16
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f7ff ff87 	bl	800cfd0 <sync_window>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d0c6:	7bfb      	ldrb	r3, [r7, #15]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d158      	bne.n	800d17e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	781b      	ldrb	r3, [r3, #0]
 800d0d0:	2b03      	cmp	r3, #3
 800d0d2:	d148      	bne.n	800d166 <sync_fs+0xb2>
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	791b      	ldrb	r3, [r3, #4]
 800d0d8:	2b01      	cmp	r3, #1
 800d0da:	d144      	bne.n	800d166 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	3330      	adds	r3, #48	; 0x30
 800d0e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d0e4:	2100      	movs	r1, #0
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	f7ff fda9 	bl	800cc3e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	3330      	adds	r3, #48	; 0x30
 800d0f0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d0f4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	f7ff fd38 	bl	800cb6e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	3330      	adds	r3, #48	; 0x30
 800d102:	4921      	ldr	r1, [pc, #132]	; (800d188 <sync_fs+0xd4>)
 800d104:	4618      	mov	r0, r3
 800d106:	f7ff fd4d 	bl	800cba4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	3330      	adds	r3, #48	; 0x30
 800d10e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d112:	491e      	ldr	r1, [pc, #120]	; (800d18c <sync_fs+0xd8>)
 800d114:	4618      	mov	r0, r3
 800d116:	f7ff fd45 	bl	800cba4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	3330      	adds	r3, #48	; 0x30
 800d11e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	691b      	ldr	r3, [r3, #16]
 800d126:	4619      	mov	r1, r3
 800d128:	4610      	mov	r0, r2
 800d12a:	f7ff fd3b 	bl	800cba4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	3330      	adds	r3, #48	; 0x30
 800d132:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	68db      	ldr	r3, [r3, #12]
 800d13a:	4619      	mov	r1, r3
 800d13c:	4610      	mov	r0, r2
 800d13e:	f7ff fd31 	bl	800cba4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	69db      	ldr	r3, [r3, #28]
 800d146:	1c5a      	adds	r2, r3, #1
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	7858      	ldrb	r0, [r3, #1]
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d15a:	2301      	movs	r3, #1
 800d15c:	f7ff fc8e 	bl	800ca7c <disk_write>
			fs->fsi_flag = 0;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2200      	movs	r2, #0
 800d164:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	785b      	ldrb	r3, [r3, #1]
 800d16a:	2200      	movs	r2, #0
 800d16c:	2100      	movs	r1, #0
 800d16e:	4618      	mov	r0, r3
 800d170:	f7ff fca4 	bl	800cabc <disk_ioctl>
 800d174:	4603      	mov	r3, r0
 800d176:	2b00      	cmp	r3, #0
 800d178:	d001      	beq.n	800d17e <sync_fs+0xca>
 800d17a:	2301      	movs	r3, #1
 800d17c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d180:	4618      	mov	r0, r3
 800d182:	3710      	adds	r7, #16
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}
 800d188:	41615252 	.word	0x41615252
 800d18c:	61417272 	.word	0x61417272

0800d190 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d190:	b480      	push	{r7}
 800d192:	b083      	sub	sp, #12
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]
 800d198:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	3b02      	subs	r3, #2
 800d19e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	695b      	ldr	r3, [r3, #20]
 800d1a4:	3b02      	subs	r3, #2
 800d1a6:	683a      	ldr	r2, [r7, #0]
 800d1a8:	429a      	cmp	r2, r3
 800d1aa:	d301      	bcc.n	800d1b0 <clust2sect+0x20>
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	e008      	b.n	800d1c2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	895b      	ldrh	r3, [r3, #10]
 800d1b4:	461a      	mov	r2, r3
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	fb03 f202 	mul.w	r2, r3, r2
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1c0:	4413      	add	r3, r2
}
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	370c      	adds	r7, #12
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1cc:	4770      	bx	lr

0800d1ce <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d1ce:	b580      	push	{r7, lr}
 800d1d0:	b086      	sub	sp, #24
 800d1d2:	af00      	add	r7, sp, #0
 800d1d4:	6078      	str	r0, [r7, #4]
 800d1d6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d1de:	683b      	ldr	r3, [r7, #0]
 800d1e0:	2b01      	cmp	r3, #1
 800d1e2:	d904      	bls.n	800d1ee <get_fat+0x20>
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	695b      	ldr	r3, [r3, #20]
 800d1e8:	683a      	ldr	r2, [r7, #0]
 800d1ea:	429a      	cmp	r2, r3
 800d1ec:	d302      	bcc.n	800d1f4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d1ee:	2301      	movs	r3, #1
 800d1f0:	617b      	str	r3, [r7, #20]
 800d1f2:	e08f      	b.n	800d314 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d1f4:	f04f 33ff 	mov.w	r3, #4294967295
 800d1f8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	781b      	ldrb	r3, [r3, #0]
 800d1fe:	2b03      	cmp	r3, #3
 800d200:	d062      	beq.n	800d2c8 <get_fat+0xfa>
 800d202:	2b03      	cmp	r3, #3
 800d204:	dc7c      	bgt.n	800d300 <get_fat+0x132>
 800d206:	2b01      	cmp	r3, #1
 800d208:	d002      	beq.n	800d210 <get_fat+0x42>
 800d20a:	2b02      	cmp	r3, #2
 800d20c:	d042      	beq.n	800d294 <get_fat+0xc6>
 800d20e:	e077      	b.n	800d300 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	60fb      	str	r3, [r7, #12]
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	085b      	lsrs	r3, r3, #1
 800d218:	68fa      	ldr	r2, [r7, #12]
 800d21a:	4413      	add	r3, r2
 800d21c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	6a1a      	ldr	r2, [r3, #32]
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	0a5b      	lsrs	r3, r3, #9
 800d226:	4413      	add	r3, r2
 800d228:	4619      	mov	r1, r3
 800d22a:	6938      	ldr	r0, [r7, #16]
 800d22c:	f7ff ff14 	bl	800d058 <move_window>
 800d230:	4603      	mov	r3, r0
 800d232:	2b00      	cmp	r3, #0
 800d234:	d167      	bne.n	800d306 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	1c5a      	adds	r2, r3, #1
 800d23a:	60fa      	str	r2, [r7, #12]
 800d23c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d240:	693a      	ldr	r2, [r7, #16]
 800d242:	4413      	add	r3, r2
 800d244:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d248:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d24a:	693b      	ldr	r3, [r7, #16]
 800d24c:	6a1a      	ldr	r2, [r3, #32]
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	0a5b      	lsrs	r3, r3, #9
 800d252:	4413      	add	r3, r2
 800d254:	4619      	mov	r1, r3
 800d256:	6938      	ldr	r0, [r7, #16]
 800d258:	f7ff fefe 	bl	800d058 <move_window>
 800d25c:	4603      	mov	r3, r0
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d153      	bne.n	800d30a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d268:	693a      	ldr	r2, [r7, #16]
 800d26a:	4413      	add	r3, r2
 800d26c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d270:	021b      	lsls	r3, r3, #8
 800d272:	461a      	mov	r2, r3
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	4313      	orrs	r3, r2
 800d278:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d27a:	683b      	ldr	r3, [r7, #0]
 800d27c:	f003 0301 	and.w	r3, r3, #1
 800d280:	2b00      	cmp	r3, #0
 800d282:	d002      	beq.n	800d28a <get_fat+0xbc>
 800d284:	68bb      	ldr	r3, [r7, #8]
 800d286:	091b      	lsrs	r3, r3, #4
 800d288:	e002      	b.n	800d290 <get_fat+0xc2>
 800d28a:	68bb      	ldr	r3, [r7, #8]
 800d28c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d290:	617b      	str	r3, [r7, #20]
			break;
 800d292:	e03f      	b.n	800d314 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d294:	693b      	ldr	r3, [r7, #16]
 800d296:	6a1a      	ldr	r2, [r3, #32]
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	0a1b      	lsrs	r3, r3, #8
 800d29c:	4413      	add	r3, r2
 800d29e:	4619      	mov	r1, r3
 800d2a0:	6938      	ldr	r0, [r7, #16]
 800d2a2:	f7ff fed9 	bl	800d058 <move_window>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d130      	bne.n	800d30e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	005b      	lsls	r3, r3, #1
 800d2b6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d2ba:	4413      	add	r3, r2
 800d2bc:	4618      	mov	r0, r3
 800d2be:	f7ff fc1b 	bl	800caf8 <ld_word>
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	617b      	str	r3, [r7, #20]
			break;
 800d2c6:	e025      	b.n	800d314 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	6a1a      	ldr	r2, [r3, #32]
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	09db      	lsrs	r3, r3, #7
 800d2d0:	4413      	add	r3, r2
 800d2d2:	4619      	mov	r1, r3
 800d2d4:	6938      	ldr	r0, [r7, #16]
 800d2d6:	f7ff febf 	bl	800d058 <move_window>
 800d2da:	4603      	mov	r3, r0
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d118      	bne.n	800d312 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d2e0:	693b      	ldr	r3, [r7, #16]
 800d2e2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	009b      	lsls	r3, r3, #2
 800d2ea:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d2ee:	4413      	add	r3, r2
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7ff fc19 	bl	800cb28 <ld_dword>
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d2fc:	617b      	str	r3, [r7, #20]
			break;
 800d2fe:	e009      	b.n	800d314 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d300:	2301      	movs	r3, #1
 800d302:	617b      	str	r3, [r7, #20]
 800d304:	e006      	b.n	800d314 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d306:	bf00      	nop
 800d308:	e004      	b.n	800d314 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d30a:	bf00      	nop
 800d30c:	e002      	b.n	800d314 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d30e:	bf00      	nop
 800d310:	e000      	b.n	800d314 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d312:	bf00      	nop
		}
	}

	return val;
 800d314:	697b      	ldr	r3, [r7, #20]
}
 800d316:	4618      	mov	r0, r3
 800d318:	3718      	adds	r7, #24
 800d31a:	46bd      	mov	sp, r7
 800d31c:	bd80      	pop	{r7, pc}

0800d31e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d31e:	b590      	push	{r4, r7, lr}
 800d320:	b089      	sub	sp, #36	; 0x24
 800d322:	af00      	add	r7, sp, #0
 800d324:	60f8      	str	r0, [r7, #12]
 800d326:	60b9      	str	r1, [r7, #8]
 800d328:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d32a:	2302      	movs	r3, #2
 800d32c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d32e:	68bb      	ldr	r3, [r7, #8]
 800d330:	2b01      	cmp	r3, #1
 800d332:	f240 80d9 	bls.w	800d4e8 <put_fat+0x1ca>
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	695b      	ldr	r3, [r3, #20]
 800d33a:	68ba      	ldr	r2, [r7, #8]
 800d33c:	429a      	cmp	r2, r3
 800d33e:	f080 80d3 	bcs.w	800d4e8 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	781b      	ldrb	r3, [r3, #0]
 800d346:	2b03      	cmp	r3, #3
 800d348:	f000 8096 	beq.w	800d478 <put_fat+0x15a>
 800d34c:	2b03      	cmp	r3, #3
 800d34e:	f300 80cb 	bgt.w	800d4e8 <put_fat+0x1ca>
 800d352:	2b01      	cmp	r3, #1
 800d354:	d002      	beq.n	800d35c <put_fat+0x3e>
 800d356:	2b02      	cmp	r3, #2
 800d358:	d06e      	beq.n	800d438 <put_fat+0x11a>
 800d35a:	e0c5      	b.n	800d4e8 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d35c:	68bb      	ldr	r3, [r7, #8]
 800d35e:	61bb      	str	r3, [r7, #24]
 800d360:	69bb      	ldr	r3, [r7, #24]
 800d362:	085b      	lsrs	r3, r3, #1
 800d364:	69ba      	ldr	r2, [r7, #24]
 800d366:	4413      	add	r3, r2
 800d368:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	6a1a      	ldr	r2, [r3, #32]
 800d36e:	69bb      	ldr	r3, [r7, #24]
 800d370:	0a5b      	lsrs	r3, r3, #9
 800d372:	4413      	add	r3, r2
 800d374:	4619      	mov	r1, r3
 800d376:	68f8      	ldr	r0, [r7, #12]
 800d378:	f7ff fe6e 	bl	800d058 <move_window>
 800d37c:	4603      	mov	r3, r0
 800d37e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d380:	7ffb      	ldrb	r3, [r7, #31]
 800d382:	2b00      	cmp	r3, #0
 800d384:	f040 80a9 	bne.w	800d4da <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d38e:	69bb      	ldr	r3, [r7, #24]
 800d390:	1c59      	adds	r1, r3, #1
 800d392:	61b9      	str	r1, [r7, #24]
 800d394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d398:	4413      	add	r3, r2
 800d39a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	f003 0301 	and.w	r3, r3, #1
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d00d      	beq.n	800d3c2 <put_fat+0xa4>
 800d3a6:	697b      	ldr	r3, [r7, #20]
 800d3a8:	781b      	ldrb	r3, [r3, #0]
 800d3aa:	b25b      	sxtb	r3, r3
 800d3ac:	f003 030f 	and.w	r3, r3, #15
 800d3b0:	b25a      	sxtb	r2, r3
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	b2db      	uxtb	r3, r3
 800d3b6:	011b      	lsls	r3, r3, #4
 800d3b8:	b25b      	sxtb	r3, r3
 800d3ba:	4313      	orrs	r3, r2
 800d3bc:	b25b      	sxtb	r3, r3
 800d3be:	b2db      	uxtb	r3, r3
 800d3c0:	e001      	b.n	800d3c6 <put_fat+0xa8>
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	b2db      	uxtb	r3, r3
 800d3c6:	697a      	ldr	r2, [r7, #20]
 800d3c8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	6a1a      	ldr	r2, [r3, #32]
 800d3d4:	69bb      	ldr	r3, [r7, #24]
 800d3d6:	0a5b      	lsrs	r3, r3, #9
 800d3d8:	4413      	add	r3, r2
 800d3da:	4619      	mov	r1, r3
 800d3dc:	68f8      	ldr	r0, [r7, #12]
 800d3de:	f7ff fe3b 	bl	800d058 <move_window>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d3e6:	7ffb      	ldrb	r3, [r7, #31]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d178      	bne.n	800d4de <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d3f2:	69bb      	ldr	r3, [r7, #24]
 800d3f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3f8:	4413      	add	r3, r2
 800d3fa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d3fc:	68bb      	ldr	r3, [r7, #8]
 800d3fe:	f003 0301 	and.w	r3, r3, #1
 800d402:	2b00      	cmp	r3, #0
 800d404:	d003      	beq.n	800d40e <put_fat+0xf0>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	091b      	lsrs	r3, r3, #4
 800d40a:	b2db      	uxtb	r3, r3
 800d40c:	e00e      	b.n	800d42c <put_fat+0x10e>
 800d40e:	697b      	ldr	r3, [r7, #20]
 800d410:	781b      	ldrb	r3, [r3, #0]
 800d412:	b25b      	sxtb	r3, r3
 800d414:	f023 030f 	bic.w	r3, r3, #15
 800d418:	b25a      	sxtb	r2, r3
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	0a1b      	lsrs	r3, r3, #8
 800d41e:	b25b      	sxtb	r3, r3
 800d420:	f003 030f 	and.w	r3, r3, #15
 800d424:	b25b      	sxtb	r3, r3
 800d426:	4313      	orrs	r3, r2
 800d428:	b25b      	sxtb	r3, r3
 800d42a:	b2db      	uxtb	r3, r3
 800d42c:	697a      	ldr	r2, [r7, #20]
 800d42e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	2201      	movs	r2, #1
 800d434:	70da      	strb	r2, [r3, #3]
			break;
 800d436:	e057      	b.n	800d4e8 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	6a1a      	ldr	r2, [r3, #32]
 800d43c:	68bb      	ldr	r3, [r7, #8]
 800d43e:	0a1b      	lsrs	r3, r3, #8
 800d440:	4413      	add	r3, r2
 800d442:	4619      	mov	r1, r3
 800d444:	68f8      	ldr	r0, [r7, #12]
 800d446:	f7ff fe07 	bl	800d058 <move_window>
 800d44a:	4603      	mov	r3, r0
 800d44c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d44e:	7ffb      	ldrb	r3, [r7, #31]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d146      	bne.n	800d4e2 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d45a:	68bb      	ldr	r3, [r7, #8]
 800d45c:	005b      	lsls	r3, r3, #1
 800d45e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d462:	4413      	add	r3, r2
 800d464:	687a      	ldr	r2, [r7, #4]
 800d466:	b292      	uxth	r2, r2
 800d468:	4611      	mov	r1, r2
 800d46a:	4618      	mov	r0, r3
 800d46c:	f7ff fb7f 	bl	800cb6e <st_word>
			fs->wflag = 1;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2201      	movs	r2, #1
 800d474:	70da      	strb	r2, [r3, #3]
			break;
 800d476:	e037      	b.n	800d4e8 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	6a1a      	ldr	r2, [r3, #32]
 800d47c:	68bb      	ldr	r3, [r7, #8]
 800d47e:	09db      	lsrs	r3, r3, #7
 800d480:	4413      	add	r3, r2
 800d482:	4619      	mov	r1, r3
 800d484:	68f8      	ldr	r0, [r7, #12]
 800d486:	f7ff fde7 	bl	800d058 <move_window>
 800d48a:	4603      	mov	r3, r0
 800d48c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d48e:	7ffb      	ldrb	r3, [r7, #31]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d128      	bne.n	800d4e6 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	009b      	lsls	r3, r3, #2
 800d4a4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d4a8:	4413      	add	r3, r2
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	f7ff fb3c 	bl	800cb28 <ld_dword>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d4b6:	4323      	orrs	r3, r4
 800d4b8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	009b      	lsls	r3, r3, #2
 800d4c4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d4c8:	4413      	add	r3, r2
 800d4ca:	6879      	ldr	r1, [r7, #4]
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f7ff fb69 	bl	800cba4 <st_dword>
			fs->wflag = 1;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	2201      	movs	r2, #1
 800d4d6:	70da      	strb	r2, [r3, #3]
			break;
 800d4d8:	e006      	b.n	800d4e8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d4da:	bf00      	nop
 800d4dc:	e004      	b.n	800d4e8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d4de:	bf00      	nop
 800d4e0:	e002      	b.n	800d4e8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d4e2:	bf00      	nop
 800d4e4:	e000      	b.n	800d4e8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d4e6:	bf00      	nop
		}
	}
	return res;
 800d4e8:	7ffb      	ldrb	r3, [r7, #31]
}
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	3724      	adds	r7, #36	; 0x24
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bd90      	pop	{r4, r7, pc}

0800d4f2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d4f2:	b580      	push	{r7, lr}
 800d4f4:	b088      	sub	sp, #32
 800d4f6:	af00      	add	r7, sp, #0
 800d4f8:	60f8      	str	r0, [r7, #12]
 800d4fa:	60b9      	str	r1, [r7, #8]
 800d4fc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d4fe:	2300      	movs	r3, #0
 800d500:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d508:	68bb      	ldr	r3, [r7, #8]
 800d50a:	2b01      	cmp	r3, #1
 800d50c:	d904      	bls.n	800d518 <remove_chain+0x26>
 800d50e:	69bb      	ldr	r3, [r7, #24]
 800d510:	695b      	ldr	r3, [r3, #20]
 800d512:	68ba      	ldr	r2, [r7, #8]
 800d514:	429a      	cmp	r2, r3
 800d516:	d301      	bcc.n	800d51c <remove_chain+0x2a>
 800d518:	2302      	movs	r3, #2
 800d51a:	e04b      	b.n	800d5b4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d00c      	beq.n	800d53c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d522:	f04f 32ff 	mov.w	r2, #4294967295
 800d526:	6879      	ldr	r1, [r7, #4]
 800d528:	69b8      	ldr	r0, [r7, #24]
 800d52a:	f7ff fef8 	bl	800d31e <put_fat>
 800d52e:	4603      	mov	r3, r0
 800d530:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d532:	7ffb      	ldrb	r3, [r7, #31]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d001      	beq.n	800d53c <remove_chain+0x4a>
 800d538:	7ffb      	ldrb	r3, [r7, #31]
 800d53a:	e03b      	b.n	800d5b4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d53c:	68b9      	ldr	r1, [r7, #8]
 800d53e:	68f8      	ldr	r0, [r7, #12]
 800d540:	f7ff fe45 	bl	800d1ce <get_fat>
 800d544:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d546:	697b      	ldr	r3, [r7, #20]
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d031      	beq.n	800d5b0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d54c:	697b      	ldr	r3, [r7, #20]
 800d54e:	2b01      	cmp	r3, #1
 800d550:	d101      	bne.n	800d556 <remove_chain+0x64>
 800d552:	2302      	movs	r3, #2
 800d554:	e02e      	b.n	800d5b4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d556:	697b      	ldr	r3, [r7, #20]
 800d558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d55c:	d101      	bne.n	800d562 <remove_chain+0x70>
 800d55e:	2301      	movs	r3, #1
 800d560:	e028      	b.n	800d5b4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d562:	2200      	movs	r2, #0
 800d564:	68b9      	ldr	r1, [r7, #8]
 800d566:	69b8      	ldr	r0, [r7, #24]
 800d568:	f7ff fed9 	bl	800d31e <put_fat>
 800d56c:	4603      	mov	r3, r0
 800d56e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d570:	7ffb      	ldrb	r3, [r7, #31]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d001      	beq.n	800d57a <remove_chain+0x88>
 800d576:	7ffb      	ldrb	r3, [r7, #31]
 800d578:	e01c      	b.n	800d5b4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d57a:	69bb      	ldr	r3, [r7, #24]
 800d57c:	691a      	ldr	r2, [r3, #16]
 800d57e:	69bb      	ldr	r3, [r7, #24]
 800d580:	695b      	ldr	r3, [r3, #20]
 800d582:	3b02      	subs	r3, #2
 800d584:	429a      	cmp	r2, r3
 800d586:	d20b      	bcs.n	800d5a0 <remove_chain+0xae>
			fs->free_clst++;
 800d588:	69bb      	ldr	r3, [r7, #24]
 800d58a:	691b      	ldr	r3, [r3, #16]
 800d58c:	1c5a      	adds	r2, r3, #1
 800d58e:	69bb      	ldr	r3, [r7, #24]
 800d590:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800d592:	69bb      	ldr	r3, [r7, #24]
 800d594:	791b      	ldrb	r3, [r3, #4]
 800d596:	f043 0301 	orr.w	r3, r3, #1
 800d59a:	b2da      	uxtb	r2, r3
 800d59c:	69bb      	ldr	r3, [r7, #24]
 800d59e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d5a0:	697b      	ldr	r3, [r7, #20]
 800d5a2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d5a4:	69bb      	ldr	r3, [r7, #24]
 800d5a6:	695b      	ldr	r3, [r3, #20]
 800d5a8:	68ba      	ldr	r2, [r7, #8]
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d3c6      	bcc.n	800d53c <remove_chain+0x4a>
 800d5ae:	e000      	b.n	800d5b2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d5b0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d5b2:	2300      	movs	r3, #0
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	3720      	adds	r7, #32
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	bd80      	pop	{r7, pc}

0800d5bc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b088      	sub	sp, #32
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	6078      	str	r0, [r7, #4]
 800d5c4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d5cc:	683b      	ldr	r3, [r7, #0]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d10d      	bne.n	800d5ee <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d5d2:	693b      	ldr	r3, [r7, #16]
 800d5d4:	68db      	ldr	r3, [r3, #12]
 800d5d6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d5d8:	69bb      	ldr	r3, [r7, #24]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d004      	beq.n	800d5e8 <create_chain+0x2c>
 800d5de:	693b      	ldr	r3, [r7, #16]
 800d5e0:	695b      	ldr	r3, [r3, #20]
 800d5e2:	69ba      	ldr	r2, [r7, #24]
 800d5e4:	429a      	cmp	r2, r3
 800d5e6:	d31b      	bcc.n	800d620 <create_chain+0x64>
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	61bb      	str	r3, [r7, #24]
 800d5ec:	e018      	b.n	800d620 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d5ee:	6839      	ldr	r1, [r7, #0]
 800d5f0:	6878      	ldr	r0, [r7, #4]
 800d5f2:	f7ff fdec 	bl	800d1ce <get_fat>
 800d5f6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	2b01      	cmp	r3, #1
 800d5fc:	d801      	bhi.n	800d602 <create_chain+0x46>
 800d5fe:	2301      	movs	r3, #1
 800d600:	e070      	b.n	800d6e4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d608:	d101      	bne.n	800d60e <create_chain+0x52>
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	e06a      	b.n	800d6e4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	695b      	ldr	r3, [r3, #20]
 800d612:	68fa      	ldr	r2, [r7, #12]
 800d614:	429a      	cmp	r2, r3
 800d616:	d201      	bcs.n	800d61c <create_chain+0x60>
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	e063      	b.n	800d6e4 <create_chain+0x128>
		scl = clst;
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d620:	69bb      	ldr	r3, [r7, #24]
 800d622:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d624:	69fb      	ldr	r3, [r7, #28]
 800d626:	3301      	adds	r3, #1
 800d628:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d62a:	693b      	ldr	r3, [r7, #16]
 800d62c:	695b      	ldr	r3, [r3, #20]
 800d62e:	69fa      	ldr	r2, [r7, #28]
 800d630:	429a      	cmp	r2, r3
 800d632:	d307      	bcc.n	800d644 <create_chain+0x88>
				ncl = 2;
 800d634:	2302      	movs	r3, #2
 800d636:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d638:	69fa      	ldr	r2, [r7, #28]
 800d63a:	69bb      	ldr	r3, [r7, #24]
 800d63c:	429a      	cmp	r2, r3
 800d63e:	d901      	bls.n	800d644 <create_chain+0x88>
 800d640:	2300      	movs	r3, #0
 800d642:	e04f      	b.n	800d6e4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d644:	69f9      	ldr	r1, [r7, #28]
 800d646:	6878      	ldr	r0, [r7, #4]
 800d648:	f7ff fdc1 	bl	800d1ce <get_fat>
 800d64c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d00e      	beq.n	800d672 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	2b01      	cmp	r3, #1
 800d658:	d003      	beq.n	800d662 <create_chain+0xa6>
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d660:	d101      	bne.n	800d666 <create_chain+0xaa>
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	e03e      	b.n	800d6e4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d666:	69fa      	ldr	r2, [r7, #28]
 800d668:	69bb      	ldr	r3, [r7, #24]
 800d66a:	429a      	cmp	r2, r3
 800d66c:	d1da      	bne.n	800d624 <create_chain+0x68>
 800d66e:	2300      	movs	r3, #0
 800d670:	e038      	b.n	800d6e4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d672:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d674:	f04f 32ff 	mov.w	r2, #4294967295
 800d678:	69f9      	ldr	r1, [r7, #28]
 800d67a:	6938      	ldr	r0, [r7, #16]
 800d67c:	f7ff fe4f 	bl	800d31e <put_fat>
 800d680:	4603      	mov	r3, r0
 800d682:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d684:	7dfb      	ldrb	r3, [r7, #23]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d109      	bne.n	800d69e <create_chain+0xe2>
 800d68a:	683b      	ldr	r3, [r7, #0]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d006      	beq.n	800d69e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d690:	69fa      	ldr	r2, [r7, #28]
 800d692:	6839      	ldr	r1, [r7, #0]
 800d694:	6938      	ldr	r0, [r7, #16]
 800d696:	f7ff fe42 	bl	800d31e <put_fat>
 800d69a:	4603      	mov	r3, r0
 800d69c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d69e:	7dfb      	ldrb	r3, [r7, #23]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d116      	bne.n	800d6d2 <create_chain+0x116>
		fs->last_clst = ncl;
 800d6a4:	693b      	ldr	r3, [r7, #16]
 800d6a6:	69fa      	ldr	r2, [r7, #28]
 800d6a8:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d6aa:	693b      	ldr	r3, [r7, #16]
 800d6ac:	691a      	ldr	r2, [r3, #16]
 800d6ae:	693b      	ldr	r3, [r7, #16]
 800d6b0:	695b      	ldr	r3, [r3, #20]
 800d6b2:	3b02      	subs	r3, #2
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	d804      	bhi.n	800d6c2 <create_chain+0x106>
 800d6b8:	693b      	ldr	r3, [r7, #16]
 800d6ba:	691b      	ldr	r3, [r3, #16]
 800d6bc:	1e5a      	subs	r2, r3, #1
 800d6be:	693b      	ldr	r3, [r7, #16]
 800d6c0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800d6c2:	693b      	ldr	r3, [r7, #16]
 800d6c4:	791b      	ldrb	r3, [r3, #4]
 800d6c6:	f043 0301 	orr.w	r3, r3, #1
 800d6ca:	b2da      	uxtb	r2, r3
 800d6cc:	693b      	ldr	r3, [r7, #16]
 800d6ce:	711a      	strb	r2, [r3, #4]
 800d6d0:	e007      	b.n	800d6e2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d6d2:	7dfb      	ldrb	r3, [r7, #23]
 800d6d4:	2b01      	cmp	r3, #1
 800d6d6:	d102      	bne.n	800d6de <create_chain+0x122>
 800d6d8:	f04f 33ff 	mov.w	r3, #4294967295
 800d6dc:	e000      	b.n	800d6e0 <create_chain+0x124>
 800d6de:	2301      	movs	r3, #1
 800d6e0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d6e2:	69fb      	ldr	r3, [r7, #28]
}
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	3720      	adds	r7, #32
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}

0800d6ec <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d6ec:	b480      	push	{r7}
 800d6ee:	b087      	sub	sp, #28
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
 800d6f4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d700:	3304      	adds	r3, #4
 800d702:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	0a5b      	lsrs	r3, r3, #9
 800d708:	68fa      	ldr	r2, [r7, #12]
 800d70a:	8952      	ldrh	r2, [r2, #10]
 800d70c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d710:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d712:	693b      	ldr	r3, [r7, #16]
 800d714:	1d1a      	adds	r2, r3, #4
 800d716:	613a      	str	r2, [r7, #16]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d71c:	68bb      	ldr	r3, [r7, #8]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d101      	bne.n	800d726 <clmt_clust+0x3a>
 800d722:	2300      	movs	r3, #0
 800d724:	e010      	b.n	800d748 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d726:	697a      	ldr	r2, [r7, #20]
 800d728:	68bb      	ldr	r3, [r7, #8]
 800d72a:	429a      	cmp	r2, r3
 800d72c:	d307      	bcc.n	800d73e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d72e:	697a      	ldr	r2, [r7, #20]
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	1ad3      	subs	r3, r2, r3
 800d734:	617b      	str	r3, [r7, #20]
 800d736:	693b      	ldr	r3, [r7, #16]
 800d738:	3304      	adds	r3, #4
 800d73a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d73c:	e7e9      	b.n	800d712 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d73e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d740:	693b      	ldr	r3, [r7, #16]
 800d742:	681a      	ldr	r2, [r3, #0]
 800d744:	697b      	ldr	r3, [r7, #20]
 800d746:	4413      	add	r3, r2
}
 800d748:	4618      	mov	r0, r3
 800d74a:	371c      	adds	r7, #28
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr

0800d754 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b086      	sub	sp, #24
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
 800d75c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d764:	683b      	ldr	r3, [r7, #0]
 800d766:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d76a:	d204      	bcs.n	800d776 <dir_sdi+0x22>
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	f003 031f 	and.w	r3, r3, #31
 800d772:	2b00      	cmp	r3, #0
 800d774:	d001      	beq.n	800d77a <dir_sdi+0x26>
		return FR_INT_ERR;
 800d776:	2302      	movs	r3, #2
 800d778:	e063      	b.n	800d842 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	683a      	ldr	r2, [r7, #0]
 800d77e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	689b      	ldr	r3, [r3, #8]
 800d784:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d786:	697b      	ldr	r3, [r7, #20]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d106      	bne.n	800d79a <dir_sdi+0x46>
 800d78c:	693b      	ldr	r3, [r7, #16]
 800d78e:	781b      	ldrb	r3, [r3, #0]
 800d790:	2b02      	cmp	r3, #2
 800d792:	d902      	bls.n	800d79a <dir_sdi+0x46>
		clst = fs->dirbase;
 800d794:	693b      	ldr	r3, [r7, #16]
 800d796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d798:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d79a:	697b      	ldr	r3, [r7, #20]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d10c      	bne.n	800d7ba <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	095b      	lsrs	r3, r3, #5
 800d7a4:	693a      	ldr	r2, [r7, #16]
 800d7a6:	8912      	ldrh	r2, [r2, #8]
 800d7a8:	4293      	cmp	r3, r2
 800d7aa:	d301      	bcc.n	800d7b0 <dir_sdi+0x5c>
 800d7ac:	2302      	movs	r3, #2
 800d7ae:	e048      	b.n	800d842 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d7b0:	693b      	ldr	r3, [r7, #16]
 800d7b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	61da      	str	r2, [r3, #28]
 800d7b8:	e029      	b.n	800d80e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	895b      	ldrh	r3, [r3, #10]
 800d7be:	025b      	lsls	r3, r3, #9
 800d7c0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d7c2:	e019      	b.n	800d7f8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	6979      	ldr	r1, [r7, #20]
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	f7ff fd00 	bl	800d1ce <get_fat>
 800d7ce:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7d6:	d101      	bne.n	800d7dc <dir_sdi+0x88>
 800d7d8:	2301      	movs	r3, #1
 800d7da:	e032      	b.n	800d842 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d7dc:	697b      	ldr	r3, [r7, #20]
 800d7de:	2b01      	cmp	r3, #1
 800d7e0:	d904      	bls.n	800d7ec <dir_sdi+0x98>
 800d7e2:	693b      	ldr	r3, [r7, #16]
 800d7e4:	695b      	ldr	r3, [r3, #20]
 800d7e6:	697a      	ldr	r2, [r7, #20]
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d301      	bcc.n	800d7f0 <dir_sdi+0x9c>
 800d7ec:	2302      	movs	r3, #2
 800d7ee:	e028      	b.n	800d842 <dir_sdi+0xee>
			ofs -= csz;
 800d7f0:	683a      	ldr	r2, [r7, #0]
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	1ad3      	subs	r3, r2, r3
 800d7f6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d7f8:	683a      	ldr	r2, [r7, #0]
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	429a      	cmp	r2, r3
 800d7fe:	d2e1      	bcs.n	800d7c4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d800:	6979      	ldr	r1, [r7, #20]
 800d802:	6938      	ldr	r0, [r7, #16]
 800d804:	f7ff fcc4 	bl	800d190 <clust2sect>
 800d808:	4602      	mov	r2, r0
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	697a      	ldr	r2, [r7, #20]
 800d812:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	69db      	ldr	r3, [r3, #28]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d101      	bne.n	800d820 <dir_sdi+0xcc>
 800d81c:	2302      	movs	r3, #2
 800d81e:	e010      	b.n	800d842 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	69da      	ldr	r2, [r3, #28]
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	0a5b      	lsrs	r3, r3, #9
 800d828:	441a      	add	r2, r3
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d82e:	693b      	ldr	r3, [r7, #16]
 800d830:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d83a:	441a      	add	r2, r3
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d840:	2300      	movs	r3, #0
}
 800d842:	4618      	mov	r0, r3
 800d844:	3718      	adds	r7, #24
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}

0800d84a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d84a:	b580      	push	{r7, lr}
 800d84c:	b086      	sub	sp, #24
 800d84e:	af00      	add	r7, sp, #0
 800d850:	6078      	str	r0, [r7, #4]
 800d852:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	695b      	ldr	r3, [r3, #20]
 800d85e:	3320      	adds	r3, #32
 800d860:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	69db      	ldr	r3, [r3, #28]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d003      	beq.n	800d872 <dir_next+0x28>
 800d86a:	68bb      	ldr	r3, [r7, #8]
 800d86c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d870:	d301      	bcc.n	800d876 <dir_next+0x2c>
 800d872:	2304      	movs	r3, #4
 800d874:	e0aa      	b.n	800d9cc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d876:	68bb      	ldr	r3, [r7, #8]
 800d878:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	f040 8098 	bne.w	800d9b2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	69db      	ldr	r3, [r3, #28]
 800d886:	1c5a      	adds	r2, r3, #1
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	699b      	ldr	r3, [r3, #24]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d10b      	bne.n	800d8ac <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d894:	68bb      	ldr	r3, [r7, #8]
 800d896:	095b      	lsrs	r3, r3, #5
 800d898:	68fa      	ldr	r2, [r7, #12]
 800d89a:	8912      	ldrh	r2, [r2, #8]
 800d89c:	4293      	cmp	r3, r2
 800d89e:	f0c0 8088 	bcc.w	800d9b2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	61da      	str	r2, [r3, #28]
 800d8a8:	2304      	movs	r3, #4
 800d8aa:	e08f      	b.n	800d9cc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d8ac:	68bb      	ldr	r3, [r7, #8]
 800d8ae:	0a5b      	lsrs	r3, r3, #9
 800d8b0:	68fa      	ldr	r2, [r7, #12]
 800d8b2:	8952      	ldrh	r2, [r2, #10]
 800d8b4:	3a01      	subs	r2, #1
 800d8b6:	4013      	ands	r3, r2
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d17a      	bne.n	800d9b2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d8bc:	687a      	ldr	r2, [r7, #4]
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	699b      	ldr	r3, [r3, #24]
 800d8c2:	4619      	mov	r1, r3
 800d8c4:	4610      	mov	r0, r2
 800d8c6:	f7ff fc82 	bl	800d1ce <get_fat>
 800d8ca:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d8cc:	697b      	ldr	r3, [r7, #20]
 800d8ce:	2b01      	cmp	r3, #1
 800d8d0:	d801      	bhi.n	800d8d6 <dir_next+0x8c>
 800d8d2:	2302      	movs	r3, #2
 800d8d4:	e07a      	b.n	800d9cc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d8d6:	697b      	ldr	r3, [r7, #20]
 800d8d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8dc:	d101      	bne.n	800d8e2 <dir_next+0x98>
 800d8de:	2301      	movs	r3, #1
 800d8e0:	e074      	b.n	800d9cc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	695b      	ldr	r3, [r3, #20]
 800d8e6:	697a      	ldr	r2, [r7, #20]
 800d8e8:	429a      	cmp	r2, r3
 800d8ea:	d358      	bcc.n	800d99e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d104      	bne.n	800d8fc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	61da      	str	r2, [r3, #28]
 800d8f8:	2304      	movs	r3, #4
 800d8fa:	e067      	b.n	800d9cc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d8fc:	687a      	ldr	r2, [r7, #4]
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	699b      	ldr	r3, [r3, #24]
 800d902:	4619      	mov	r1, r3
 800d904:	4610      	mov	r0, r2
 800d906:	f7ff fe59 	bl	800d5bc <create_chain>
 800d90a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d90c:	697b      	ldr	r3, [r7, #20]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d101      	bne.n	800d916 <dir_next+0xcc>
 800d912:	2307      	movs	r3, #7
 800d914:	e05a      	b.n	800d9cc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d916:	697b      	ldr	r3, [r7, #20]
 800d918:	2b01      	cmp	r3, #1
 800d91a:	d101      	bne.n	800d920 <dir_next+0xd6>
 800d91c:	2302      	movs	r3, #2
 800d91e:	e055      	b.n	800d9cc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d926:	d101      	bne.n	800d92c <dir_next+0xe2>
 800d928:	2301      	movs	r3, #1
 800d92a:	e04f      	b.n	800d9cc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d92c:	68f8      	ldr	r0, [r7, #12]
 800d92e:	f7ff fb4f 	bl	800cfd0 <sync_window>
 800d932:	4603      	mov	r3, r0
 800d934:	2b00      	cmp	r3, #0
 800d936:	d001      	beq.n	800d93c <dir_next+0xf2>
 800d938:	2301      	movs	r3, #1
 800d93a:	e047      	b.n	800d9cc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	3330      	adds	r3, #48	; 0x30
 800d940:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d944:	2100      	movs	r1, #0
 800d946:	4618      	mov	r0, r3
 800d948:	f7ff f979 	bl	800cc3e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d94c:	2300      	movs	r3, #0
 800d94e:	613b      	str	r3, [r7, #16]
 800d950:	6979      	ldr	r1, [r7, #20]
 800d952:	68f8      	ldr	r0, [r7, #12]
 800d954:	f7ff fc1c 	bl	800d190 <clust2sect>
 800d958:	4602      	mov	r2, r0
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	62da      	str	r2, [r3, #44]	; 0x2c
 800d95e:	e012      	b.n	800d986 <dir_next+0x13c>
						fs->wflag = 1;
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	2201      	movs	r2, #1
 800d964:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d966:	68f8      	ldr	r0, [r7, #12]
 800d968:	f7ff fb32 	bl	800cfd0 <sync_window>
 800d96c:	4603      	mov	r3, r0
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d001      	beq.n	800d976 <dir_next+0x12c>
 800d972:	2301      	movs	r3, #1
 800d974:	e02a      	b.n	800d9cc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d976:	693b      	ldr	r3, [r7, #16]
 800d978:	3301      	adds	r3, #1
 800d97a:	613b      	str	r3, [r7, #16]
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d980:	1c5a      	adds	r2, r3, #1
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	62da      	str	r2, [r3, #44]	; 0x2c
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	895b      	ldrh	r3, [r3, #10]
 800d98a:	461a      	mov	r2, r3
 800d98c:	693b      	ldr	r3, [r7, #16]
 800d98e:	4293      	cmp	r3, r2
 800d990:	d3e6      	bcc.n	800d960 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d996:	693b      	ldr	r3, [r7, #16]
 800d998:	1ad2      	subs	r2, r2, r3
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	697a      	ldr	r2, [r7, #20]
 800d9a2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d9a4:	6979      	ldr	r1, [r7, #20]
 800d9a6:	68f8      	ldr	r0, [r7, #12]
 800d9a8:	f7ff fbf2 	bl	800d190 <clust2sect>
 800d9ac:	4602      	mov	r2, r0
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	68ba      	ldr	r2, [r7, #8]
 800d9b6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d9be:	68bb      	ldr	r3, [r7, #8]
 800d9c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9c4:	441a      	add	r2, r3
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d9ca:	2300      	movs	r3, #0
}
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	3718      	adds	r7, #24
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	bd80      	pop	{r7, pc}

0800d9d4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b086      	sub	sp, #24
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
 800d9dc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d9e4:	2100      	movs	r1, #0
 800d9e6:	6878      	ldr	r0, [r7, #4]
 800d9e8:	f7ff feb4 	bl	800d754 <dir_sdi>
 800d9ec:	4603      	mov	r3, r0
 800d9ee:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d9f0:	7dfb      	ldrb	r3, [r7, #23]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d12b      	bne.n	800da4e <dir_alloc+0x7a>
		n = 0;
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	69db      	ldr	r3, [r3, #28]
 800d9fe:	4619      	mov	r1, r3
 800da00:	68f8      	ldr	r0, [r7, #12]
 800da02:	f7ff fb29 	bl	800d058 <move_window>
 800da06:	4603      	mov	r3, r0
 800da08:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800da0a:	7dfb      	ldrb	r3, [r7, #23]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d11d      	bne.n	800da4c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	6a1b      	ldr	r3, [r3, #32]
 800da14:	781b      	ldrb	r3, [r3, #0]
 800da16:	2be5      	cmp	r3, #229	; 0xe5
 800da18:	d004      	beq.n	800da24 <dir_alloc+0x50>
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	6a1b      	ldr	r3, [r3, #32]
 800da1e:	781b      	ldrb	r3, [r3, #0]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d107      	bne.n	800da34 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800da24:	693b      	ldr	r3, [r7, #16]
 800da26:	3301      	adds	r3, #1
 800da28:	613b      	str	r3, [r7, #16]
 800da2a:	693a      	ldr	r2, [r7, #16]
 800da2c:	683b      	ldr	r3, [r7, #0]
 800da2e:	429a      	cmp	r2, r3
 800da30:	d102      	bne.n	800da38 <dir_alloc+0x64>
 800da32:	e00c      	b.n	800da4e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800da34:	2300      	movs	r3, #0
 800da36:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800da38:	2101      	movs	r1, #1
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	f7ff ff05 	bl	800d84a <dir_next>
 800da40:	4603      	mov	r3, r0
 800da42:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800da44:	7dfb      	ldrb	r3, [r7, #23]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d0d7      	beq.n	800d9fa <dir_alloc+0x26>
 800da4a:	e000      	b.n	800da4e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800da4c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800da4e:	7dfb      	ldrb	r3, [r7, #23]
 800da50:	2b04      	cmp	r3, #4
 800da52:	d101      	bne.n	800da58 <dir_alloc+0x84>
 800da54:	2307      	movs	r3, #7
 800da56:	75fb      	strb	r3, [r7, #23]
	return res;
 800da58:	7dfb      	ldrb	r3, [r7, #23]
}
 800da5a:	4618      	mov	r0, r3
 800da5c:	3718      	adds	r7, #24
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}

0800da62 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800da62:	b580      	push	{r7, lr}
 800da64:	b084      	sub	sp, #16
 800da66:	af00      	add	r7, sp, #0
 800da68:	6078      	str	r0, [r7, #4]
 800da6a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	331a      	adds	r3, #26
 800da70:	4618      	mov	r0, r3
 800da72:	f7ff f841 	bl	800caf8 <ld_word>
 800da76:	4603      	mov	r3, r0
 800da78:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	781b      	ldrb	r3, [r3, #0]
 800da7e:	2b03      	cmp	r3, #3
 800da80:	d109      	bne.n	800da96 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	3314      	adds	r3, #20
 800da86:	4618      	mov	r0, r3
 800da88:	f7ff f836 	bl	800caf8 <ld_word>
 800da8c:	4603      	mov	r3, r0
 800da8e:	041b      	lsls	r3, r3, #16
 800da90:	68fa      	ldr	r2, [r7, #12]
 800da92:	4313      	orrs	r3, r2
 800da94:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800da96:	68fb      	ldr	r3, [r7, #12]
}
 800da98:	4618      	mov	r0, r3
 800da9a:	3710      	adds	r7, #16
 800da9c:	46bd      	mov	sp, r7
 800da9e:	bd80      	pop	{r7, pc}

0800daa0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800daa0:	b580      	push	{r7, lr}
 800daa2:	b084      	sub	sp, #16
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	60f8      	str	r0, [r7, #12]
 800daa8:	60b9      	str	r1, [r7, #8]
 800daaa:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800daac:	68bb      	ldr	r3, [r7, #8]
 800daae:	331a      	adds	r3, #26
 800dab0:	687a      	ldr	r2, [r7, #4]
 800dab2:	b292      	uxth	r2, r2
 800dab4:	4611      	mov	r1, r2
 800dab6:	4618      	mov	r0, r3
 800dab8:	f7ff f859 	bl	800cb6e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	781b      	ldrb	r3, [r3, #0]
 800dac0:	2b03      	cmp	r3, #3
 800dac2:	d109      	bne.n	800dad8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800dac4:	68bb      	ldr	r3, [r7, #8]
 800dac6:	f103 0214 	add.w	r2, r3, #20
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	0c1b      	lsrs	r3, r3, #16
 800dace:	b29b      	uxth	r3, r3
 800dad0:	4619      	mov	r1, r3
 800dad2:	4610      	mov	r0, r2
 800dad4:	f7ff f84b 	bl	800cb6e <st_word>
	}
}
 800dad8:	bf00      	nop
 800dada:	3710      	adds	r7, #16
 800dadc:	46bd      	mov	sp, r7
 800dade:	bd80      	pop	{r7, pc}

0800dae0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b086      	sub	sp, #24
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800daee:	2100      	movs	r1, #0
 800daf0:	6878      	ldr	r0, [r7, #4]
 800daf2:	f7ff fe2f 	bl	800d754 <dir_sdi>
 800daf6:	4603      	mov	r3, r0
 800daf8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800dafa:	7dfb      	ldrb	r3, [r7, #23]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d001      	beq.n	800db04 <dir_find+0x24>
 800db00:	7dfb      	ldrb	r3, [r7, #23]
 800db02:	e03e      	b.n	800db82 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	69db      	ldr	r3, [r3, #28]
 800db08:	4619      	mov	r1, r3
 800db0a:	6938      	ldr	r0, [r7, #16]
 800db0c:	f7ff faa4 	bl	800d058 <move_window>
 800db10:	4603      	mov	r3, r0
 800db12:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800db14:	7dfb      	ldrb	r3, [r7, #23]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d12f      	bne.n	800db7a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	6a1b      	ldr	r3, [r3, #32]
 800db1e:	781b      	ldrb	r3, [r3, #0]
 800db20:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800db22:	7bfb      	ldrb	r3, [r7, #15]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d102      	bne.n	800db2e <dir_find+0x4e>
 800db28:	2304      	movs	r3, #4
 800db2a:	75fb      	strb	r3, [r7, #23]
 800db2c:	e028      	b.n	800db80 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6a1b      	ldr	r3, [r3, #32]
 800db32:	330b      	adds	r3, #11
 800db34:	781b      	ldrb	r3, [r3, #0]
 800db36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800db3a:	b2da      	uxtb	r2, r3
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	6a1b      	ldr	r3, [r3, #32]
 800db44:	330b      	adds	r3, #11
 800db46:	781b      	ldrb	r3, [r3, #0]
 800db48:	f003 0308 	and.w	r3, r3, #8
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d10a      	bne.n	800db66 <dir_find+0x86>
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	6a18      	ldr	r0, [r3, #32]
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	3324      	adds	r3, #36	; 0x24
 800db58:	220b      	movs	r2, #11
 800db5a:	4619      	mov	r1, r3
 800db5c:	f7ff f88a 	bl	800cc74 <mem_cmp>
 800db60:	4603      	mov	r3, r0
 800db62:	2b00      	cmp	r3, #0
 800db64:	d00b      	beq.n	800db7e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800db66:	2100      	movs	r1, #0
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f7ff fe6e 	bl	800d84a <dir_next>
 800db6e:	4603      	mov	r3, r0
 800db70:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800db72:	7dfb      	ldrb	r3, [r7, #23]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d0c5      	beq.n	800db04 <dir_find+0x24>
 800db78:	e002      	b.n	800db80 <dir_find+0xa0>
		if (res != FR_OK) break;
 800db7a:	bf00      	nop
 800db7c:	e000      	b.n	800db80 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800db7e:	bf00      	nop

	return res;
 800db80:	7dfb      	ldrb	r3, [r7, #23]
}
 800db82:	4618      	mov	r0, r3
 800db84:	3718      	adds	r7, #24
 800db86:	46bd      	mov	sp, r7
 800db88:	bd80      	pop	{r7, pc}

0800db8a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800db8a:	b580      	push	{r7, lr}
 800db8c:	b084      	sub	sp, #16
 800db8e:	af00      	add	r7, sp, #0
 800db90:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800db98:	2101      	movs	r1, #1
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f7ff ff1a 	bl	800d9d4 <dir_alloc>
 800dba0:	4603      	mov	r3, r0
 800dba2:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800dba4:	7bfb      	ldrb	r3, [r7, #15]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d11c      	bne.n	800dbe4 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	69db      	ldr	r3, [r3, #28]
 800dbae:	4619      	mov	r1, r3
 800dbb0:	68b8      	ldr	r0, [r7, #8]
 800dbb2:	f7ff fa51 	bl	800d058 <move_window>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dbba:	7bfb      	ldrb	r3, [r7, #15]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d111      	bne.n	800dbe4 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	6a1b      	ldr	r3, [r3, #32]
 800dbc4:	2220      	movs	r2, #32
 800dbc6:	2100      	movs	r1, #0
 800dbc8:	4618      	mov	r0, r3
 800dbca:	f7ff f838 	bl	800cc3e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	6a18      	ldr	r0, [r3, #32]
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	3324      	adds	r3, #36	; 0x24
 800dbd6:	220b      	movs	r2, #11
 800dbd8:	4619      	mov	r1, r3
 800dbda:	f7ff f80f 	bl	800cbfc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800dbde:	68bb      	ldr	r3, [r7, #8]
 800dbe0:	2201      	movs	r2, #1
 800dbe2:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800dbe4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	3710      	adds	r7, #16
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bd80      	pop	{r7, pc}
	...

0800dbf0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b088      	sub	sp, #32
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
 800dbf8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800dbfa:	683b      	ldr	r3, [r7, #0]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	60fb      	str	r3, [r7, #12]
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	3324      	adds	r3, #36	; 0x24
 800dc04:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800dc06:	220b      	movs	r2, #11
 800dc08:	2120      	movs	r1, #32
 800dc0a:	68b8      	ldr	r0, [r7, #8]
 800dc0c:	f7ff f817 	bl	800cc3e <mem_set>
	si = i = 0; ni = 8;
 800dc10:	2300      	movs	r3, #0
 800dc12:	613b      	str	r3, [r7, #16]
 800dc14:	693b      	ldr	r3, [r7, #16]
 800dc16:	61fb      	str	r3, [r7, #28]
 800dc18:	2308      	movs	r3, #8
 800dc1a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800dc1c:	69fb      	ldr	r3, [r7, #28]
 800dc1e:	1c5a      	adds	r2, r3, #1
 800dc20:	61fa      	str	r2, [r7, #28]
 800dc22:	68fa      	ldr	r2, [r7, #12]
 800dc24:	4413      	add	r3, r2
 800dc26:	781b      	ldrb	r3, [r3, #0]
 800dc28:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800dc2a:	7efb      	ldrb	r3, [r7, #27]
 800dc2c:	2b20      	cmp	r3, #32
 800dc2e:	d94e      	bls.n	800dcce <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800dc30:	7efb      	ldrb	r3, [r7, #27]
 800dc32:	2b2f      	cmp	r3, #47	; 0x2f
 800dc34:	d006      	beq.n	800dc44 <create_name+0x54>
 800dc36:	7efb      	ldrb	r3, [r7, #27]
 800dc38:	2b5c      	cmp	r3, #92	; 0x5c
 800dc3a:	d110      	bne.n	800dc5e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800dc3c:	e002      	b.n	800dc44 <create_name+0x54>
 800dc3e:	69fb      	ldr	r3, [r7, #28]
 800dc40:	3301      	adds	r3, #1
 800dc42:	61fb      	str	r3, [r7, #28]
 800dc44:	68fa      	ldr	r2, [r7, #12]
 800dc46:	69fb      	ldr	r3, [r7, #28]
 800dc48:	4413      	add	r3, r2
 800dc4a:	781b      	ldrb	r3, [r3, #0]
 800dc4c:	2b2f      	cmp	r3, #47	; 0x2f
 800dc4e:	d0f6      	beq.n	800dc3e <create_name+0x4e>
 800dc50:	68fa      	ldr	r2, [r7, #12]
 800dc52:	69fb      	ldr	r3, [r7, #28]
 800dc54:	4413      	add	r3, r2
 800dc56:	781b      	ldrb	r3, [r3, #0]
 800dc58:	2b5c      	cmp	r3, #92	; 0x5c
 800dc5a:	d0f0      	beq.n	800dc3e <create_name+0x4e>
			break;
 800dc5c:	e038      	b.n	800dcd0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800dc5e:	7efb      	ldrb	r3, [r7, #27]
 800dc60:	2b2e      	cmp	r3, #46	; 0x2e
 800dc62:	d003      	beq.n	800dc6c <create_name+0x7c>
 800dc64:	693a      	ldr	r2, [r7, #16]
 800dc66:	697b      	ldr	r3, [r7, #20]
 800dc68:	429a      	cmp	r2, r3
 800dc6a:	d30c      	bcc.n	800dc86 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800dc6c:	697b      	ldr	r3, [r7, #20]
 800dc6e:	2b0b      	cmp	r3, #11
 800dc70:	d002      	beq.n	800dc78 <create_name+0x88>
 800dc72:	7efb      	ldrb	r3, [r7, #27]
 800dc74:	2b2e      	cmp	r3, #46	; 0x2e
 800dc76:	d001      	beq.n	800dc7c <create_name+0x8c>
 800dc78:	2306      	movs	r3, #6
 800dc7a:	e044      	b.n	800dd06 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800dc7c:	2308      	movs	r3, #8
 800dc7e:	613b      	str	r3, [r7, #16]
 800dc80:	230b      	movs	r3, #11
 800dc82:	617b      	str	r3, [r7, #20]
			continue;
 800dc84:	e022      	b.n	800dccc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800dc86:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	da04      	bge.n	800dc98 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800dc8e:	7efb      	ldrb	r3, [r7, #27]
 800dc90:	3b80      	subs	r3, #128	; 0x80
 800dc92:	4a1f      	ldr	r2, [pc, #124]	; (800dd10 <create_name+0x120>)
 800dc94:	5cd3      	ldrb	r3, [r2, r3]
 800dc96:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800dc98:	7efb      	ldrb	r3, [r7, #27]
 800dc9a:	4619      	mov	r1, r3
 800dc9c:	481d      	ldr	r0, [pc, #116]	; (800dd14 <create_name+0x124>)
 800dc9e:	f7ff f810 	bl	800ccc2 <chk_chr>
 800dca2:	4603      	mov	r3, r0
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d001      	beq.n	800dcac <create_name+0xbc>
 800dca8:	2306      	movs	r3, #6
 800dcaa:	e02c      	b.n	800dd06 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800dcac:	7efb      	ldrb	r3, [r7, #27]
 800dcae:	2b60      	cmp	r3, #96	; 0x60
 800dcb0:	d905      	bls.n	800dcbe <create_name+0xce>
 800dcb2:	7efb      	ldrb	r3, [r7, #27]
 800dcb4:	2b7a      	cmp	r3, #122	; 0x7a
 800dcb6:	d802      	bhi.n	800dcbe <create_name+0xce>
 800dcb8:	7efb      	ldrb	r3, [r7, #27]
 800dcba:	3b20      	subs	r3, #32
 800dcbc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800dcbe:	693b      	ldr	r3, [r7, #16]
 800dcc0:	1c5a      	adds	r2, r3, #1
 800dcc2:	613a      	str	r2, [r7, #16]
 800dcc4:	68ba      	ldr	r2, [r7, #8]
 800dcc6:	4413      	add	r3, r2
 800dcc8:	7efa      	ldrb	r2, [r7, #27]
 800dcca:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800dccc:	e7a6      	b.n	800dc1c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800dcce:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800dcd0:	68fa      	ldr	r2, [r7, #12]
 800dcd2:	69fb      	ldr	r3, [r7, #28]
 800dcd4:	441a      	add	r2, r3
 800dcd6:	683b      	ldr	r3, [r7, #0]
 800dcd8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800dcda:	693b      	ldr	r3, [r7, #16]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d101      	bne.n	800dce4 <create_name+0xf4>
 800dce0:	2306      	movs	r3, #6
 800dce2:	e010      	b.n	800dd06 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	781b      	ldrb	r3, [r3, #0]
 800dce8:	2be5      	cmp	r3, #229	; 0xe5
 800dcea:	d102      	bne.n	800dcf2 <create_name+0x102>
 800dcec:	68bb      	ldr	r3, [r7, #8]
 800dcee:	2205      	movs	r2, #5
 800dcf0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800dcf2:	7efb      	ldrb	r3, [r7, #27]
 800dcf4:	2b20      	cmp	r3, #32
 800dcf6:	d801      	bhi.n	800dcfc <create_name+0x10c>
 800dcf8:	2204      	movs	r2, #4
 800dcfa:	e000      	b.n	800dcfe <create_name+0x10e>
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	330b      	adds	r3, #11
 800dd02:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800dd04:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	3720      	adds	r7, #32
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}
 800dd0e:	bf00      	nop
 800dd10:	08014fcc 	.word	0x08014fcc
 800dd14:	08014eec 	.word	0x08014eec

0800dd18 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b086      	sub	sp, #24
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
 800dd20:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800dd26:	693b      	ldr	r3, [r7, #16]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800dd2c:	e002      	b.n	800dd34 <follow_path+0x1c>
 800dd2e:	683b      	ldr	r3, [r7, #0]
 800dd30:	3301      	adds	r3, #1
 800dd32:	603b      	str	r3, [r7, #0]
 800dd34:	683b      	ldr	r3, [r7, #0]
 800dd36:	781b      	ldrb	r3, [r3, #0]
 800dd38:	2b2f      	cmp	r3, #47	; 0x2f
 800dd3a:	d0f8      	beq.n	800dd2e <follow_path+0x16>
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	781b      	ldrb	r3, [r3, #0]
 800dd40:	2b5c      	cmp	r3, #92	; 0x5c
 800dd42:	d0f4      	beq.n	800dd2e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800dd44:	693b      	ldr	r3, [r7, #16]
 800dd46:	2200      	movs	r2, #0
 800dd48:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	781b      	ldrb	r3, [r3, #0]
 800dd4e:	2b1f      	cmp	r3, #31
 800dd50:	d80a      	bhi.n	800dd68 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	2280      	movs	r2, #128	; 0x80
 800dd56:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800dd5a:	2100      	movs	r1, #0
 800dd5c:	6878      	ldr	r0, [r7, #4]
 800dd5e:	f7ff fcf9 	bl	800d754 <dir_sdi>
 800dd62:	4603      	mov	r3, r0
 800dd64:	75fb      	strb	r3, [r7, #23]
 800dd66:	e043      	b.n	800ddf0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dd68:	463b      	mov	r3, r7
 800dd6a:	4619      	mov	r1, r3
 800dd6c:	6878      	ldr	r0, [r7, #4]
 800dd6e:	f7ff ff3f 	bl	800dbf0 <create_name>
 800dd72:	4603      	mov	r3, r0
 800dd74:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dd76:	7dfb      	ldrb	r3, [r7, #23]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d134      	bne.n	800dde6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f7ff feaf 	bl	800dae0 <dir_find>
 800dd82:	4603      	mov	r3, r0
 800dd84:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dd8c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800dd8e:	7dfb      	ldrb	r3, [r7, #23]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d00a      	beq.n	800ddaa <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800dd94:	7dfb      	ldrb	r3, [r7, #23]
 800dd96:	2b04      	cmp	r3, #4
 800dd98:	d127      	bne.n	800ddea <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800dd9a:	7afb      	ldrb	r3, [r7, #11]
 800dd9c:	f003 0304 	and.w	r3, r3, #4
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d122      	bne.n	800ddea <follow_path+0xd2>
 800dda4:	2305      	movs	r3, #5
 800dda6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800dda8:	e01f      	b.n	800ddea <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ddaa:	7afb      	ldrb	r3, [r7, #11]
 800ddac:	f003 0304 	and.w	r3, r3, #4
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d11c      	bne.n	800ddee <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800ddb4:	693b      	ldr	r3, [r7, #16]
 800ddb6:	799b      	ldrb	r3, [r3, #6]
 800ddb8:	f003 0310 	and.w	r3, r3, #16
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d102      	bne.n	800ddc6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800ddc0:	2305      	movs	r3, #5
 800ddc2:	75fb      	strb	r3, [r7, #23]
 800ddc4:	e014      	b.n	800ddf0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	695b      	ldr	r3, [r3, #20]
 800ddd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddd4:	4413      	add	r3, r2
 800ddd6:	4619      	mov	r1, r3
 800ddd8:	68f8      	ldr	r0, [r7, #12]
 800ddda:	f7ff fe42 	bl	800da62 <ld_clust>
 800ddde:	4602      	mov	r2, r0
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dde4:	e7c0      	b.n	800dd68 <follow_path+0x50>
			if (res != FR_OK) break;
 800dde6:	bf00      	nop
 800dde8:	e002      	b.n	800ddf0 <follow_path+0xd8>
				break;
 800ddea:	bf00      	nop
 800ddec:	e000      	b.n	800ddf0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ddee:	bf00      	nop
			}
		}
	}

	return res;
 800ddf0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	3718      	adds	r7, #24
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bd80      	pop	{r7, pc}

0800ddfa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ddfa:	b480      	push	{r7}
 800ddfc:	b087      	sub	sp, #28
 800ddfe:	af00      	add	r7, sp, #0
 800de00:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800de02:	f04f 33ff 	mov.w	r3, #4294967295
 800de06:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d031      	beq.n	800de74 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	617b      	str	r3, [r7, #20]
 800de16:	e002      	b.n	800de1e <get_ldnumber+0x24>
 800de18:	697b      	ldr	r3, [r7, #20]
 800de1a:	3301      	adds	r3, #1
 800de1c:	617b      	str	r3, [r7, #20]
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	781b      	ldrb	r3, [r3, #0]
 800de22:	2b20      	cmp	r3, #32
 800de24:	d903      	bls.n	800de2e <get_ldnumber+0x34>
 800de26:	697b      	ldr	r3, [r7, #20]
 800de28:	781b      	ldrb	r3, [r3, #0]
 800de2a:	2b3a      	cmp	r3, #58	; 0x3a
 800de2c:	d1f4      	bne.n	800de18 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800de2e:	697b      	ldr	r3, [r7, #20]
 800de30:	781b      	ldrb	r3, [r3, #0]
 800de32:	2b3a      	cmp	r3, #58	; 0x3a
 800de34:	d11c      	bne.n	800de70 <get_ldnumber+0x76>
			tp = *path;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	1c5a      	adds	r2, r3, #1
 800de40:	60fa      	str	r2, [r7, #12]
 800de42:	781b      	ldrb	r3, [r3, #0]
 800de44:	3b30      	subs	r3, #48	; 0x30
 800de46:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800de48:	68bb      	ldr	r3, [r7, #8]
 800de4a:	2b09      	cmp	r3, #9
 800de4c:	d80e      	bhi.n	800de6c <get_ldnumber+0x72>
 800de4e:	68fa      	ldr	r2, [r7, #12]
 800de50:	697b      	ldr	r3, [r7, #20]
 800de52:	429a      	cmp	r2, r3
 800de54:	d10a      	bne.n	800de6c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800de56:	68bb      	ldr	r3, [r7, #8]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d107      	bne.n	800de6c <get_ldnumber+0x72>
					vol = (int)i;
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800de60:	697b      	ldr	r3, [r7, #20]
 800de62:	3301      	adds	r3, #1
 800de64:	617b      	str	r3, [r7, #20]
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	697a      	ldr	r2, [r7, #20]
 800de6a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800de6c:	693b      	ldr	r3, [r7, #16]
 800de6e:	e002      	b.n	800de76 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800de70:	2300      	movs	r3, #0
 800de72:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800de74:	693b      	ldr	r3, [r7, #16]
}
 800de76:	4618      	mov	r0, r3
 800de78:	371c      	adds	r7, #28
 800de7a:	46bd      	mov	sp, r7
 800de7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de80:	4770      	bx	lr
	...

0800de84 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b082      	sub	sp, #8
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
 800de8c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	2200      	movs	r2, #0
 800de92:	70da      	strb	r2, [r3, #3]
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	f04f 32ff 	mov.w	r2, #4294967295
 800de9a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800de9c:	6839      	ldr	r1, [r7, #0]
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f7ff f8da 	bl	800d058 <move_window>
 800dea4:	4603      	mov	r3, r0
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d001      	beq.n	800deae <check_fs+0x2a>
 800deaa:	2304      	movs	r3, #4
 800deac:	e038      	b.n	800df20 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	3330      	adds	r3, #48	; 0x30
 800deb2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800deb6:	4618      	mov	r0, r3
 800deb8:	f7fe fe1e 	bl	800caf8 <ld_word>
 800debc:	4603      	mov	r3, r0
 800debe:	461a      	mov	r2, r3
 800dec0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800dec4:	429a      	cmp	r2, r3
 800dec6:	d001      	beq.n	800decc <check_fs+0x48>
 800dec8:	2303      	movs	r3, #3
 800deca:	e029      	b.n	800df20 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ded2:	2be9      	cmp	r3, #233	; 0xe9
 800ded4:	d009      	beq.n	800deea <check_fs+0x66>
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800dedc:	2beb      	cmp	r3, #235	; 0xeb
 800dede:	d11e      	bne.n	800df1e <check_fs+0x9a>
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800dee6:	2b90      	cmp	r3, #144	; 0x90
 800dee8:	d119      	bne.n	800df1e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	3330      	adds	r3, #48	; 0x30
 800deee:	3336      	adds	r3, #54	; 0x36
 800def0:	4618      	mov	r0, r3
 800def2:	f7fe fe19 	bl	800cb28 <ld_dword>
 800def6:	4603      	mov	r3, r0
 800def8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800defc:	4a0a      	ldr	r2, [pc, #40]	; (800df28 <check_fs+0xa4>)
 800defe:	4293      	cmp	r3, r2
 800df00:	d101      	bne.n	800df06 <check_fs+0x82>
 800df02:	2300      	movs	r3, #0
 800df04:	e00c      	b.n	800df20 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	3330      	adds	r3, #48	; 0x30
 800df0a:	3352      	adds	r3, #82	; 0x52
 800df0c:	4618      	mov	r0, r3
 800df0e:	f7fe fe0b 	bl	800cb28 <ld_dword>
 800df12:	4603      	mov	r3, r0
 800df14:	4a05      	ldr	r2, [pc, #20]	; (800df2c <check_fs+0xa8>)
 800df16:	4293      	cmp	r3, r2
 800df18:	d101      	bne.n	800df1e <check_fs+0x9a>
 800df1a:	2300      	movs	r3, #0
 800df1c:	e000      	b.n	800df20 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800df1e:	2302      	movs	r3, #2
}
 800df20:	4618      	mov	r0, r3
 800df22:	3708      	adds	r7, #8
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}
 800df28:	00544146 	.word	0x00544146
 800df2c:	33544146 	.word	0x33544146

0800df30 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b096      	sub	sp, #88	; 0x58
 800df34:	af00      	add	r7, sp, #0
 800df36:	60f8      	str	r0, [r7, #12]
 800df38:	60b9      	str	r1, [r7, #8]
 800df3a:	4613      	mov	r3, r2
 800df3c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800df3e:	68bb      	ldr	r3, [r7, #8]
 800df40:	2200      	movs	r2, #0
 800df42:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800df44:	68f8      	ldr	r0, [r7, #12]
 800df46:	f7ff ff58 	bl	800ddfa <get_ldnumber>
 800df4a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800df4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df4e:	2b00      	cmp	r3, #0
 800df50:	da01      	bge.n	800df56 <find_volume+0x26>
 800df52:	230b      	movs	r3, #11
 800df54:	e22d      	b.n	800e3b2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800df56:	4aa1      	ldr	r2, [pc, #644]	; (800e1dc <find_volume+0x2ac>)
 800df58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df5e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800df60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df62:	2b00      	cmp	r3, #0
 800df64:	d101      	bne.n	800df6a <find_volume+0x3a>
 800df66:	230c      	movs	r3, #12
 800df68:	e223      	b.n	800e3b2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800df6a:	68bb      	ldr	r3, [r7, #8]
 800df6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800df6e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800df70:	79fb      	ldrb	r3, [r7, #7]
 800df72:	f023 0301 	bic.w	r3, r3, #1
 800df76:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800df78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df7a:	781b      	ldrb	r3, [r3, #0]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d01a      	beq.n	800dfb6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800df80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df82:	785b      	ldrb	r3, [r3, #1]
 800df84:	4618      	mov	r0, r3
 800df86:	f7fe fd19 	bl	800c9bc <disk_status>
 800df8a:	4603      	mov	r3, r0
 800df8c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800df90:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800df94:	f003 0301 	and.w	r3, r3, #1
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d10c      	bne.n	800dfb6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800df9c:	79fb      	ldrb	r3, [r7, #7]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d007      	beq.n	800dfb2 <find_volume+0x82>
 800dfa2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dfa6:	f003 0304 	and.w	r3, r3, #4
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d001      	beq.n	800dfb2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800dfae:	230a      	movs	r3, #10
 800dfb0:	e1ff      	b.n	800e3b2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	e1fd      	b.n	800e3b2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800dfb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfb8:	2200      	movs	r2, #0
 800dfba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800dfbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfbe:	b2da      	uxtb	r2, r3
 800dfc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfc2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800dfc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfc6:	785b      	ldrb	r3, [r3, #1]
 800dfc8:	4618      	mov	r0, r3
 800dfca:	f7fe fd11 	bl	800c9f0 <disk_initialize>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800dfd4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dfd8:	f003 0301 	and.w	r3, r3, #1
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d001      	beq.n	800dfe4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800dfe0:	2303      	movs	r3, #3
 800dfe2:	e1e6      	b.n	800e3b2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800dfe4:	79fb      	ldrb	r3, [r7, #7]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d007      	beq.n	800dffa <find_volume+0xca>
 800dfea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dfee:	f003 0304 	and.w	r3, r3, #4
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d001      	beq.n	800dffa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800dff6:	230a      	movs	r3, #10
 800dff8:	e1db      	b.n	800e3b2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800dffa:	2300      	movs	r3, #0
 800dffc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800dffe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e000:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e002:	f7ff ff3f 	bl	800de84 <check_fs>
 800e006:	4603      	mov	r3, r0
 800e008:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e00c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e010:	2b02      	cmp	r3, #2
 800e012:	d149      	bne.n	800e0a8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e014:	2300      	movs	r3, #0
 800e016:	643b      	str	r3, [r7, #64]	; 0x40
 800e018:	e01e      	b.n	800e058 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e01a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e01c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e020:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e022:	011b      	lsls	r3, r3, #4
 800e024:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800e028:	4413      	add	r3, r2
 800e02a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e02c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e02e:	3304      	adds	r3, #4
 800e030:	781b      	ldrb	r3, [r3, #0]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d006      	beq.n	800e044 <find_volume+0x114>
 800e036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e038:	3308      	adds	r3, #8
 800e03a:	4618      	mov	r0, r3
 800e03c:	f7fe fd74 	bl	800cb28 <ld_dword>
 800e040:	4602      	mov	r2, r0
 800e042:	e000      	b.n	800e046 <find_volume+0x116>
 800e044:	2200      	movs	r2, #0
 800e046:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	3358      	adds	r3, #88	; 0x58
 800e04c:	443b      	add	r3, r7
 800e04e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e052:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e054:	3301      	adds	r3, #1
 800e056:	643b      	str	r3, [r7, #64]	; 0x40
 800e058:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e05a:	2b03      	cmp	r3, #3
 800e05c:	d9dd      	bls.n	800e01a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e05e:	2300      	movs	r3, #0
 800e060:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800e062:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e064:	2b00      	cmp	r3, #0
 800e066:	d002      	beq.n	800e06e <find_volume+0x13e>
 800e068:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e06a:	3b01      	subs	r3, #1
 800e06c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e06e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e070:	009b      	lsls	r3, r3, #2
 800e072:	3358      	adds	r3, #88	; 0x58
 800e074:	443b      	add	r3, r7
 800e076:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e07a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e07c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d005      	beq.n	800e08e <find_volume+0x15e>
 800e082:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e084:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e086:	f7ff fefd 	bl	800de84 <check_fs>
 800e08a:	4603      	mov	r3, r0
 800e08c:	e000      	b.n	800e090 <find_volume+0x160>
 800e08e:	2303      	movs	r3, #3
 800e090:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e094:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e098:	2b01      	cmp	r3, #1
 800e09a:	d905      	bls.n	800e0a8 <find_volume+0x178>
 800e09c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e09e:	3301      	adds	r3, #1
 800e0a0:	643b      	str	r3, [r7, #64]	; 0x40
 800e0a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e0a4:	2b03      	cmp	r3, #3
 800e0a6:	d9e2      	bls.n	800e06e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e0a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e0ac:	2b04      	cmp	r3, #4
 800e0ae:	d101      	bne.n	800e0b4 <find_volume+0x184>
 800e0b0:	2301      	movs	r3, #1
 800e0b2:	e17e      	b.n	800e3b2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e0b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e0b8:	2b01      	cmp	r3, #1
 800e0ba:	d901      	bls.n	800e0c0 <find_volume+0x190>
 800e0bc:	230d      	movs	r3, #13
 800e0be:	e178      	b.n	800e3b2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e0c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0c2:	3330      	adds	r3, #48	; 0x30
 800e0c4:	330b      	adds	r3, #11
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f7fe fd16 	bl	800caf8 <ld_word>
 800e0cc:	4603      	mov	r3, r0
 800e0ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e0d2:	d001      	beq.n	800e0d8 <find_volume+0x1a8>
 800e0d4:	230d      	movs	r3, #13
 800e0d6:	e16c      	b.n	800e3b2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e0d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0da:	3330      	adds	r3, #48	; 0x30
 800e0dc:	3316      	adds	r3, #22
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f7fe fd0a 	bl	800caf8 <ld_word>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e0e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d106      	bne.n	800e0fc <find_volume+0x1cc>
 800e0ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0f0:	3330      	adds	r3, #48	; 0x30
 800e0f2:	3324      	adds	r3, #36	; 0x24
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	f7fe fd17 	bl	800cb28 <ld_dword>
 800e0fa:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800e0fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e100:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e104:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800e108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e10a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e10c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e10e:	789b      	ldrb	r3, [r3, #2]
 800e110:	2b01      	cmp	r3, #1
 800e112:	d005      	beq.n	800e120 <find_volume+0x1f0>
 800e114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e116:	789b      	ldrb	r3, [r3, #2]
 800e118:	2b02      	cmp	r3, #2
 800e11a:	d001      	beq.n	800e120 <find_volume+0x1f0>
 800e11c:	230d      	movs	r3, #13
 800e11e:	e148      	b.n	800e3b2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e122:	789b      	ldrb	r3, [r3, #2]
 800e124:	461a      	mov	r2, r3
 800e126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e128:	fb02 f303 	mul.w	r3, r2, r3
 800e12c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e12e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e134:	b29a      	uxth	r2, r3
 800e136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e138:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e13a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e13c:	895b      	ldrh	r3, [r3, #10]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d008      	beq.n	800e154 <find_volume+0x224>
 800e142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e144:	895b      	ldrh	r3, [r3, #10]
 800e146:	461a      	mov	r2, r3
 800e148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e14a:	895b      	ldrh	r3, [r3, #10]
 800e14c:	3b01      	subs	r3, #1
 800e14e:	4013      	ands	r3, r2
 800e150:	2b00      	cmp	r3, #0
 800e152:	d001      	beq.n	800e158 <find_volume+0x228>
 800e154:	230d      	movs	r3, #13
 800e156:	e12c      	b.n	800e3b2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e15a:	3330      	adds	r3, #48	; 0x30
 800e15c:	3311      	adds	r3, #17
 800e15e:	4618      	mov	r0, r3
 800e160:	f7fe fcca 	bl	800caf8 <ld_word>
 800e164:	4603      	mov	r3, r0
 800e166:	461a      	mov	r2, r3
 800e168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e16a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e16c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e16e:	891b      	ldrh	r3, [r3, #8]
 800e170:	f003 030f 	and.w	r3, r3, #15
 800e174:	b29b      	uxth	r3, r3
 800e176:	2b00      	cmp	r3, #0
 800e178:	d001      	beq.n	800e17e <find_volume+0x24e>
 800e17a:	230d      	movs	r3, #13
 800e17c:	e119      	b.n	800e3b2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e180:	3330      	adds	r3, #48	; 0x30
 800e182:	3313      	adds	r3, #19
 800e184:	4618      	mov	r0, r3
 800e186:	f7fe fcb7 	bl	800caf8 <ld_word>
 800e18a:	4603      	mov	r3, r0
 800e18c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e18e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e190:	2b00      	cmp	r3, #0
 800e192:	d106      	bne.n	800e1a2 <find_volume+0x272>
 800e194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e196:	3330      	adds	r3, #48	; 0x30
 800e198:	3320      	adds	r3, #32
 800e19a:	4618      	mov	r0, r3
 800e19c:	f7fe fcc4 	bl	800cb28 <ld_dword>
 800e1a0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e1a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1a4:	3330      	adds	r3, #48	; 0x30
 800e1a6:	330e      	adds	r3, #14
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	f7fe fca5 	bl	800caf8 <ld_word>
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e1b2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d101      	bne.n	800e1bc <find_volume+0x28c>
 800e1b8:	230d      	movs	r3, #13
 800e1ba:	e0fa      	b.n	800e3b2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e1bc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e1be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e1c0:	4413      	add	r3, r2
 800e1c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e1c4:	8912      	ldrh	r2, [r2, #8]
 800e1c6:	0912      	lsrs	r2, r2, #4
 800e1c8:	b292      	uxth	r2, r2
 800e1ca:	4413      	add	r3, r2
 800e1cc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e1ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e1d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1d2:	429a      	cmp	r2, r3
 800e1d4:	d204      	bcs.n	800e1e0 <find_volume+0x2b0>
 800e1d6:	230d      	movs	r3, #13
 800e1d8:	e0eb      	b.n	800e3b2 <find_volume+0x482>
 800e1da:	bf00      	nop
 800e1dc:	20000af8 	.word	0x20000af8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e1e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1e4:	1ad3      	subs	r3, r2, r3
 800e1e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e1e8:	8952      	ldrh	r2, [r2, #10]
 800e1ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800e1ee:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d101      	bne.n	800e1fa <find_volume+0x2ca>
 800e1f6:	230d      	movs	r3, #13
 800e1f8:	e0db      	b.n	800e3b2 <find_volume+0x482>
		fmt = FS_FAT32;
 800e1fa:	2303      	movs	r3, #3
 800e1fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e202:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e206:	4293      	cmp	r3, r2
 800e208:	d802      	bhi.n	800e210 <find_volume+0x2e0>
 800e20a:	2302      	movs	r3, #2
 800e20c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e212:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e216:	4293      	cmp	r3, r2
 800e218:	d802      	bhi.n	800e220 <find_volume+0x2f0>
 800e21a:	2301      	movs	r3, #1
 800e21c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e222:	1c9a      	adds	r2, r3, #2
 800e224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e226:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800e228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e22a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e22c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e22e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e230:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e232:	441a      	add	r2, r3
 800e234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e236:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800e238:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e23a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e23c:	441a      	add	r2, r3
 800e23e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e240:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800e242:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e246:	2b03      	cmp	r3, #3
 800e248:	d11e      	bne.n	800e288 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e24a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e24c:	3330      	adds	r3, #48	; 0x30
 800e24e:	332a      	adds	r3, #42	; 0x2a
 800e250:	4618      	mov	r0, r3
 800e252:	f7fe fc51 	bl	800caf8 <ld_word>
 800e256:	4603      	mov	r3, r0
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d001      	beq.n	800e260 <find_volume+0x330>
 800e25c:	230d      	movs	r3, #13
 800e25e:	e0a8      	b.n	800e3b2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e262:	891b      	ldrh	r3, [r3, #8]
 800e264:	2b00      	cmp	r3, #0
 800e266:	d001      	beq.n	800e26c <find_volume+0x33c>
 800e268:	230d      	movs	r3, #13
 800e26a:	e0a2      	b.n	800e3b2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e26e:	3330      	adds	r3, #48	; 0x30
 800e270:	332c      	adds	r3, #44	; 0x2c
 800e272:	4618      	mov	r0, r3
 800e274:	f7fe fc58 	bl	800cb28 <ld_dword>
 800e278:	4602      	mov	r2, r0
 800e27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e27c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e27e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e280:	695b      	ldr	r3, [r3, #20]
 800e282:	009b      	lsls	r3, r3, #2
 800e284:	647b      	str	r3, [r7, #68]	; 0x44
 800e286:	e01f      	b.n	800e2c8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e28a:	891b      	ldrh	r3, [r3, #8]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d101      	bne.n	800e294 <find_volume+0x364>
 800e290:	230d      	movs	r3, #13
 800e292:	e08e      	b.n	800e3b2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e296:	6a1a      	ldr	r2, [r3, #32]
 800e298:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e29a:	441a      	add	r2, r3
 800e29c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e29e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e2a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e2a4:	2b02      	cmp	r3, #2
 800e2a6:	d103      	bne.n	800e2b0 <find_volume+0x380>
 800e2a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2aa:	695b      	ldr	r3, [r3, #20]
 800e2ac:	005b      	lsls	r3, r3, #1
 800e2ae:	e00a      	b.n	800e2c6 <find_volume+0x396>
 800e2b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2b2:	695a      	ldr	r2, [r3, #20]
 800e2b4:	4613      	mov	r3, r2
 800e2b6:	005b      	lsls	r3, r3, #1
 800e2b8:	4413      	add	r3, r2
 800e2ba:	085a      	lsrs	r2, r3, #1
 800e2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2be:	695b      	ldr	r3, [r3, #20]
 800e2c0:	f003 0301 	and.w	r3, r3, #1
 800e2c4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e2c6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e2c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2ca:	699a      	ldr	r2, [r3, #24]
 800e2cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2ce:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800e2d2:	0a5b      	lsrs	r3, r3, #9
 800e2d4:	429a      	cmp	r2, r3
 800e2d6:	d201      	bcs.n	800e2dc <find_volume+0x3ac>
 800e2d8:	230d      	movs	r3, #13
 800e2da:	e06a      	b.n	800e3b2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e2dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2de:	f04f 32ff 	mov.w	r2, #4294967295
 800e2e2:	611a      	str	r2, [r3, #16]
 800e2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2e6:	691a      	ldr	r2, [r3, #16]
 800e2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2ea:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800e2ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2ee:	2280      	movs	r2, #128	; 0x80
 800e2f0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e2f2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e2f6:	2b03      	cmp	r3, #3
 800e2f8:	d149      	bne.n	800e38e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e2fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2fc:	3330      	adds	r3, #48	; 0x30
 800e2fe:	3330      	adds	r3, #48	; 0x30
 800e300:	4618      	mov	r0, r3
 800e302:	f7fe fbf9 	bl	800caf8 <ld_word>
 800e306:	4603      	mov	r3, r0
 800e308:	2b01      	cmp	r3, #1
 800e30a:	d140      	bne.n	800e38e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e30c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e30e:	3301      	adds	r3, #1
 800e310:	4619      	mov	r1, r3
 800e312:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e314:	f7fe fea0 	bl	800d058 <move_window>
 800e318:	4603      	mov	r3, r0
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d137      	bne.n	800e38e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800e31e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e320:	2200      	movs	r2, #0
 800e322:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e326:	3330      	adds	r3, #48	; 0x30
 800e328:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e32c:	4618      	mov	r0, r3
 800e32e:	f7fe fbe3 	bl	800caf8 <ld_word>
 800e332:	4603      	mov	r3, r0
 800e334:	461a      	mov	r2, r3
 800e336:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e33a:	429a      	cmp	r2, r3
 800e33c:	d127      	bne.n	800e38e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e33e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e340:	3330      	adds	r3, #48	; 0x30
 800e342:	4618      	mov	r0, r3
 800e344:	f7fe fbf0 	bl	800cb28 <ld_dword>
 800e348:	4603      	mov	r3, r0
 800e34a:	4a1c      	ldr	r2, [pc, #112]	; (800e3bc <find_volume+0x48c>)
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d11e      	bne.n	800e38e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e352:	3330      	adds	r3, #48	; 0x30
 800e354:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e358:	4618      	mov	r0, r3
 800e35a:	f7fe fbe5 	bl	800cb28 <ld_dword>
 800e35e:	4603      	mov	r3, r0
 800e360:	4a17      	ldr	r2, [pc, #92]	; (800e3c0 <find_volume+0x490>)
 800e362:	4293      	cmp	r3, r2
 800e364:	d113      	bne.n	800e38e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e368:	3330      	adds	r3, #48	; 0x30
 800e36a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800e36e:	4618      	mov	r0, r3
 800e370:	f7fe fbda 	bl	800cb28 <ld_dword>
 800e374:	4602      	mov	r2, r0
 800e376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e378:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e37a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e37c:	3330      	adds	r3, #48	; 0x30
 800e37e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800e382:	4618      	mov	r0, r3
 800e384:	f7fe fbd0 	bl	800cb28 <ld_dword>
 800e388:	4602      	mov	r2, r0
 800e38a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e38c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e38e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e390:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800e394:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e396:	4b0b      	ldr	r3, [pc, #44]	; (800e3c4 <find_volume+0x494>)
 800e398:	881b      	ldrh	r3, [r3, #0]
 800e39a:	3301      	adds	r3, #1
 800e39c:	b29a      	uxth	r2, r3
 800e39e:	4b09      	ldr	r3, [pc, #36]	; (800e3c4 <find_volume+0x494>)
 800e3a0:	801a      	strh	r2, [r3, #0]
 800e3a2:	4b08      	ldr	r3, [pc, #32]	; (800e3c4 <find_volume+0x494>)
 800e3a4:	881a      	ldrh	r2, [r3, #0]
 800e3a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3a8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e3aa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e3ac:	f7fe fdec 	bl	800cf88 <clear_lock>
#endif
	return FR_OK;
 800e3b0:	2300      	movs	r3, #0
}
 800e3b2:	4618      	mov	r0, r3
 800e3b4:	3758      	adds	r7, #88	; 0x58
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	bd80      	pop	{r7, pc}
 800e3ba:	bf00      	nop
 800e3bc:	41615252 	.word	0x41615252
 800e3c0:	61417272 	.word	0x61417272
 800e3c4:	20000afc 	.word	0x20000afc

0800e3c8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	b084      	sub	sp, #16
 800e3cc:	af00      	add	r7, sp, #0
 800e3ce:	6078      	str	r0, [r7, #4]
 800e3d0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e3d2:	2309      	movs	r3, #9
 800e3d4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d01c      	beq.n	800e416 <validate+0x4e>
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d018      	beq.n	800e416 <validate+0x4e>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	781b      	ldrb	r3, [r3, #0]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d013      	beq.n	800e416 <validate+0x4e>
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	889a      	ldrh	r2, [r3, #4]
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	88db      	ldrh	r3, [r3, #6]
 800e3f8:	429a      	cmp	r2, r3
 800e3fa:	d10c      	bne.n	800e416 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	785b      	ldrb	r3, [r3, #1]
 800e402:	4618      	mov	r0, r3
 800e404:	f7fe fada 	bl	800c9bc <disk_status>
 800e408:	4603      	mov	r3, r0
 800e40a:	f003 0301 	and.w	r3, r3, #1
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d101      	bne.n	800e416 <validate+0x4e>
			res = FR_OK;
 800e412:	2300      	movs	r3, #0
 800e414:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e416:	7bfb      	ldrb	r3, [r7, #15]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d102      	bne.n	800e422 <validate+0x5a>
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	e000      	b.n	800e424 <validate+0x5c>
 800e422:	2300      	movs	r3, #0
 800e424:	683a      	ldr	r2, [r7, #0]
 800e426:	6013      	str	r3, [r2, #0]
	return res;
 800e428:	7bfb      	ldrb	r3, [r7, #15]
}
 800e42a:	4618      	mov	r0, r3
 800e42c:	3710      	adds	r7, #16
 800e42e:	46bd      	mov	sp, r7
 800e430:	bd80      	pop	{r7, pc}
	...

0800e434 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b088      	sub	sp, #32
 800e438:	af00      	add	r7, sp, #0
 800e43a:	60f8      	str	r0, [r7, #12]
 800e43c:	60b9      	str	r1, [r7, #8]
 800e43e:	4613      	mov	r3, r2
 800e440:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e442:	68bb      	ldr	r3, [r7, #8]
 800e444:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e446:	f107 0310 	add.w	r3, r7, #16
 800e44a:	4618      	mov	r0, r3
 800e44c:	f7ff fcd5 	bl	800ddfa <get_ldnumber>
 800e450:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e452:	69fb      	ldr	r3, [r7, #28]
 800e454:	2b00      	cmp	r3, #0
 800e456:	da01      	bge.n	800e45c <f_mount+0x28>
 800e458:	230b      	movs	r3, #11
 800e45a:	e02b      	b.n	800e4b4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e45c:	4a17      	ldr	r2, [pc, #92]	; (800e4bc <f_mount+0x88>)
 800e45e:	69fb      	ldr	r3, [r7, #28]
 800e460:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e464:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e466:	69bb      	ldr	r3, [r7, #24]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d005      	beq.n	800e478 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e46c:	69b8      	ldr	r0, [r7, #24]
 800e46e:	f7fe fd8b 	bl	800cf88 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e472:	69bb      	ldr	r3, [r7, #24]
 800e474:	2200      	movs	r2, #0
 800e476:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d002      	beq.n	800e484 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	2200      	movs	r2, #0
 800e482:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e484:	68fa      	ldr	r2, [r7, #12]
 800e486:	490d      	ldr	r1, [pc, #52]	; (800e4bc <f_mount+0x88>)
 800e488:	69fb      	ldr	r3, [r7, #28]
 800e48a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d002      	beq.n	800e49a <f_mount+0x66>
 800e494:	79fb      	ldrb	r3, [r7, #7]
 800e496:	2b01      	cmp	r3, #1
 800e498:	d001      	beq.n	800e49e <f_mount+0x6a>
 800e49a:	2300      	movs	r3, #0
 800e49c:	e00a      	b.n	800e4b4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e49e:	f107 010c 	add.w	r1, r7, #12
 800e4a2:	f107 0308 	add.w	r3, r7, #8
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	f7ff fd41 	bl	800df30 <find_volume>
 800e4ae:	4603      	mov	r3, r0
 800e4b0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e4b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4b4:	4618      	mov	r0, r3
 800e4b6:	3720      	adds	r7, #32
 800e4b8:	46bd      	mov	sp, r7
 800e4ba:	bd80      	pop	{r7, pc}
 800e4bc:	20000af8 	.word	0x20000af8

0800e4c0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e4c0:	b580      	push	{r7, lr}
 800e4c2:	b098      	sub	sp, #96	; 0x60
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	60f8      	str	r0, [r7, #12]
 800e4c8:	60b9      	str	r1, [r7, #8]
 800e4ca:	4613      	mov	r3, r2
 800e4cc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d101      	bne.n	800e4d8 <f_open+0x18>
 800e4d4:	2309      	movs	r3, #9
 800e4d6:	e1ad      	b.n	800e834 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e4d8:	79fb      	ldrb	r3, [r7, #7]
 800e4da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e4de:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e4e0:	79fa      	ldrb	r2, [r7, #7]
 800e4e2:	f107 0110 	add.w	r1, r7, #16
 800e4e6:	f107 0308 	add.w	r3, r7, #8
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	f7ff fd20 	bl	800df30 <find_volume>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800e4f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	f040 8191 	bne.w	800e822 <f_open+0x362>
		dj.obj.fs = fs;
 800e500:	693b      	ldr	r3, [r7, #16]
 800e502:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e504:	68ba      	ldr	r2, [r7, #8]
 800e506:	f107 0314 	add.w	r3, r7, #20
 800e50a:	4611      	mov	r1, r2
 800e50c:	4618      	mov	r0, r3
 800e50e:	f7ff fc03 	bl	800dd18 <follow_path>
 800e512:	4603      	mov	r3, r0
 800e514:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e518:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d11a      	bne.n	800e556 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e520:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e524:	b25b      	sxtb	r3, r3
 800e526:	2b00      	cmp	r3, #0
 800e528:	da03      	bge.n	800e532 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e52a:	2306      	movs	r3, #6
 800e52c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e530:	e011      	b.n	800e556 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e532:	79fb      	ldrb	r3, [r7, #7]
 800e534:	f023 0301 	bic.w	r3, r3, #1
 800e538:	2b00      	cmp	r3, #0
 800e53a:	bf14      	ite	ne
 800e53c:	2301      	movne	r3, #1
 800e53e:	2300      	moveq	r3, #0
 800e540:	b2db      	uxtb	r3, r3
 800e542:	461a      	mov	r2, r3
 800e544:	f107 0314 	add.w	r3, r7, #20
 800e548:	4611      	mov	r1, r2
 800e54a:	4618      	mov	r0, r3
 800e54c:	f7fe fbd4 	bl	800ccf8 <chk_lock>
 800e550:	4603      	mov	r3, r0
 800e552:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e556:	79fb      	ldrb	r3, [r7, #7]
 800e558:	f003 031c 	and.w	r3, r3, #28
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d07f      	beq.n	800e660 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800e560:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e564:	2b00      	cmp	r3, #0
 800e566:	d017      	beq.n	800e598 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e568:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e56c:	2b04      	cmp	r3, #4
 800e56e:	d10e      	bne.n	800e58e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e570:	f7fe fc1e 	bl	800cdb0 <enq_lock>
 800e574:	4603      	mov	r3, r0
 800e576:	2b00      	cmp	r3, #0
 800e578:	d006      	beq.n	800e588 <f_open+0xc8>
 800e57a:	f107 0314 	add.w	r3, r7, #20
 800e57e:	4618      	mov	r0, r3
 800e580:	f7ff fb03 	bl	800db8a <dir_register>
 800e584:	4603      	mov	r3, r0
 800e586:	e000      	b.n	800e58a <f_open+0xca>
 800e588:	2312      	movs	r3, #18
 800e58a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e58e:	79fb      	ldrb	r3, [r7, #7]
 800e590:	f043 0308 	orr.w	r3, r3, #8
 800e594:	71fb      	strb	r3, [r7, #7]
 800e596:	e010      	b.n	800e5ba <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e598:	7ebb      	ldrb	r3, [r7, #26]
 800e59a:	f003 0311 	and.w	r3, r3, #17
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d003      	beq.n	800e5aa <f_open+0xea>
					res = FR_DENIED;
 800e5a2:	2307      	movs	r3, #7
 800e5a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e5a8:	e007      	b.n	800e5ba <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e5aa:	79fb      	ldrb	r3, [r7, #7]
 800e5ac:	f003 0304 	and.w	r3, r3, #4
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d002      	beq.n	800e5ba <f_open+0xfa>
 800e5b4:	2308      	movs	r3, #8
 800e5b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e5ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d168      	bne.n	800e694 <f_open+0x1d4>
 800e5c2:	79fb      	ldrb	r3, [r7, #7]
 800e5c4:	f003 0308 	and.w	r3, r3, #8
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d063      	beq.n	800e694 <f_open+0x1d4>
				dw = GET_FATTIME();
 800e5cc:	f7fb ffc4 	bl	800a558 <get_fattime>
 800e5d0:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e5d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5d4:	330e      	adds	r3, #14
 800e5d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e5d8:	4618      	mov	r0, r3
 800e5da:	f7fe fae3 	bl	800cba4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e5de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5e0:	3316      	adds	r3, #22
 800e5e2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	f7fe fadd 	bl	800cba4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e5ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5ec:	330b      	adds	r3, #11
 800e5ee:	2220      	movs	r2, #32
 800e5f0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e5f2:	693b      	ldr	r3, [r7, #16]
 800e5f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e5f6:	4611      	mov	r1, r2
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	f7ff fa32 	bl	800da62 <ld_clust>
 800e5fe:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e600:	693b      	ldr	r3, [r7, #16]
 800e602:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e604:	2200      	movs	r2, #0
 800e606:	4618      	mov	r0, r3
 800e608:	f7ff fa4a 	bl	800daa0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e60c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e60e:	331c      	adds	r3, #28
 800e610:	2100      	movs	r1, #0
 800e612:	4618      	mov	r0, r3
 800e614:	f7fe fac6 	bl	800cba4 <st_dword>
					fs->wflag = 1;
 800e618:	693b      	ldr	r3, [r7, #16]
 800e61a:	2201      	movs	r2, #1
 800e61c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e61e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e620:	2b00      	cmp	r3, #0
 800e622:	d037      	beq.n	800e694 <f_open+0x1d4>
						dw = fs->winsect;
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e628:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e62a:	f107 0314 	add.w	r3, r7, #20
 800e62e:	2200      	movs	r2, #0
 800e630:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e632:	4618      	mov	r0, r3
 800e634:	f7fe ff5d 	bl	800d4f2 <remove_chain>
 800e638:	4603      	mov	r3, r0
 800e63a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800e63e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e642:	2b00      	cmp	r3, #0
 800e644:	d126      	bne.n	800e694 <f_open+0x1d4>
							res = move_window(fs, dw);
 800e646:	693b      	ldr	r3, [r7, #16]
 800e648:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e64a:	4618      	mov	r0, r3
 800e64c:	f7fe fd04 	bl	800d058 <move_window>
 800e650:	4603      	mov	r3, r0
 800e652:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e656:	693b      	ldr	r3, [r7, #16]
 800e658:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e65a:	3a01      	subs	r2, #1
 800e65c:	60da      	str	r2, [r3, #12]
 800e65e:	e019      	b.n	800e694 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e660:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e664:	2b00      	cmp	r3, #0
 800e666:	d115      	bne.n	800e694 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e668:	7ebb      	ldrb	r3, [r7, #26]
 800e66a:	f003 0310 	and.w	r3, r3, #16
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d003      	beq.n	800e67a <f_open+0x1ba>
					res = FR_NO_FILE;
 800e672:	2304      	movs	r3, #4
 800e674:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e678:	e00c      	b.n	800e694 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e67a:	79fb      	ldrb	r3, [r7, #7]
 800e67c:	f003 0302 	and.w	r3, r3, #2
 800e680:	2b00      	cmp	r3, #0
 800e682:	d007      	beq.n	800e694 <f_open+0x1d4>
 800e684:	7ebb      	ldrb	r3, [r7, #26]
 800e686:	f003 0301 	and.w	r3, r3, #1
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d002      	beq.n	800e694 <f_open+0x1d4>
						res = FR_DENIED;
 800e68e:	2307      	movs	r3, #7
 800e690:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e694:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d128      	bne.n	800e6ee <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e69c:	79fb      	ldrb	r3, [r7, #7]
 800e69e:	f003 0308 	and.w	r3, r3, #8
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d003      	beq.n	800e6ae <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e6a6:	79fb      	ldrb	r3, [r7, #7]
 800e6a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6ac:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e6ae:	693b      	ldr	r3, [r7, #16]
 800e6b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e6b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e6bc:	79fb      	ldrb	r3, [r7, #7]
 800e6be:	f023 0301 	bic.w	r3, r3, #1
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	bf14      	ite	ne
 800e6c6:	2301      	movne	r3, #1
 800e6c8:	2300      	moveq	r3, #0
 800e6ca:	b2db      	uxtb	r3, r3
 800e6cc:	461a      	mov	r2, r3
 800e6ce:	f107 0314 	add.w	r3, r7, #20
 800e6d2:	4611      	mov	r1, r2
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	f7fe fb8d 	bl	800cdf4 <inc_lock>
 800e6da:	4602      	mov	r2, r0
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	691b      	ldr	r3, [r3, #16]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d102      	bne.n	800e6ee <f_open+0x22e>
 800e6e8:	2302      	movs	r3, #2
 800e6ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e6ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	f040 8095 	bne.w	800e822 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e6f8:	693b      	ldr	r3, [r7, #16]
 800e6fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e6fc:	4611      	mov	r1, r2
 800e6fe:	4618      	mov	r0, r3
 800e700:	f7ff f9af 	bl	800da62 <ld_clust>
 800e704:	4602      	mov	r2, r0
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e70a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e70c:	331c      	adds	r3, #28
 800e70e:	4618      	mov	r0, r3
 800e710:	f7fe fa0a 	bl	800cb28 <ld_dword>
 800e714:	4602      	mov	r2, r0
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	2200      	movs	r2, #0
 800e71e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e720:	693a      	ldr	r2, [r7, #16]
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e726:	693b      	ldr	r3, [r7, #16]
 800e728:	88da      	ldrh	r2, [r3, #6]
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	79fa      	ldrb	r2, [r7, #7]
 800e732:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	2200      	movs	r2, #0
 800e738:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	2200      	movs	r2, #0
 800e73e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	2200      	movs	r2, #0
 800e744:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	3330      	adds	r3, #48	; 0x30
 800e74a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e74e:	2100      	movs	r1, #0
 800e750:	4618      	mov	r0, r3
 800e752:	f7fe fa74 	bl	800cc3e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e756:	79fb      	ldrb	r3, [r7, #7]
 800e758:	f003 0320 	and.w	r3, r3, #32
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d060      	beq.n	800e822 <f_open+0x362>
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	68db      	ldr	r3, [r3, #12]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d05c      	beq.n	800e822 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	68da      	ldr	r2, [r3, #12]
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e770:	693b      	ldr	r3, [r7, #16]
 800e772:	895b      	ldrh	r3, [r3, #10]
 800e774:	025b      	lsls	r3, r3, #9
 800e776:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	689b      	ldr	r3, [r3, #8]
 800e77c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	68db      	ldr	r3, [r3, #12]
 800e782:	657b      	str	r3, [r7, #84]	; 0x54
 800e784:	e016      	b.n	800e7b4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e78a:	4618      	mov	r0, r3
 800e78c:	f7fe fd1f 	bl	800d1ce <get_fat>
 800e790:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e792:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e794:	2b01      	cmp	r3, #1
 800e796:	d802      	bhi.n	800e79e <f_open+0x2de>
 800e798:	2302      	movs	r3, #2
 800e79a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e79e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e7a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7a4:	d102      	bne.n	800e7ac <f_open+0x2ec>
 800e7a6:	2301      	movs	r3, #1
 800e7a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e7ac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e7ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e7b0:	1ad3      	subs	r3, r2, r3
 800e7b2:	657b      	str	r3, [r7, #84]	; 0x54
 800e7b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d103      	bne.n	800e7c4 <f_open+0x304>
 800e7bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e7be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e7c0:	429a      	cmp	r2, r3
 800e7c2:	d8e0      	bhi.n	800e786 <f_open+0x2c6>
				}
				fp->clust = clst;
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e7c8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e7ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d127      	bne.n	800e822 <f_open+0x362>
 800e7d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e7d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d022      	beq.n	800e822 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e7dc:	693b      	ldr	r3, [r7, #16]
 800e7de:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	f7fe fcd5 	bl	800d190 <clust2sect>
 800e7e6:	6478      	str	r0, [r7, #68]	; 0x44
 800e7e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d103      	bne.n	800e7f6 <f_open+0x336>
						res = FR_INT_ERR;
 800e7ee:	2302      	movs	r3, #2
 800e7f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e7f4:	e015      	b.n	800e822 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e7f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e7f8:	0a5a      	lsrs	r2, r3, #9
 800e7fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e7fc:	441a      	add	r2, r3
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e802:	693b      	ldr	r3, [r7, #16]
 800e804:	7858      	ldrb	r0, [r3, #1]
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	6a1a      	ldr	r2, [r3, #32]
 800e810:	2301      	movs	r3, #1
 800e812:	f7fe f913 	bl	800ca3c <disk_read>
 800e816:	4603      	mov	r3, r0
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d002      	beq.n	800e822 <f_open+0x362>
 800e81c:	2301      	movs	r3, #1
 800e81e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e822:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e826:	2b00      	cmp	r3, #0
 800e828:	d002      	beq.n	800e830 <f_open+0x370>
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	2200      	movs	r2, #0
 800e82e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e830:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800e834:	4618      	mov	r0, r3
 800e836:	3760      	adds	r7, #96	; 0x60
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}

0800e83c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b08c      	sub	sp, #48	; 0x30
 800e840:	af00      	add	r7, sp, #0
 800e842:	60f8      	str	r0, [r7, #12]
 800e844:	60b9      	str	r1, [r7, #8]
 800e846:	607a      	str	r2, [r7, #4]
 800e848:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	2200      	movs	r2, #0
 800e852:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	f107 0210 	add.w	r2, r7, #16
 800e85a:	4611      	mov	r1, r2
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7ff fdb3 	bl	800e3c8 <validate>
 800e862:	4603      	mov	r3, r0
 800e864:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e868:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d107      	bne.n	800e880 <f_write+0x44>
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	7d5b      	ldrb	r3, [r3, #21]
 800e874:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e878:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d002      	beq.n	800e886 <f_write+0x4a>
 800e880:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e884:	e14b      	b.n	800eb1e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	7d1b      	ldrb	r3, [r3, #20]
 800e88a:	f003 0302 	and.w	r3, r3, #2
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d101      	bne.n	800e896 <f_write+0x5a>
 800e892:	2307      	movs	r3, #7
 800e894:	e143      	b.n	800eb1e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	699a      	ldr	r2, [r3, #24]
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	441a      	add	r2, r3
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	699b      	ldr	r3, [r3, #24]
 800e8a2:	429a      	cmp	r2, r3
 800e8a4:	f080 812d 	bcs.w	800eb02 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	699b      	ldr	r3, [r3, #24]
 800e8ac:	43db      	mvns	r3, r3
 800e8ae:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e8b0:	e127      	b.n	800eb02 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	699b      	ldr	r3, [r3, #24]
 800e8b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	f040 80e3 	bne.w	800ea86 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	699b      	ldr	r3, [r3, #24]
 800e8c4:	0a5b      	lsrs	r3, r3, #9
 800e8c6:	693a      	ldr	r2, [r7, #16]
 800e8c8:	8952      	ldrh	r2, [r2, #10]
 800e8ca:	3a01      	subs	r2, #1
 800e8cc:	4013      	ands	r3, r2
 800e8ce:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800e8d0:	69bb      	ldr	r3, [r7, #24]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d143      	bne.n	800e95e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	699b      	ldr	r3, [r3, #24]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d10c      	bne.n	800e8f8 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	689b      	ldr	r3, [r3, #8]
 800e8e2:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800e8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d11a      	bne.n	800e920 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f7fe fe64 	bl	800d5bc <create_chain>
 800e8f4:	62b8      	str	r0, [r7, #40]	; 0x28
 800e8f6:	e013      	b.n	800e920 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d007      	beq.n	800e910 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	699b      	ldr	r3, [r3, #24]
 800e904:	4619      	mov	r1, r3
 800e906:	68f8      	ldr	r0, [r7, #12]
 800e908:	f7fe fef0 	bl	800d6ec <clmt_clust>
 800e90c:	62b8      	str	r0, [r7, #40]	; 0x28
 800e90e:	e007      	b.n	800e920 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800e910:	68fa      	ldr	r2, [r7, #12]
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	69db      	ldr	r3, [r3, #28]
 800e916:	4619      	mov	r1, r3
 800e918:	4610      	mov	r0, r2
 800e91a:	f7fe fe4f 	bl	800d5bc <create_chain>
 800e91e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e922:	2b00      	cmp	r3, #0
 800e924:	f000 80f2 	beq.w	800eb0c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e92a:	2b01      	cmp	r3, #1
 800e92c:	d104      	bne.n	800e938 <f_write+0xfc>
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	2202      	movs	r2, #2
 800e932:	755a      	strb	r2, [r3, #21]
 800e934:	2302      	movs	r3, #2
 800e936:	e0f2      	b.n	800eb1e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e93a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e93e:	d104      	bne.n	800e94a <f_write+0x10e>
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	2201      	movs	r2, #1
 800e944:	755a      	strb	r2, [r3, #21]
 800e946:	2301      	movs	r3, #1
 800e948:	e0e9      	b.n	800eb1e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e94e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	689b      	ldr	r3, [r3, #8]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d102      	bne.n	800e95e <f_write+0x122>
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e95c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	7d1b      	ldrb	r3, [r3, #20]
 800e962:	b25b      	sxtb	r3, r3
 800e964:	2b00      	cmp	r3, #0
 800e966:	da18      	bge.n	800e99a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e968:	693b      	ldr	r3, [r7, #16]
 800e96a:	7858      	ldrb	r0, [r3, #1]
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	6a1a      	ldr	r2, [r3, #32]
 800e976:	2301      	movs	r3, #1
 800e978:	f7fe f880 	bl	800ca7c <disk_write>
 800e97c:	4603      	mov	r3, r0
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d004      	beq.n	800e98c <f_write+0x150>
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	2201      	movs	r2, #1
 800e986:	755a      	strb	r2, [r3, #21]
 800e988:	2301      	movs	r3, #1
 800e98a:	e0c8      	b.n	800eb1e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	7d1b      	ldrb	r3, [r3, #20]
 800e990:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e994:	b2da      	uxtb	r2, r3
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e99a:	693a      	ldr	r2, [r7, #16]
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	69db      	ldr	r3, [r3, #28]
 800e9a0:	4619      	mov	r1, r3
 800e9a2:	4610      	mov	r0, r2
 800e9a4:	f7fe fbf4 	bl	800d190 <clust2sect>
 800e9a8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e9aa:	697b      	ldr	r3, [r7, #20]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d104      	bne.n	800e9ba <f_write+0x17e>
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	2202      	movs	r2, #2
 800e9b4:	755a      	strb	r2, [r3, #21]
 800e9b6:	2302      	movs	r3, #2
 800e9b8:	e0b1      	b.n	800eb1e <f_write+0x2e2>
			sect += csect;
 800e9ba:	697a      	ldr	r2, [r7, #20]
 800e9bc:	69bb      	ldr	r3, [r7, #24]
 800e9be:	4413      	add	r3, r2
 800e9c0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	0a5b      	lsrs	r3, r3, #9
 800e9c6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800e9c8:	6a3b      	ldr	r3, [r7, #32]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d03c      	beq.n	800ea48 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e9ce:	69ba      	ldr	r2, [r7, #24]
 800e9d0:	6a3b      	ldr	r3, [r7, #32]
 800e9d2:	4413      	add	r3, r2
 800e9d4:	693a      	ldr	r2, [r7, #16]
 800e9d6:	8952      	ldrh	r2, [r2, #10]
 800e9d8:	4293      	cmp	r3, r2
 800e9da:	d905      	bls.n	800e9e8 <f_write+0x1ac>
					cc = fs->csize - csect;
 800e9dc:	693b      	ldr	r3, [r7, #16]
 800e9de:	895b      	ldrh	r3, [r3, #10]
 800e9e0:	461a      	mov	r2, r3
 800e9e2:	69bb      	ldr	r3, [r7, #24]
 800e9e4:	1ad3      	subs	r3, r2, r3
 800e9e6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e9e8:	693b      	ldr	r3, [r7, #16]
 800e9ea:	7858      	ldrb	r0, [r3, #1]
 800e9ec:	6a3b      	ldr	r3, [r7, #32]
 800e9ee:	697a      	ldr	r2, [r7, #20]
 800e9f0:	69f9      	ldr	r1, [r7, #28]
 800e9f2:	f7fe f843 	bl	800ca7c <disk_write>
 800e9f6:	4603      	mov	r3, r0
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d004      	beq.n	800ea06 <f_write+0x1ca>
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	2201      	movs	r2, #1
 800ea00:	755a      	strb	r2, [r3, #21]
 800ea02:	2301      	movs	r3, #1
 800ea04:	e08b      	b.n	800eb1e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	6a1a      	ldr	r2, [r3, #32]
 800ea0a:	697b      	ldr	r3, [r7, #20]
 800ea0c:	1ad3      	subs	r3, r2, r3
 800ea0e:	6a3a      	ldr	r2, [r7, #32]
 800ea10:	429a      	cmp	r2, r3
 800ea12:	d915      	bls.n	800ea40 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	6a1a      	ldr	r2, [r3, #32]
 800ea1e:	697b      	ldr	r3, [r7, #20]
 800ea20:	1ad3      	subs	r3, r2, r3
 800ea22:	025b      	lsls	r3, r3, #9
 800ea24:	69fa      	ldr	r2, [r7, #28]
 800ea26:	4413      	add	r3, r2
 800ea28:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ea2c:	4619      	mov	r1, r3
 800ea2e:	f7fe f8e5 	bl	800cbfc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	7d1b      	ldrb	r3, [r3, #20]
 800ea36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ea3a:	b2da      	uxtb	r2, r3
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ea40:	6a3b      	ldr	r3, [r7, #32]
 800ea42:	025b      	lsls	r3, r3, #9
 800ea44:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800ea46:	e03f      	b.n	800eac8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	6a1b      	ldr	r3, [r3, #32]
 800ea4c:	697a      	ldr	r2, [r7, #20]
 800ea4e:	429a      	cmp	r2, r3
 800ea50:	d016      	beq.n	800ea80 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	699a      	ldr	r2, [r3, #24]
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ea5a:	429a      	cmp	r2, r3
 800ea5c:	d210      	bcs.n	800ea80 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ea5e:	693b      	ldr	r3, [r7, #16]
 800ea60:	7858      	ldrb	r0, [r3, #1]
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ea68:	2301      	movs	r3, #1
 800ea6a:	697a      	ldr	r2, [r7, #20]
 800ea6c:	f7fd ffe6 	bl	800ca3c <disk_read>
 800ea70:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d004      	beq.n	800ea80 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	2201      	movs	r2, #1
 800ea7a:	755a      	strb	r2, [r3, #21]
 800ea7c:	2301      	movs	r3, #1
 800ea7e:	e04e      	b.n	800eb1e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	697a      	ldr	r2, [r7, #20]
 800ea84:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	699b      	ldr	r3, [r3, #24]
 800ea8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea8e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800ea92:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ea94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	429a      	cmp	r2, r3
 800ea9a:	d901      	bls.n	800eaa0 <f_write+0x264>
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	699b      	ldr	r3, [r3, #24]
 800eaaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eaae:	4413      	add	r3, r2
 800eab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eab2:	69f9      	ldr	r1, [r7, #28]
 800eab4:	4618      	mov	r0, r3
 800eab6:	f7fe f8a1 	bl	800cbfc <mem_cpy>
		fp->flag |= FA_DIRTY;
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	7d1b      	ldrb	r3, [r3, #20]
 800eabe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800eac2:	b2da      	uxtb	r2, r3
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800eac8:	69fa      	ldr	r2, [r7, #28]
 800eaca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eacc:	4413      	add	r3, r2
 800eace:	61fb      	str	r3, [r7, #28]
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	699a      	ldr	r2, [r3, #24]
 800ead4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ead6:	441a      	add	r2, r3
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	619a      	str	r2, [r3, #24]
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	68da      	ldr	r2, [r3, #12]
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	699b      	ldr	r3, [r3, #24]
 800eae4:	429a      	cmp	r2, r3
 800eae6:	bf38      	it	cc
 800eae8:	461a      	movcc	r2, r3
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	60da      	str	r2, [r3, #12]
 800eaee:	683b      	ldr	r3, [r7, #0]
 800eaf0:	681a      	ldr	r2, [r3, #0]
 800eaf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaf4:	441a      	add	r2, r3
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	601a      	str	r2, [r3, #0]
 800eafa:	687a      	ldr	r2, [r7, #4]
 800eafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eafe:	1ad3      	subs	r3, r2, r3
 800eb00:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	f47f aed4 	bne.w	800e8b2 <f_write+0x76>
 800eb0a:	e000      	b.n	800eb0e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800eb0c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	7d1b      	ldrb	r3, [r3, #20]
 800eb12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb16:	b2da      	uxtb	r2, r3
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800eb1c:	2300      	movs	r3, #0
}
 800eb1e:	4618      	mov	r0, r3
 800eb20:	3730      	adds	r7, #48	; 0x30
 800eb22:	46bd      	mov	sp, r7
 800eb24:	bd80      	pop	{r7, pc}

0800eb26 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800eb26:	b580      	push	{r7, lr}
 800eb28:	b086      	sub	sp, #24
 800eb2a:	af00      	add	r7, sp, #0
 800eb2c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	f107 0208 	add.w	r2, r7, #8
 800eb34:	4611      	mov	r1, r2
 800eb36:	4618      	mov	r0, r3
 800eb38:	f7ff fc46 	bl	800e3c8 <validate>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800eb40:	7dfb      	ldrb	r3, [r7, #23]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d168      	bne.n	800ec18 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	7d1b      	ldrb	r3, [r3, #20]
 800eb4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d062      	beq.n	800ec18 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	7d1b      	ldrb	r3, [r3, #20]
 800eb56:	b25b      	sxtb	r3, r3
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	da15      	bge.n	800eb88 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800eb5c:	68bb      	ldr	r3, [r7, #8]
 800eb5e:	7858      	ldrb	r0, [r3, #1]
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	6a1a      	ldr	r2, [r3, #32]
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	f7fd ff86 	bl	800ca7c <disk_write>
 800eb70:	4603      	mov	r3, r0
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d001      	beq.n	800eb7a <f_sync+0x54>
 800eb76:	2301      	movs	r3, #1
 800eb78:	e04f      	b.n	800ec1a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	7d1b      	ldrb	r3, [r3, #20]
 800eb7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb82:	b2da      	uxtb	r2, r3
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800eb88:	f7fb fce6 	bl	800a558 <get_fattime>
 800eb8c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800eb8e:	68ba      	ldr	r2, [r7, #8]
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb94:	4619      	mov	r1, r3
 800eb96:	4610      	mov	r0, r2
 800eb98:	f7fe fa5e 	bl	800d058 <move_window>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800eba0:	7dfb      	ldrb	r3, [r7, #23]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d138      	bne.n	800ec18 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ebaa:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	330b      	adds	r3, #11
 800ebb0:	781a      	ldrb	r2, [r3, #0]
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	330b      	adds	r3, #11
 800ebb6:	f042 0220 	orr.w	r2, r2, #32
 800ebba:	b2d2      	uxtb	r2, r2
 800ebbc:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	6818      	ldr	r0, [r3, #0]
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	689b      	ldr	r3, [r3, #8]
 800ebc6:	461a      	mov	r2, r3
 800ebc8:	68f9      	ldr	r1, [r7, #12]
 800ebca:	f7fe ff69 	bl	800daa0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	f103 021c 	add.w	r2, r3, #28
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	68db      	ldr	r3, [r3, #12]
 800ebd8:	4619      	mov	r1, r3
 800ebda:	4610      	mov	r0, r2
 800ebdc:	f7fd ffe2 	bl	800cba4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	3316      	adds	r3, #22
 800ebe4:	6939      	ldr	r1, [r7, #16]
 800ebe6:	4618      	mov	r0, r3
 800ebe8:	f7fd ffdc 	bl	800cba4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	3312      	adds	r3, #18
 800ebf0:	2100      	movs	r1, #0
 800ebf2:	4618      	mov	r0, r3
 800ebf4:	f7fd ffbb 	bl	800cb6e <st_word>
					fs->wflag = 1;
 800ebf8:	68bb      	ldr	r3, [r7, #8]
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ebfe:	68bb      	ldr	r3, [r7, #8]
 800ec00:	4618      	mov	r0, r3
 800ec02:	f7fe fa57 	bl	800d0b4 <sync_fs>
 800ec06:	4603      	mov	r3, r0
 800ec08:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	7d1b      	ldrb	r3, [r3, #20]
 800ec0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ec12:	b2da      	uxtb	r2, r3
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ec18:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	3718      	adds	r7, #24
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	bd80      	pop	{r7, pc}

0800ec22 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ec22:	b580      	push	{r7, lr}
 800ec24:	b084      	sub	sp, #16
 800ec26:	af00      	add	r7, sp, #0
 800ec28:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ec2a:	6878      	ldr	r0, [r7, #4]
 800ec2c:	f7ff ff7b 	bl	800eb26 <f_sync>
 800ec30:	4603      	mov	r3, r0
 800ec32:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ec34:	7bfb      	ldrb	r3, [r7, #15]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d118      	bne.n	800ec6c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	f107 0208 	add.w	r2, r7, #8
 800ec40:	4611      	mov	r1, r2
 800ec42:	4618      	mov	r0, r3
 800ec44:	f7ff fbc0 	bl	800e3c8 <validate>
 800ec48:	4603      	mov	r3, r0
 800ec4a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ec4c:	7bfb      	ldrb	r3, [r7, #15]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d10c      	bne.n	800ec6c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	691b      	ldr	r3, [r3, #16]
 800ec56:	4618      	mov	r0, r3
 800ec58:	f7fe f95a 	bl	800cf10 <dec_lock>
 800ec5c:	4603      	mov	r3, r0
 800ec5e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ec60:	7bfb      	ldrb	r3, [r7, #15]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d102      	bne.n	800ec6c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	2200      	movs	r2, #0
 800ec6a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ec6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec6e:	4618      	mov	r0, r3
 800ec70:	3710      	adds	r7, #16
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bd80      	pop	{r7, pc}
	...

0800ec78 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800ec78:	b590      	push	{r4, r7, lr}
 800ec7a:	b09d      	sub	sp, #116	; 0x74
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	60f8      	str	r0, [r7, #12]
 800ec80:	607a      	str	r2, [r7, #4]
 800ec82:	603b      	str	r3, [r7, #0]
 800ec84:	460b      	mov	r3, r1
 800ec86:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800ec88:	2301      	movs	r3, #1
 800ec8a:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800ec8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ec90:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800ec92:	f107 030c 	add.w	r3, r7, #12
 800ec96:	4618      	mov	r0, r3
 800ec98:	f7ff f8af 	bl	800ddfa <get_ldnumber>
 800ec9c:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ec9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	da02      	bge.n	800ecaa <f_mkfs+0x32>
 800eca4:	230b      	movs	r3, #11
 800eca6:	f000 bc0d 	b.w	800f4c4 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800ecaa:	4a94      	ldr	r2, [pc, #592]	; (800eefc <f_mkfs+0x284>)
 800ecac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ecae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d005      	beq.n	800ecc2 <f_mkfs+0x4a>
 800ecb6:	4a91      	ldr	r2, [pc, #580]	; (800eefc <f_mkfs+0x284>)
 800ecb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ecba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ecbe:	2200      	movs	r2, #0
 800ecc0:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800ecc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ecc4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800ecc8:	2300      	movs	r3, #0
 800ecca:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800ecce:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	f7fd fe8c 	bl	800c9f0 <disk_initialize>
 800ecd8:	4603      	mov	r3, r0
 800ecda:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800ecde:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800ece2:	f003 0301 	and.w	r3, r3, #1
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d001      	beq.n	800ecee <f_mkfs+0x76>
 800ecea:	2303      	movs	r3, #3
 800ecec:	e3ea      	b.n	800f4c4 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800ecee:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800ecf2:	f003 0304 	and.w	r3, r3, #4
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d001      	beq.n	800ecfe <f_mkfs+0x86>
 800ecfa:	230a      	movs	r3, #10
 800ecfc:	e3e2      	b.n	800f4c4 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800ecfe:	f107 0214 	add.w	r2, r7, #20
 800ed02:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ed06:	2103      	movs	r1, #3
 800ed08:	4618      	mov	r0, r3
 800ed0a:	f7fd fed7 	bl	800cabc <disk_ioctl>
 800ed0e:	4603      	mov	r3, r0
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d10c      	bne.n	800ed2e <f_mkfs+0xb6>
 800ed14:	697b      	ldr	r3, [r7, #20]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d009      	beq.n	800ed2e <f_mkfs+0xb6>
 800ed1a:	697b      	ldr	r3, [r7, #20]
 800ed1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ed20:	d805      	bhi.n	800ed2e <f_mkfs+0xb6>
 800ed22:	697b      	ldr	r3, [r7, #20]
 800ed24:	1e5a      	subs	r2, r3, #1
 800ed26:	697b      	ldr	r3, [r7, #20]
 800ed28:	4013      	ands	r3, r2
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d001      	beq.n	800ed32 <f_mkfs+0xba>
 800ed2e:	2301      	movs	r3, #1
 800ed30:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800ed32:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ed36:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d003      	beq.n	800ed46 <f_mkfs+0xce>
 800ed3e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ed40:	687a      	ldr	r2, [r7, #4]
 800ed42:	429a      	cmp	r2, r3
 800ed44:	d309      	bcc.n	800ed5a <f_mkfs+0xe2>
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ed4c:	d805      	bhi.n	800ed5a <f_mkfs+0xe2>
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	1e5a      	subs	r2, r3, #1
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	4013      	ands	r3, r2
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d001      	beq.n	800ed5e <f_mkfs+0xe6>
 800ed5a:	2313      	movs	r3, #19
 800ed5c:	e3b2      	b.n	800f4c4 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800ed5e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ed60:	687a      	ldr	r2, [r7, #4]
 800ed62:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed66:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800ed68:	683b      	ldr	r3, [r7, #0]
 800ed6a:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800ed6c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ed6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ed72:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed76:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800ed78:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ed7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed7c:	fb02 f303 	mul.w	r3, r2, r3
 800ed80:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800ed82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d101      	bne.n	800ed8c <f_mkfs+0x114>
 800ed88:	230e      	movs	r3, #14
 800ed8a:	e39b      	b.n	800f4c4 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800ed8c:	f107 0210 	add.w	r2, r7, #16
 800ed90:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ed94:	2101      	movs	r1, #1
 800ed96:	4618      	mov	r0, r3
 800ed98:	f7fd fe90 	bl	800cabc <disk_ioctl>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d001      	beq.n	800eda6 <f_mkfs+0x12e>
 800eda2:	2301      	movs	r3, #1
 800eda4:	e38e      	b.n	800f4c4 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800eda6:	7afb      	ldrb	r3, [r7, #11]
 800eda8:	f003 0308 	and.w	r3, r3, #8
 800edac:	2b00      	cmp	r3, #0
 800edae:	d001      	beq.n	800edb4 <f_mkfs+0x13c>
 800edb0:	2300      	movs	r3, #0
 800edb2:	e000      	b.n	800edb6 <f_mkfs+0x13e>
 800edb4:	233f      	movs	r3, #63	; 0x3f
 800edb6:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800edb8:	693b      	ldr	r3, [r7, #16]
 800edba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800edbc:	429a      	cmp	r2, r3
 800edbe:	d901      	bls.n	800edc4 <f_mkfs+0x14c>
 800edc0:	230e      	movs	r3, #14
 800edc2:	e37f      	b.n	800f4c4 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800edc4:	693a      	ldr	r2, [r7, #16]
 800edc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edc8:	1ad3      	subs	r3, r2, r3
 800edca:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800edcc:	693b      	ldr	r3, [r7, #16]
 800edce:	2b7f      	cmp	r3, #127	; 0x7f
 800edd0:	d801      	bhi.n	800edd6 <f_mkfs+0x15e>
 800edd2:	230e      	movs	r3, #14
 800edd4:	e376      	b.n	800f4c4 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	2b80      	cmp	r3, #128	; 0x80
 800edda:	d901      	bls.n	800ede0 <f_mkfs+0x168>
 800eddc:	2313      	movs	r3, #19
 800edde:	e371      	b.n	800f4c4 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800ede0:	7afb      	ldrb	r3, [r7, #11]
 800ede2:	f003 0302 	and.w	r3, r3, #2
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d00d      	beq.n	800ee06 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800edea:	7afb      	ldrb	r3, [r7, #11]
 800edec:	f003 0307 	and.w	r3, r3, #7
 800edf0:	2b02      	cmp	r3, #2
 800edf2:	d004      	beq.n	800edfe <f_mkfs+0x186>
 800edf4:	7afb      	ldrb	r3, [r7, #11]
 800edf6:	f003 0301 	and.w	r3, r3, #1
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d103      	bne.n	800ee06 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800edfe:	2303      	movs	r3, #3
 800ee00:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800ee04:	e009      	b.n	800ee1a <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800ee06:	7afb      	ldrb	r3, [r7, #11]
 800ee08:	f003 0301 	and.w	r3, r3, #1
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d101      	bne.n	800ee14 <f_mkfs+0x19c>
 800ee10:	2313      	movs	r3, #19
 800ee12:	e357      	b.n	800f4c4 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800ee14:	2302      	movs	r3, #2
 800ee16:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800ee1e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ee22:	2b03      	cmp	r3, #3
 800ee24:	d13c      	bne.n	800eea0 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800ee26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d11b      	bne.n	800ee64 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800ee2c:	693b      	ldr	r3, [r7, #16]
 800ee2e:	0c5b      	lsrs	r3, r3, #17
 800ee30:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800ee32:	2300      	movs	r3, #0
 800ee34:	64bb      	str	r3, [r7, #72]	; 0x48
 800ee36:	2301      	movs	r3, #1
 800ee38:	653b      	str	r3, [r7, #80]	; 0x50
 800ee3a:	e005      	b.n	800ee48 <f_mkfs+0x1d0>
 800ee3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ee3e:	3301      	adds	r3, #1
 800ee40:	64bb      	str	r3, [r7, #72]	; 0x48
 800ee42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ee44:	005b      	lsls	r3, r3, #1
 800ee46:	653b      	str	r3, [r7, #80]	; 0x50
 800ee48:	4a2d      	ldr	r2, [pc, #180]	; (800ef00 <f_mkfs+0x288>)
 800ee4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ee4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d007      	beq.n	800ee64 <f_mkfs+0x1ec>
 800ee54:	4a2a      	ldr	r2, [pc, #168]	; (800ef00 <f_mkfs+0x288>)
 800ee56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ee58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee5c:	461a      	mov	r2, r3
 800ee5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ee60:	4293      	cmp	r3, r2
 800ee62:	d2eb      	bcs.n	800ee3c <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800ee64:	693a      	ldr	r2, [r7, #16]
 800ee66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ee68:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee6c:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800ee6e:	6a3b      	ldr	r3, [r7, #32]
 800ee70:	3302      	adds	r3, #2
 800ee72:	009a      	lsls	r2, r3, #2
 800ee74:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ee76:	4413      	add	r3, r2
 800ee78:	1e5a      	subs	r2, r3, #1
 800ee7a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ee7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee80:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800ee82:	2320      	movs	r3, #32
 800ee84:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 800ee86:	2300      	movs	r3, #0
 800ee88:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800ee8a:	6a3b      	ldr	r3, [r7, #32]
 800ee8c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ee90:	4293      	cmp	r3, r2
 800ee92:	d903      	bls.n	800ee9c <f_mkfs+0x224>
 800ee94:	6a3b      	ldr	r3, [r7, #32]
 800ee96:	4a1b      	ldr	r2, [pc, #108]	; (800ef04 <f_mkfs+0x28c>)
 800ee98:	4293      	cmp	r3, r2
 800ee9a:	d952      	bls.n	800ef42 <f_mkfs+0x2ca>
 800ee9c:	230e      	movs	r3, #14
 800ee9e:	e311      	b.n	800f4c4 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800eea0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d11b      	bne.n	800eede <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800eea6:	693b      	ldr	r3, [r7, #16]
 800eea8:	0b1b      	lsrs	r3, r3, #12
 800eeaa:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800eeac:	2300      	movs	r3, #0
 800eeae:	64bb      	str	r3, [r7, #72]	; 0x48
 800eeb0:	2301      	movs	r3, #1
 800eeb2:	653b      	str	r3, [r7, #80]	; 0x50
 800eeb4:	e005      	b.n	800eec2 <f_mkfs+0x24a>
 800eeb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eeb8:	3301      	adds	r3, #1
 800eeba:	64bb      	str	r3, [r7, #72]	; 0x48
 800eebc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eebe:	005b      	lsls	r3, r3, #1
 800eec0:	653b      	str	r3, [r7, #80]	; 0x50
 800eec2:	4a11      	ldr	r2, [pc, #68]	; (800ef08 <f_mkfs+0x290>)
 800eec4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eec6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d007      	beq.n	800eede <f_mkfs+0x266>
 800eece:	4a0e      	ldr	r2, [pc, #56]	; (800ef08 <f_mkfs+0x290>)
 800eed0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eed2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eed6:	461a      	mov	r2, r3
 800eed8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d2eb      	bcs.n	800eeb6 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800eede:	693a      	ldr	r2, [r7, #16]
 800eee0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eee2:	fbb2 f3f3 	udiv	r3, r2, r3
 800eee6:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800eee8:	6a3b      	ldr	r3, [r7, #32]
 800eeea:	f640 72f5 	movw	r2, #4085	; 0xff5
 800eeee:	4293      	cmp	r3, r2
 800eef0:	d90c      	bls.n	800ef0c <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800eef2:	6a3b      	ldr	r3, [r7, #32]
 800eef4:	3302      	adds	r3, #2
 800eef6:	005b      	lsls	r3, r3, #1
 800eef8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800eefa:	e012      	b.n	800ef22 <f_mkfs+0x2aa>
 800eefc:	20000af8 	.word	0x20000af8
 800ef00:	0801504c 	.word	0x0801504c
 800ef04:	0ffffff5 	.word	0x0ffffff5
 800ef08:	0801505c 	.word	0x0801505c
				} else {
					fmt = FS_FAT12;
 800ef0c:	2301      	movs	r3, #1
 800ef0e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800ef12:	6a3a      	ldr	r2, [r7, #32]
 800ef14:	4613      	mov	r3, r2
 800ef16:	005b      	lsls	r3, r3, #1
 800ef18:	4413      	add	r3, r2
 800ef1a:	3301      	adds	r3, #1
 800ef1c:	085b      	lsrs	r3, r3, #1
 800ef1e:	3303      	adds	r3, #3
 800ef20:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800ef22:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ef24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ef26:	4413      	add	r3, r2
 800ef28:	1e5a      	subs	r2, r3, #1
 800ef2a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ef2c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef30:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800ef32:	2301      	movs	r3, #1
 800ef34:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800ef36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef38:	015a      	lsls	r2, r3, #5
 800ef3a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ef3c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef40:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800ef42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef46:	4413      	add	r3, r2
 800ef48:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800ef4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ef4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef4e:	fb03 f202 	mul.w	r2, r3, r2
 800ef52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ef54:	4413      	add	r3, r2
 800ef56:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ef58:	4413      	add	r3, r2
 800ef5a:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800ef5c:	697a      	ldr	r2, [r7, #20]
 800ef5e:	69fb      	ldr	r3, [r7, #28]
 800ef60:	4413      	add	r3, r2
 800ef62:	1e5a      	subs	r2, r3, #1
 800ef64:	697b      	ldr	r3, [r7, #20]
 800ef66:	425b      	negs	r3, r3
 800ef68:	401a      	ands	r2, r3
 800ef6a:	69fb      	ldr	r3, [r7, #28]
 800ef6c:	1ad3      	subs	r3, r2, r3
 800ef6e:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800ef70:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ef74:	2b03      	cmp	r3, #3
 800ef76:	d108      	bne.n	800ef8a <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800ef78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ef7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ef7c:	4413      	add	r3, r2
 800ef7e:	657b      	str	r3, [r7, #84]	; 0x54
 800ef80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ef82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ef84:	4413      	add	r3, r2
 800ef86:	65bb      	str	r3, [r7, #88]	; 0x58
 800ef88:	e006      	b.n	800ef98 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800ef8a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ef8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef92:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ef94:	4413      	add	r3, r2
 800ef96:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800ef98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ef9a:	011a      	lsls	r2, r3, #4
 800ef9c:	69fb      	ldr	r3, [r7, #28]
 800ef9e:	441a      	add	r2, r3
 800efa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efa2:	1ad2      	subs	r2, r2, r3
 800efa4:	693b      	ldr	r3, [r7, #16]
 800efa6:	429a      	cmp	r2, r3
 800efa8:	d901      	bls.n	800efae <f_mkfs+0x336>
 800efaa:	230e      	movs	r3, #14
 800efac:	e28a      	b.n	800f4c4 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800efae:	693a      	ldr	r2, [r7, #16]
 800efb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800efb2:	1ad2      	subs	r2, r2, r3
 800efb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800efb6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800efb8:	fb01 f303 	mul.w	r3, r1, r3
 800efbc:	1ad2      	subs	r2, r2, r3
 800efbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efc0:	1ad2      	subs	r2, r2, r3
 800efc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800efc4:	fbb2 f3f3 	udiv	r3, r2, r3
 800efc8:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800efca:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800efce:	2b03      	cmp	r3, #3
 800efd0:	d10f      	bne.n	800eff2 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800efd2:	6a3b      	ldr	r3, [r7, #32]
 800efd4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800efd8:	4293      	cmp	r3, r2
 800efda:	d80a      	bhi.n	800eff2 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d105      	bne.n	800efee <f_mkfs+0x376>
 800efe2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800efe4:	085b      	lsrs	r3, r3, #1
 800efe6:	607b      	str	r3, [r7, #4]
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d144      	bne.n	800f078 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800efee:	230e      	movs	r3, #14
 800eff0:	e268      	b.n	800f4c4 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800eff2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800eff6:	2b02      	cmp	r3, #2
 800eff8:	d133      	bne.n	800f062 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800effa:	6a3b      	ldr	r3, [r7, #32]
 800effc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800f000:	4293      	cmp	r3, r2
 800f002:	d91e      	bls.n	800f042 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d107      	bne.n	800f01a <f_mkfs+0x3a2>
 800f00a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f00c:	005b      	lsls	r3, r3, #1
 800f00e:	2b40      	cmp	r3, #64	; 0x40
 800f010:	d803      	bhi.n	800f01a <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800f012:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f014:	005b      	lsls	r3, r3, #1
 800f016:	607b      	str	r3, [r7, #4]
 800f018:	e033      	b.n	800f082 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800f01a:	7afb      	ldrb	r3, [r7, #11]
 800f01c:	f003 0302 	and.w	r3, r3, #2
 800f020:	2b00      	cmp	r3, #0
 800f022:	d003      	beq.n	800f02c <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800f024:	2303      	movs	r3, #3
 800f026:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800f02a:	e02a      	b.n	800f082 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d105      	bne.n	800f03e <f_mkfs+0x3c6>
 800f032:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f034:	005b      	lsls	r3, r3, #1
 800f036:	607b      	str	r3, [r7, #4]
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2b80      	cmp	r3, #128	; 0x80
 800f03c:	d91e      	bls.n	800f07c <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800f03e:	230e      	movs	r3, #14
 800f040:	e240      	b.n	800f4c4 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800f042:	6a3b      	ldr	r3, [r7, #32]
 800f044:	f640 72f5 	movw	r2, #4085	; 0xff5
 800f048:	4293      	cmp	r3, r2
 800f04a:	d80a      	bhi.n	800f062 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d105      	bne.n	800f05e <f_mkfs+0x3e6>
 800f052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f054:	005b      	lsls	r3, r3, #1
 800f056:	607b      	str	r3, [r7, #4]
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	2b80      	cmp	r3, #128	; 0x80
 800f05c:	d910      	bls.n	800f080 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800f05e:	230e      	movs	r3, #14
 800f060:	e230      	b.n	800f4c4 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800f062:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f066:	2b01      	cmp	r3, #1
 800f068:	d10c      	bne.n	800f084 <f_mkfs+0x40c>
 800f06a:	6a3b      	ldr	r3, [r7, #32]
 800f06c:	f640 72f5 	movw	r2, #4085	; 0xff5
 800f070:	4293      	cmp	r3, r2
 800f072:	d907      	bls.n	800f084 <f_mkfs+0x40c>
 800f074:	230e      	movs	r3, #14
 800f076:	e225      	b.n	800f4c4 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800f078:	bf00      	nop
 800f07a:	e6ce      	b.n	800ee1a <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800f07c:	bf00      	nop
 800f07e:	e6cc      	b.n	800ee1a <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800f080:	bf00      	nop
			pau = au;
 800f082:	e6ca      	b.n	800ee1a <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800f084:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800f086:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f088:	461a      	mov	r2, r3
 800f08a:	2100      	movs	r1, #0
 800f08c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f08e:	f7fd fdd6 	bl	800cc3e <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800f092:	220b      	movs	r2, #11
 800f094:	49b2      	ldr	r1, [pc, #712]	; (800f360 <f_mkfs+0x6e8>)
 800f096:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f098:	f7fd fdb0 	bl	800cbfc <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800f09c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f09e:	330b      	adds	r3, #11
 800f0a0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800f0a2:	4611      	mov	r1, r2
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	f7fd fd62 	bl	800cb6e <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800f0aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0ac:	330d      	adds	r3, #13
 800f0ae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f0b0:	b2d2      	uxtb	r2, r2
 800f0b2:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800f0b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0b6:	330e      	adds	r3, #14
 800f0b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f0ba:	b292      	uxth	r2, r2
 800f0bc:	4611      	mov	r1, r2
 800f0be:	4618      	mov	r0, r3
 800f0c0:	f7fd fd55 	bl	800cb6e <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800f0c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0c6:	3310      	adds	r3, #16
 800f0c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0ca:	b2d2      	uxtb	r2, r2
 800f0cc:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800f0ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0d0:	f103 0211 	add.w	r2, r3, #17
 800f0d4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f0d8:	2b03      	cmp	r3, #3
 800f0da:	d002      	beq.n	800f0e2 <f_mkfs+0x46a>
 800f0dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0de:	b29b      	uxth	r3, r3
 800f0e0:	e000      	b.n	800f0e4 <f_mkfs+0x46c>
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	4619      	mov	r1, r3
 800f0e6:	4610      	mov	r0, r2
 800f0e8:	f7fd fd41 	bl	800cb6e <st_word>
		if (sz_vol < 0x10000) {
 800f0ec:	693b      	ldr	r3, [r7, #16]
 800f0ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f0f2:	d208      	bcs.n	800f106 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800f0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0f6:	3313      	adds	r3, #19
 800f0f8:	693a      	ldr	r2, [r7, #16]
 800f0fa:	b292      	uxth	r2, r2
 800f0fc:	4611      	mov	r1, r2
 800f0fe:	4618      	mov	r0, r3
 800f100:	f7fd fd35 	bl	800cb6e <st_word>
 800f104:	e006      	b.n	800f114 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800f106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f108:	3320      	adds	r3, #32
 800f10a:	693a      	ldr	r2, [r7, #16]
 800f10c:	4611      	mov	r1, r2
 800f10e:	4618      	mov	r0, r3
 800f110:	f7fd fd48 	bl	800cba4 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800f114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f116:	3315      	adds	r3, #21
 800f118:	22f8      	movs	r2, #248	; 0xf8
 800f11a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800f11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f11e:	3318      	adds	r3, #24
 800f120:	213f      	movs	r1, #63	; 0x3f
 800f122:	4618      	mov	r0, r3
 800f124:	f7fd fd23 	bl	800cb6e <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800f128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f12a:	331a      	adds	r3, #26
 800f12c:	21ff      	movs	r1, #255	; 0xff
 800f12e:	4618      	mov	r0, r3
 800f130:	f7fd fd1d 	bl	800cb6e <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800f134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f136:	331c      	adds	r3, #28
 800f138:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f13a:	4618      	mov	r0, r3
 800f13c:	f7fd fd32 	bl	800cba4 <st_dword>
		if (fmt == FS_FAT32) {
 800f140:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f144:	2b03      	cmp	r3, #3
 800f146:	d131      	bne.n	800f1ac <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800f148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f14a:	f103 0443 	add.w	r4, r3, #67	; 0x43
 800f14e:	f7fb fa03 	bl	800a558 <get_fattime>
 800f152:	4603      	mov	r3, r0
 800f154:	4619      	mov	r1, r3
 800f156:	4620      	mov	r0, r4
 800f158:	f7fd fd24 	bl	800cba4 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800f15c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f15e:	3324      	adds	r3, #36	; 0x24
 800f160:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800f162:	4618      	mov	r0, r3
 800f164:	f7fd fd1e 	bl	800cba4 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800f168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f16a:	332c      	adds	r3, #44	; 0x2c
 800f16c:	2102      	movs	r1, #2
 800f16e:	4618      	mov	r0, r3
 800f170:	f7fd fd18 	bl	800cba4 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800f174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f176:	3330      	adds	r3, #48	; 0x30
 800f178:	2101      	movs	r1, #1
 800f17a:	4618      	mov	r0, r3
 800f17c:	f7fd fcf7 	bl	800cb6e <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800f180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f182:	3332      	adds	r3, #50	; 0x32
 800f184:	2106      	movs	r1, #6
 800f186:	4618      	mov	r0, r3
 800f188:	f7fd fcf1 	bl	800cb6e <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800f18c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f18e:	3340      	adds	r3, #64	; 0x40
 800f190:	2280      	movs	r2, #128	; 0x80
 800f192:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800f194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f196:	3342      	adds	r3, #66	; 0x42
 800f198:	2229      	movs	r2, #41	; 0x29
 800f19a:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800f19c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f19e:	3347      	adds	r3, #71	; 0x47
 800f1a0:	2213      	movs	r2, #19
 800f1a2:	4970      	ldr	r1, [pc, #448]	; (800f364 <f_mkfs+0x6ec>)
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	f7fd fd29 	bl	800cbfc <mem_cpy>
 800f1aa:	e020      	b.n	800f1ee <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800f1ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1ae:	f103 0427 	add.w	r4, r3, #39	; 0x27
 800f1b2:	f7fb f9d1 	bl	800a558 <get_fattime>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	4619      	mov	r1, r3
 800f1ba:	4620      	mov	r0, r4
 800f1bc:	f7fd fcf2 	bl	800cba4 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800f1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1c2:	3316      	adds	r3, #22
 800f1c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f1c6:	b292      	uxth	r2, r2
 800f1c8:	4611      	mov	r1, r2
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	f7fd fccf 	bl	800cb6e <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800f1d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1d2:	3324      	adds	r3, #36	; 0x24
 800f1d4:	2280      	movs	r2, #128	; 0x80
 800f1d6:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800f1d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1da:	3326      	adds	r3, #38	; 0x26
 800f1dc:	2229      	movs	r2, #41	; 0x29
 800f1de:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800f1e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1e2:	332b      	adds	r3, #43	; 0x2b
 800f1e4:	2213      	movs	r2, #19
 800f1e6:	4960      	ldr	r1, [pc, #384]	; (800f368 <f_mkfs+0x6f0>)
 800f1e8:	4618      	mov	r0, r3
 800f1ea:	f7fd fd07 	bl	800cbfc <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800f1ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1f0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f1f4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	f7fd fcb8 	bl	800cb6e <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800f1fe:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800f202:	2301      	movs	r3, #1
 800f204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f206:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f208:	f7fd fc38 	bl	800ca7c <disk_write>
 800f20c:	4603      	mov	r3, r0
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d001      	beq.n	800f216 <f_mkfs+0x59e>
 800f212:	2301      	movs	r3, #1
 800f214:	e156      	b.n	800f4c4 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800f216:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f21a:	2b03      	cmp	r3, #3
 800f21c:	d140      	bne.n	800f2a0 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800f21e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f220:	1d9a      	adds	r2, r3, #6
 800f222:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800f226:	2301      	movs	r3, #1
 800f228:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f22a:	f7fd fc27 	bl	800ca7c <disk_write>
			mem_set(buf, 0, ss);
 800f22e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f230:	461a      	mov	r2, r3
 800f232:	2100      	movs	r1, #0
 800f234:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f236:	f7fd fd02 	bl	800cc3e <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800f23a:	494c      	ldr	r1, [pc, #304]	; (800f36c <f_mkfs+0x6f4>)
 800f23c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f23e:	f7fd fcb1 	bl	800cba4 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800f242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f244:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f248:	4949      	ldr	r1, [pc, #292]	; (800f370 <f_mkfs+0x6f8>)
 800f24a:	4618      	mov	r0, r3
 800f24c:	f7fd fcaa 	bl	800cba4 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800f250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f252:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800f256:	6a3b      	ldr	r3, [r7, #32]
 800f258:	3b01      	subs	r3, #1
 800f25a:	4619      	mov	r1, r3
 800f25c:	4610      	mov	r0, r2
 800f25e:	f7fd fca1 	bl	800cba4 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800f262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f264:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800f268:	2102      	movs	r1, #2
 800f26a:	4618      	mov	r0, r3
 800f26c:	f7fd fc9a 	bl	800cba4 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800f270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f272:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f276:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f27a:	4618      	mov	r0, r3
 800f27c:	f7fd fc77 	bl	800cb6e <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800f280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f282:	1dda      	adds	r2, r3, #7
 800f284:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800f288:	2301      	movs	r3, #1
 800f28a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f28c:	f7fd fbf6 	bl	800ca7c <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800f290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f292:	1c5a      	adds	r2, r3, #1
 800f294:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800f298:	2301      	movs	r3, #1
 800f29a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f29c:	f7fd fbee 	bl	800ca7c <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800f2a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f2a2:	2100      	movs	r1, #0
 800f2a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f2a6:	f7fd fcca 	bl	800cc3e <mem_set>
		sect = b_fat;		/* FAT start sector */
 800f2aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f2ac:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800f2ae:	2300      	movs	r3, #0
 800f2b0:	64bb      	str	r3, [r7, #72]	; 0x48
 800f2b2:	e04b      	b.n	800f34c <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800f2b4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f2b8:	2b03      	cmp	r3, #3
 800f2ba:	d113      	bne.n	800f2e4 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800f2bc:	f06f 0107 	mvn.w	r1, #7
 800f2c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f2c2:	f7fd fc6f 	bl	800cba4 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800f2c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2c8:	3304      	adds	r3, #4
 800f2ca:	f04f 31ff 	mov.w	r1, #4294967295
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	f7fd fc68 	bl	800cba4 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800f2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2d6:	3308      	adds	r3, #8
 800f2d8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800f2dc:	4618      	mov	r0, r3
 800f2de:	f7fd fc61 	bl	800cba4 <st_dword>
 800f2e2:	e00b      	b.n	800f2fc <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800f2e4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f2e8:	2b01      	cmp	r3, #1
 800f2ea:	d101      	bne.n	800f2f0 <f_mkfs+0x678>
 800f2ec:	4b21      	ldr	r3, [pc, #132]	; (800f374 <f_mkfs+0x6fc>)
 800f2ee:	e001      	b.n	800f2f4 <f_mkfs+0x67c>
 800f2f0:	f06f 0307 	mvn.w	r3, #7
 800f2f4:	4619      	mov	r1, r3
 800f2f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f2f8:	f7fd fc54 	bl	800cba4 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800f2fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f2fe:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800f300:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f304:	4293      	cmp	r3, r2
 800f306:	bf28      	it	cs
 800f308:	4613      	movcs	r3, r2
 800f30a:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800f30c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800f310:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f312:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f314:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f316:	f7fd fbb1 	bl	800ca7c <disk_write>
 800f31a:	4603      	mov	r3, r0
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d001      	beq.n	800f324 <f_mkfs+0x6ac>
 800f320:	2301      	movs	r3, #1
 800f322:	e0cf      	b.n	800f4c4 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800f324:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f326:	461a      	mov	r2, r3
 800f328:	2100      	movs	r1, #0
 800f32a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f32c:	f7fd fc87 	bl	800cc3e <mem_set>
				sect += n; nsect -= n;
 800f330:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f332:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f334:	4413      	add	r3, r2
 800f336:	667b      	str	r3, [r7, #100]	; 0x64
 800f338:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f33a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f33c:	1ad3      	subs	r3, r2, r3
 800f33e:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 800f340:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f342:	2b00      	cmp	r3, #0
 800f344:	d1dc      	bne.n	800f300 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800f346:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f348:	3301      	adds	r3, #1
 800f34a:	64bb      	str	r3, [r7, #72]	; 0x48
 800f34c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f34e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f350:	429a      	cmp	r2, r3
 800f352:	d3af      	bcc.n	800f2b4 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800f354:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f358:	2b03      	cmp	r3, #3
 800f35a:	d10d      	bne.n	800f378 <f_mkfs+0x700>
 800f35c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f35e:	e00c      	b.n	800f37a <f_mkfs+0x702>
 800f360:	08014efc 	.word	0x08014efc
 800f364:	08014f08 	.word	0x08014f08
 800f368:	08014f1c 	.word	0x08014f1c
 800f36c:	41615252 	.word	0x41615252
 800f370:	61417272 	.word	0x61417272
 800f374:	00fffff8 	.word	0x00fffff8
 800f378:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f37a:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800f37c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f37e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f380:	4293      	cmp	r3, r2
 800f382:	bf28      	it	cs
 800f384:	4613      	movcs	r3, r2
 800f386:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800f388:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800f38c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f38e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f390:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f392:	f7fd fb73 	bl	800ca7c <disk_write>
 800f396:	4603      	mov	r3, r0
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d001      	beq.n	800f3a0 <f_mkfs+0x728>
 800f39c:	2301      	movs	r3, #1
 800f39e:	e091      	b.n	800f4c4 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 800f3a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f3a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f3a4:	4413      	add	r3, r2
 800f3a6:	667b      	str	r3, [r7, #100]	; 0x64
 800f3a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f3aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f3ac:	1ad3      	subs	r3, r2, r3
 800f3ae:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 800f3b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d1e2      	bne.n	800f37c <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800f3b6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f3ba:	2b03      	cmp	r3, #3
 800f3bc:	d103      	bne.n	800f3c6 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800f3be:	230c      	movs	r3, #12
 800f3c0:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800f3c4:	e010      	b.n	800f3e8 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800f3c6:	693b      	ldr	r3, [r7, #16]
 800f3c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f3cc:	d303      	bcc.n	800f3d6 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800f3ce:	2306      	movs	r3, #6
 800f3d0:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800f3d4:	e008      	b.n	800f3e8 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800f3d6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f3da:	2b02      	cmp	r3, #2
 800f3dc:	d101      	bne.n	800f3e2 <f_mkfs+0x76a>
 800f3de:	2304      	movs	r3, #4
 800f3e0:	e000      	b.n	800f3e4 <f_mkfs+0x76c>
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800f3e8:	7afb      	ldrb	r3, [r7, #11]
 800f3ea:	f003 0308 	and.w	r3, r3, #8
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d15b      	bne.n	800f4aa <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800f3f2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f3f4:	461a      	mov	r2, r3
 800f3f6:	2100      	movs	r1, #0
 800f3f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f3fa:	f7fd fc20 	bl	800cc3e <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800f3fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f400:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f404:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f408:	4618      	mov	r0, r3
 800f40a:	f7fd fbb0 	bl	800cb6e <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800f40e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f410:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800f414:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800f416:	69bb      	ldr	r3, [r7, #24]
 800f418:	2200      	movs	r2, #0
 800f41a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800f41c:	69bb      	ldr	r3, [r7, #24]
 800f41e:	3301      	adds	r3, #1
 800f420:	2201      	movs	r2, #1
 800f422:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800f424:	69bb      	ldr	r3, [r7, #24]
 800f426:	3302      	adds	r3, #2
 800f428:	2201      	movs	r2, #1
 800f42a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800f42c:	69bb      	ldr	r3, [r7, #24]
 800f42e:	3303      	adds	r3, #3
 800f430:	2200      	movs	r2, #0
 800f432:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800f434:	69bb      	ldr	r3, [r7, #24]
 800f436:	3304      	adds	r3, #4
 800f438:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 800f43c:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800f43e:	693a      	ldr	r2, [r7, #16]
 800f440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f442:	441a      	add	r2, r3
 800f444:	4b21      	ldr	r3, [pc, #132]	; (800f4cc <f_mkfs+0x854>)
 800f446:	fba3 1302 	umull	r1, r3, r3, r2
 800f44a:	1ad2      	subs	r2, r2, r3
 800f44c:	0852      	lsrs	r2, r2, #1
 800f44e:	4413      	add	r3, r2
 800f450:	0b5b      	lsrs	r3, r3, #13
 800f452:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 800f454:	69bb      	ldr	r3, [r7, #24]
 800f456:	3305      	adds	r3, #5
 800f458:	22fe      	movs	r2, #254	; 0xfe
 800f45a:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800f45c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f45e:	089b      	lsrs	r3, r3, #2
 800f460:	b2da      	uxtb	r2, r3
 800f462:	69bb      	ldr	r3, [r7, #24]
 800f464:	3306      	adds	r3, #6
 800f466:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 800f46a:	b2d2      	uxtb	r2, r2
 800f46c:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800f46e:	69bb      	ldr	r3, [r7, #24]
 800f470:	3307      	adds	r3, #7
 800f472:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f474:	b2d2      	uxtb	r2, r2
 800f476:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800f478:	69bb      	ldr	r3, [r7, #24]
 800f47a:	3308      	adds	r3, #8
 800f47c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f47e:	4618      	mov	r0, r3
 800f480:	f7fd fb90 	bl	800cba4 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800f484:	69bb      	ldr	r3, [r7, #24]
 800f486:	330c      	adds	r3, #12
 800f488:	693a      	ldr	r2, [r7, #16]
 800f48a:	4611      	mov	r1, r2
 800f48c:	4618      	mov	r0, r3
 800f48e:	f7fd fb89 	bl	800cba4 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800f492:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800f496:	2301      	movs	r3, #1
 800f498:	2200      	movs	r2, #0
 800f49a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f49c:	f7fd faee 	bl	800ca7c <disk_write>
 800f4a0:	4603      	mov	r3, r0
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d001      	beq.n	800f4aa <f_mkfs+0x832>
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	e00c      	b.n	800f4c4 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800f4aa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f4ae:	2200      	movs	r2, #0
 800f4b0:	2100      	movs	r1, #0
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	f7fd fb02 	bl	800cabc <disk_ioctl>
 800f4b8:	4603      	mov	r3, r0
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d001      	beq.n	800f4c2 <f_mkfs+0x84a>
 800f4be:	2301      	movs	r3, #1
 800f4c0:	e000      	b.n	800f4c4 <f_mkfs+0x84c>

	return FR_OK;
 800f4c2:	2300      	movs	r3, #0
}
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	3774      	adds	r7, #116	; 0x74
 800f4c8:	46bd      	mov	sp, r7
 800f4ca:	bd90      	pop	{r4, r7, pc}
 800f4cc:	0515565b 	.word	0x0515565b

0800f4d0 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b084      	sub	sp, #16
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
 800f4d8:	460b      	mov	r3, r1
 800f4da:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800f4dc:	78fb      	ldrb	r3, [r7, #3]
 800f4de:	2b0a      	cmp	r3, #10
 800f4e0:	d103      	bne.n	800f4ea <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800f4e2:	210d      	movs	r1, #13
 800f4e4:	6878      	ldr	r0, [r7, #4]
 800f4e6:	f7ff fff3 	bl	800f4d0 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	685b      	ldr	r3, [r3, #4]
 800f4ee:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	db25      	blt.n	800f542 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	1c5a      	adds	r2, r3, #1
 800f4fa:	60fa      	str	r2, [r7, #12]
 800f4fc:	687a      	ldr	r2, [r7, #4]
 800f4fe:	4413      	add	r3, r2
 800f500:	78fa      	ldrb	r2, [r7, #3]
 800f502:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	2b3c      	cmp	r3, #60	; 0x3c
 800f508:	dd12      	ble.n	800f530 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	6818      	ldr	r0, [r3, #0]
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	f103 010c 	add.w	r1, r3, #12
 800f514:	68fa      	ldr	r2, [r7, #12]
 800f516:	f107 0308 	add.w	r3, r7, #8
 800f51a:	f7ff f98f 	bl	800e83c <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800f51e:	68ba      	ldr	r2, [r7, #8]
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	429a      	cmp	r2, r3
 800f524:	d101      	bne.n	800f52a <putc_bfd+0x5a>
 800f526:	2300      	movs	r3, #0
 800f528:	e001      	b.n	800f52e <putc_bfd+0x5e>
 800f52a:	f04f 33ff 	mov.w	r3, #4294967295
 800f52e:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	68fa      	ldr	r2, [r7, #12]
 800f534:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	689b      	ldr	r3, [r3, #8]
 800f53a:	1c5a      	adds	r2, r3, #1
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	609a      	str	r2, [r3, #8]
 800f540:	e000      	b.n	800f544 <putc_bfd+0x74>
	if (i < 0) return;
 800f542:	bf00      	nop
}
 800f544:	3710      	adds	r7, #16
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}

0800f54a <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800f54a:	b580      	push	{r7, lr}
 800f54c:	b084      	sub	sp, #16
 800f54e:	af00      	add	r7, sp, #0
 800f550:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	685b      	ldr	r3, [r3, #4]
 800f556:	2b00      	cmp	r3, #0
 800f558:	db16      	blt.n	800f588 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	6818      	ldr	r0, [r3, #0]
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	f103 010c 	add.w	r1, r3, #12
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	685b      	ldr	r3, [r3, #4]
 800f568:	461a      	mov	r2, r3
 800f56a:	f107 030c 	add.w	r3, r7, #12
 800f56e:	f7ff f965 	bl	800e83c <f_write>
 800f572:	4603      	mov	r3, r0
 800f574:	2b00      	cmp	r3, #0
 800f576:	d107      	bne.n	800f588 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	685b      	ldr	r3, [r3, #4]
 800f57c:	68fa      	ldr	r2, [r7, #12]
 800f57e:	4293      	cmp	r3, r2
 800f580:	d102      	bne.n	800f588 <putc_flush+0x3e>
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	689b      	ldr	r3, [r3, #8]
 800f586:	e001      	b.n	800f58c <putc_flush+0x42>
	return EOF;
 800f588:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f58c:	4618      	mov	r0, r3
 800f58e:	3710      	adds	r7, #16
 800f590:	46bd      	mov	sp, r7
 800f592:	bd80      	pop	{r7, pc}

0800f594 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800f594:	b480      	push	{r7}
 800f596:	b083      	sub	sp, #12
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
 800f59c:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	683a      	ldr	r2, [r7, #0]
 800f5a2:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	605a      	str	r2, [r3, #4]
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	685a      	ldr	r2, [r3, #4]
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	609a      	str	r2, [r3, #8]
}
 800f5b2:	bf00      	nop
 800f5b4:	370c      	adds	r7, #12
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5bc:	4770      	bx	lr
	...

0800f5c0 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800f5c0:	b40e      	push	{r1, r2, r3}
 800f5c2:	b580      	push	{r7, lr}
 800f5c4:	b0a7      	sub	sp, #156	; 0x9c
 800f5c6:	af00      	add	r7, sp, #0
 800f5c8:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800f5ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f5ce:	6879      	ldr	r1, [r7, #4]
 800f5d0:	4618      	mov	r0, r3
 800f5d2:	f7ff ffdf 	bl	800f594 <putc_init>

	va_start(arp, fmt);
 800f5d6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800f5da:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800f5dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f5e0:	1c5a      	adds	r2, r3, #1
 800f5e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800f5e6:	781b      	ldrb	r3, [r3, #0]
 800f5e8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800f5ec:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	f000 81f2 	beq.w	800f9da <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 800f5f6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f5fa:	2b25      	cmp	r3, #37	; 0x25
 800f5fc:	d008      	beq.n	800f610 <f_printf+0x50>
			putc_bfd(&pb, c);
 800f5fe:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800f602:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f606:	4611      	mov	r1, r2
 800f608:	4618      	mov	r0, r3
 800f60a:	f7ff ff61 	bl	800f4d0 <putc_bfd>
			continue;
 800f60e:	e1e3      	b.n	800f9d8 <f_printf+0x418>
		}
		w = f = 0;
 800f610:	2300      	movs	r3, #0
 800f612:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800f616:	2300      	movs	r3, #0
 800f618:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800f61c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f620:	1c5a      	adds	r2, r3, #1
 800f622:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800f626:	781b      	ldrb	r3, [r3, #0]
 800f628:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800f62c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f630:	2b30      	cmp	r3, #48	; 0x30
 800f632:	d10b      	bne.n	800f64c <f_printf+0x8c>
			f = 1; c = *fmt++;
 800f634:	2301      	movs	r3, #1
 800f636:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800f63a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f63e:	1c5a      	adds	r2, r3, #1
 800f640:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800f644:	781b      	ldrb	r3, [r3, #0]
 800f646:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800f64a:	e024      	b.n	800f696 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800f64c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f650:	2b2d      	cmp	r3, #45	; 0x2d
 800f652:	d120      	bne.n	800f696 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800f654:	2302      	movs	r3, #2
 800f656:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800f65a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f65e:	1c5a      	adds	r2, r3, #1
 800f660:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800f664:	781b      	ldrb	r3, [r3, #0]
 800f666:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800f66a:	e014      	b.n	800f696 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800f66c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f670:	4613      	mov	r3, r2
 800f672:	009b      	lsls	r3, r3, #2
 800f674:	4413      	add	r3, r2
 800f676:	005b      	lsls	r3, r3, #1
 800f678:	461a      	mov	r2, r3
 800f67a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f67e:	4413      	add	r3, r2
 800f680:	3b30      	subs	r3, #48	; 0x30
 800f682:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800f686:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f68a:	1c5a      	adds	r2, r3, #1
 800f68c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800f690:	781b      	ldrb	r3, [r3, #0]
 800f692:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800f696:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f69a:	2b2f      	cmp	r3, #47	; 0x2f
 800f69c:	d903      	bls.n	800f6a6 <f_printf+0xe6>
 800f69e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f6a2:	2b39      	cmp	r3, #57	; 0x39
 800f6a4:	d9e2      	bls.n	800f66c <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800f6a6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f6aa:	2b6c      	cmp	r3, #108	; 0x6c
 800f6ac:	d003      	beq.n	800f6b6 <f_printf+0xf6>
 800f6ae:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f6b2:	2b4c      	cmp	r3, #76	; 0x4c
 800f6b4:	d10d      	bne.n	800f6d2 <f_printf+0x112>
			f |= 4; c = *fmt++;
 800f6b6:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f6ba:	f043 0304 	orr.w	r3, r3, #4
 800f6be:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800f6c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f6c6:	1c5a      	adds	r2, r3, #1
 800f6c8:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800f6cc:	781b      	ldrb	r3, [r3, #0]
 800f6ce:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800f6d2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	f000 8181 	beq.w	800f9de <f_printf+0x41e>
		d = c;
 800f6dc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f6e0:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800f6e4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800f6e8:	2b60      	cmp	r3, #96	; 0x60
 800f6ea:	d908      	bls.n	800f6fe <f_printf+0x13e>
 800f6ec:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800f6f0:	2b7a      	cmp	r3, #122	; 0x7a
 800f6f2:	d804      	bhi.n	800f6fe <f_printf+0x13e>
 800f6f4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800f6f8:	3b20      	subs	r3, #32
 800f6fa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800f6fe:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800f702:	3b42      	subs	r3, #66	; 0x42
 800f704:	2b16      	cmp	r3, #22
 800f706:	f200 8098 	bhi.w	800f83a <f_printf+0x27a>
 800f70a:	a201      	add	r2, pc, #4	; (adr r2, 800f710 <f_printf+0x150>)
 800f70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f710:	0800f81b 	.word	0x0800f81b
 800f714:	0800f803 	.word	0x0800f803
 800f718:	0800f82b 	.word	0x0800f82b
 800f71c:	0800f83b 	.word	0x0800f83b
 800f720:	0800f83b 	.word	0x0800f83b
 800f724:	0800f83b 	.word	0x0800f83b
 800f728:	0800f83b 	.word	0x0800f83b
 800f72c:	0800f83b 	.word	0x0800f83b
 800f730:	0800f83b 	.word	0x0800f83b
 800f734:	0800f83b 	.word	0x0800f83b
 800f738:	0800f83b 	.word	0x0800f83b
 800f73c:	0800f83b 	.word	0x0800f83b
 800f740:	0800f83b 	.word	0x0800f83b
 800f744:	0800f823 	.word	0x0800f823
 800f748:	0800f83b 	.word	0x0800f83b
 800f74c:	0800f83b 	.word	0x0800f83b
 800f750:	0800f83b 	.word	0x0800f83b
 800f754:	0800f76d 	.word	0x0800f76d
 800f758:	0800f83b 	.word	0x0800f83b
 800f75c:	0800f82b 	.word	0x0800f82b
 800f760:	0800f83b 	.word	0x0800f83b
 800f764:	0800f83b 	.word	0x0800f83b
 800f768:	0800f833 	.word	0x0800f833
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800f76c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f76e:	1d1a      	adds	r2, r3, #4
 800f770:	67ba      	str	r2, [r7, #120]	; 0x78
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800f776:	2300      	movs	r3, #0
 800f778:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800f77c:	e004      	b.n	800f788 <f_printf+0x1c8>
 800f77e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f782:	3301      	adds	r3, #1
 800f784:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800f788:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800f78a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f78e:	4413      	add	r3, r2
 800f790:	781b      	ldrb	r3, [r3, #0]
 800f792:	2b00      	cmp	r3, #0
 800f794:	d1f3      	bne.n	800f77e <f_printf+0x1be>
			if (!(f & 2)) {
 800f796:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f79a:	f003 0302 	and.w	r3, r3, #2
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d11a      	bne.n	800f7d8 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800f7a2:	e005      	b.n	800f7b0 <f_printf+0x1f0>
 800f7a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f7a8:	2120      	movs	r1, #32
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	f7ff fe90 	bl	800f4d0 <putc_bfd>
 800f7b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f7b4:	1c5a      	adds	r2, r3, #1
 800f7b6:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800f7ba:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f7be:	429a      	cmp	r2, r3
 800f7c0:	d8f0      	bhi.n	800f7a4 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800f7c2:	e009      	b.n	800f7d8 <f_printf+0x218>
 800f7c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f7c6:	1c5a      	adds	r2, r3, #1
 800f7c8:	67fa      	str	r2, [r7, #124]	; 0x7c
 800f7ca:	781a      	ldrb	r2, [r3, #0]
 800f7cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f7d0:	4611      	mov	r1, r2
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	f7ff fe7c 	bl	800f4d0 <putc_bfd>
 800f7d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f7da:	781b      	ldrb	r3, [r3, #0]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d1f1      	bne.n	800f7c4 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800f7e0:	e005      	b.n	800f7ee <f_printf+0x22e>
 800f7e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f7e6:	2120      	movs	r1, #32
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	f7ff fe71 	bl	800f4d0 <putc_bfd>
 800f7ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f7f2:	1c5a      	adds	r2, r3, #1
 800f7f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800f7f8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f7fc:	429a      	cmp	r2, r3
 800f7fe:	d8f0      	bhi.n	800f7e2 <f_printf+0x222>
			continue;
 800f800:	e0ea      	b.n	800f9d8 <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800f802:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f804:	1d1a      	adds	r2, r3, #4
 800f806:	67ba      	str	r2, [r7, #120]	; 0x78
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	b2da      	uxtb	r2, r3
 800f80c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f810:	4611      	mov	r1, r2
 800f812:	4618      	mov	r0, r3
 800f814:	f7ff fe5c 	bl	800f4d0 <putc_bfd>
 800f818:	e0de      	b.n	800f9d8 <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 800f81a:	2302      	movs	r3, #2
 800f81c:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800f820:	e014      	b.n	800f84c <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800f822:	2308      	movs	r3, #8
 800f824:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800f828:	e010      	b.n	800f84c <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800f82a:	230a      	movs	r3, #10
 800f82c:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800f830:	e00c      	b.n	800f84c <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800f832:	2310      	movs	r3, #16
 800f834:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800f838:	e008      	b.n	800f84c <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800f83a:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800f83e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f842:	4611      	mov	r1, r2
 800f844:	4618      	mov	r0, r3
 800f846:	f7ff fe43 	bl	800f4d0 <putc_bfd>
 800f84a:	e0c5      	b.n	800f9d8 <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800f84c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f850:	f003 0304 	and.w	r3, r3, #4
 800f854:	2b00      	cmp	r3, #0
 800f856:	d004      	beq.n	800f862 <f_printf+0x2a2>
 800f858:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f85a:	1d1a      	adds	r2, r3, #4
 800f85c:	67ba      	str	r2, [r7, #120]	; 0x78
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	e00c      	b.n	800f87c <f_printf+0x2bc>
 800f862:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800f866:	2b44      	cmp	r3, #68	; 0x44
 800f868:	d104      	bne.n	800f874 <f_printf+0x2b4>
 800f86a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f86c:	1d1a      	adds	r2, r3, #4
 800f86e:	67ba      	str	r2, [r7, #120]	; 0x78
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	e003      	b.n	800f87c <f_printf+0x2bc>
 800f874:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f876:	1d1a      	adds	r2, r3, #4
 800f878:	67ba      	str	r2, [r7, #120]	; 0x78
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800f880:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800f884:	2b44      	cmp	r3, #68	; 0x44
 800f886:	d10e      	bne.n	800f8a6 <f_printf+0x2e6>
 800f888:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	da0a      	bge.n	800f8a6 <f_printf+0x2e6>
			v = 0 - v;
 800f890:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f894:	425b      	negs	r3, r3
 800f896:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800f89a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f89e:	f043 0308 	orr.w	r3, r3, #8
 800f8a2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800f8ac:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800f8b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f8b4:	fbb3 f1f2 	udiv	r1, r3, r2
 800f8b8:	fb01 f202 	mul.w	r2, r1, r2
 800f8bc:	1a9b      	subs	r3, r3, r2
 800f8be:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800f8c2:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800f8c6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800f8ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800f8d2:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800f8d6:	2b09      	cmp	r3, #9
 800f8d8:	d90b      	bls.n	800f8f2 <f_printf+0x332>
 800f8da:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f8de:	2b78      	cmp	r3, #120	; 0x78
 800f8e0:	d101      	bne.n	800f8e6 <f_printf+0x326>
 800f8e2:	2227      	movs	r2, #39	; 0x27
 800f8e4:	e000      	b.n	800f8e8 <f_printf+0x328>
 800f8e6:	2207      	movs	r2, #7
 800f8e8:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800f8ec:	4413      	add	r3, r2
 800f8ee:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800f8f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f8f6:	1c5a      	adds	r2, r3, #1
 800f8f8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800f8fc:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800f900:	3230      	adds	r2, #48	; 0x30
 800f902:	b2d2      	uxtb	r2, r2
 800f904:	3398      	adds	r3, #152	; 0x98
 800f906:	443b      	add	r3, r7
 800f908:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800f90c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f910:	2b00      	cmp	r3, #0
 800f912:	d003      	beq.n	800f91c <f_printf+0x35c>
 800f914:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f918:	2b1f      	cmp	r3, #31
 800f91a:	d9c7      	bls.n	800f8ac <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800f91c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f920:	f003 0308 	and.w	r3, r3, #8
 800f924:	2b00      	cmp	r3, #0
 800f926:	d009      	beq.n	800f93c <f_printf+0x37c>
 800f928:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f92c:	1c5a      	adds	r2, r3, #1
 800f92e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800f932:	3398      	adds	r3, #152	; 0x98
 800f934:	443b      	add	r3, r7
 800f936:	222d      	movs	r2, #45	; 0x2d
 800f938:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800f93c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f940:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800f944:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f948:	f003 0301 	and.w	r3, r3, #1
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	d001      	beq.n	800f954 <f_printf+0x394>
 800f950:	2330      	movs	r3, #48	; 0x30
 800f952:	e000      	b.n	800f956 <f_printf+0x396>
 800f954:	2320      	movs	r3, #32
 800f956:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800f95a:	e007      	b.n	800f96c <f_printf+0x3ac>
 800f95c:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800f960:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f964:	4611      	mov	r1, r2
 800f966:	4618      	mov	r0, r3
 800f968:	f7ff fdb2 	bl	800f4d0 <putc_bfd>
 800f96c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800f970:	f003 0302 	and.w	r3, r3, #2
 800f974:	2b00      	cmp	r3, #0
 800f976:	d108      	bne.n	800f98a <f_printf+0x3ca>
 800f978:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f97c:	1c5a      	adds	r2, r3, #1
 800f97e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800f982:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f986:	429a      	cmp	r2, r3
 800f988:	d8e8      	bhi.n	800f95c <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 800f98a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f98e:	3b01      	subs	r3, #1
 800f990:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f994:	f107 020c 	add.w	r2, r7, #12
 800f998:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f99c:	4413      	add	r3, r2
 800f99e:	781a      	ldrb	r2, [r3, #0]
 800f9a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f9a4:	4611      	mov	r1, r2
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	f7ff fd92 	bl	800f4d0 <putc_bfd>
		} while (i);
 800f9ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d1ea      	bne.n	800f98a <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 800f9b4:	e007      	b.n	800f9c6 <f_printf+0x406>
 800f9b6:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800f9ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f9be:	4611      	mov	r1, r2
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	f7ff fd85 	bl	800f4d0 <putc_bfd>
 800f9c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f9ca:	1c5a      	adds	r2, r3, #1
 800f9cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800f9d0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800f9d4:	429a      	cmp	r2, r3
 800f9d6:	d8ee      	bhi.n	800f9b6 <f_printf+0x3f6>
		c = *fmt++;
 800f9d8:	e600      	b.n	800f5dc <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800f9da:	bf00      	nop
 800f9dc:	e000      	b.n	800f9e0 <f_printf+0x420>
		if (!c) break;
 800f9de:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800f9e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	f7ff fdb0 	bl	800f54a <putc_flush>
 800f9ea:	4603      	mov	r3, r0
}
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	379c      	adds	r7, #156	; 0x9c
 800f9f0:	46bd      	mov	sp, r7
 800f9f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f9f6:	b003      	add	sp, #12
 800f9f8:	4770      	bx	lr
 800f9fa:	bf00      	nop

0800f9fc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f9fc:	b480      	push	{r7}
 800f9fe:	b087      	sub	sp, #28
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	60f8      	str	r0, [r7, #12]
 800fa04:	60b9      	str	r1, [r7, #8]
 800fa06:	4613      	mov	r3, r2
 800fa08:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800fa0a:	2301      	movs	r3, #1
 800fa0c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800fa0e:	2300      	movs	r3, #0
 800fa10:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800fa12:	4b1f      	ldr	r3, [pc, #124]	; (800fa90 <FATFS_LinkDriverEx+0x94>)
 800fa14:	7a5b      	ldrb	r3, [r3, #9]
 800fa16:	b2db      	uxtb	r3, r3
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d131      	bne.n	800fa80 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800fa1c:	4b1c      	ldr	r3, [pc, #112]	; (800fa90 <FATFS_LinkDriverEx+0x94>)
 800fa1e:	7a5b      	ldrb	r3, [r3, #9]
 800fa20:	b2db      	uxtb	r3, r3
 800fa22:	461a      	mov	r2, r3
 800fa24:	4b1a      	ldr	r3, [pc, #104]	; (800fa90 <FATFS_LinkDriverEx+0x94>)
 800fa26:	2100      	movs	r1, #0
 800fa28:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800fa2a:	4b19      	ldr	r3, [pc, #100]	; (800fa90 <FATFS_LinkDriverEx+0x94>)
 800fa2c:	7a5b      	ldrb	r3, [r3, #9]
 800fa2e:	b2db      	uxtb	r3, r3
 800fa30:	4a17      	ldr	r2, [pc, #92]	; (800fa90 <FATFS_LinkDriverEx+0x94>)
 800fa32:	009b      	lsls	r3, r3, #2
 800fa34:	4413      	add	r3, r2
 800fa36:	68fa      	ldr	r2, [r7, #12]
 800fa38:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800fa3a:	4b15      	ldr	r3, [pc, #84]	; (800fa90 <FATFS_LinkDriverEx+0x94>)
 800fa3c:	7a5b      	ldrb	r3, [r3, #9]
 800fa3e:	b2db      	uxtb	r3, r3
 800fa40:	461a      	mov	r2, r3
 800fa42:	4b13      	ldr	r3, [pc, #76]	; (800fa90 <FATFS_LinkDriverEx+0x94>)
 800fa44:	4413      	add	r3, r2
 800fa46:	79fa      	ldrb	r2, [r7, #7]
 800fa48:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800fa4a:	4b11      	ldr	r3, [pc, #68]	; (800fa90 <FATFS_LinkDriverEx+0x94>)
 800fa4c:	7a5b      	ldrb	r3, [r3, #9]
 800fa4e:	b2db      	uxtb	r3, r3
 800fa50:	1c5a      	adds	r2, r3, #1
 800fa52:	b2d1      	uxtb	r1, r2
 800fa54:	4a0e      	ldr	r2, [pc, #56]	; (800fa90 <FATFS_LinkDriverEx+0x94>)
 800fa56:	7251      	strb	r1, [r2, #9]
 800fa58:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800fa5a:	7dbb      	ldrb	r3, [r7, #22]
 800fa5c:	3330      	adds	r3, #48	; 0x30
 800fa5e:	b2da      	uxtb	r2, r3
 800fa60:	68bb      	ldr	r3, [r7, #8]
 800fa62:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800fa64:	68bb      	ldr	r3, [r7, #8]
 800fa66:	3301      	adds	r3, #1
 800fa68:	223a      	movs	r2, #58	; 0x3a
 800fa6a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800fa6c:	68bb      	ldr	r3, [r7, #8]
 800fa6e:	3302      	adds	r3, #2
 800fa70:	222f      	movs	r2, #47	; 0x2f
 800fa72:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	3303      	adds	r3, #3
 800fa78:	2200      	movs	r2, #0
 800fa7a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800fa80:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa82:	4618      	mov	r0, r3
 800fa84:	371c      	adds	r7, #28
 800fa86:	46bd      	mov	sp, r7
 800fa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8c:	4770      	bx	lr
 800fa8e:	bf00      	nop
 800fa90:	20000b20 	.word	0x20000b20

0800fa94 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800fa94:	b580      	push	{r7, lr}
 800fa96:	b082      	sub	sp, #8
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
 800fa9c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800fa9e:	2200      	movs	r2, #0
 800faa0:	6839      	ldr	r1, [r7, #0]
 800faa2:	6878      	ldr	r0, [r7, #4]
 800faa4:	f7ff ffaa 	bl	800f9fc <FATFS_LinkDriverEx>
 800faa8:	4603      	mov	r3, r0
}
 800faaa:	4618      	mov	r0, r3
 800faac:	3708      	adds	r7, #8
 800faae:	46bd      	mov	sp, r7
 800fab0:	bd80      	pop	{r7, pc}
	...

0800fab4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800fab4:	b580      	push	{r7, lr}
 800fab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800fab8:	2200      	movs	r2, #0
 800faba:	4912      	ldr	r1, [pc, #72]	; (800fb04 <MX_USB_DEVICE_Init+0x50>)
 800fabc:	4812      	ldr	r0, [pc, #72]	; (800fb08 <MX_USB_DEVICE_Init+0x54>)
 800fabe:	f7fb fc5b 	bl	800b378 <USBD_Init>
 800fac2:	4603      	mov	r3, r0
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d001      	beq.n	800facc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800fac8:	f7f1 fbca 	bl	8001260 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800facc:	490f      	ldr	r1, [pc, #60]	; (800fb0c <MX_USB_DEVICE_Init+0x58>)
 800face:	480e      	ldr	r0, [pc, #56]	; (800fb08 <MX_USB_DEVICE_Init+0x54>)
 800fad0:	f7fb fc82 	bl	800b3d8 <USBD_RegisterClass>
 800fad4:	4603      	mov	r3, r0
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d001      	beq.n	800fade <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800fada:	f7f1 fbc1 	bl	8001260 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800fade:	490c      	ldr	r1, [pc, #48]	; (800fb10 <MX_USB_DEVICE_Init+0x5c>)
 800fae0:	4809      	ldr	r0, [pc, #36]	; (800fb08 <MX_USB_DEVICE_Init+0x54>)
 800fae2:	f7fb fbb9 	bl	800b258 <USBD_CDC_RegisterInterface>
 800fae6:	4603      	mov	r3, r0
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d001      	beq.n	800faf0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800faec:	f7f1 fbb8 	bl	8001260 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800faf0:	4805      	ldr	r0, [pc, #20]	; (800fb08 <MX_USB_DEVICE_Init+0x54>)
 800faf2:	f7fb fca7 	bl	800b444 <USBD_Start>
 800faf6:	4603      	mov	r3, r0
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d001      	beq.n	800fb00 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800fafc:	f7f1 fbb0 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800fb00:	bf00      	nop
 800fb02:	bd80      	pop	{r7, pc}
 800fb04:	200000ac 	.word	0x200000ac
 800fb08:	20000b2c 	.word	0x20000b2c
 800fb0c:	20000018 	.word	0x20000018
 800fb10:	20000098 	.word	0x20000098

0800fb14 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800fb18:	2200      	movs	r2, #0
 800fb1a:	4905      	ldr	r1, [pc, #20]	; (800fb30 <CDC_Init_FS+0x1c>)
 800fb1c:	4805      	ldr	r0, [pc, #20]	; (800fb34 <CDC_Init_FS+0x20>)
 800fb1e:	f7fb fbb5 	bl	800b28c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800fb22:	4905      	ldr	r1, [pc, #20]	; (800fb38 <CDC_Init_FS+0x24>)
 800fb24:	4803      	ldr	r0, [pc, #12]	; (800fb34 <CDC_Init_FS+0x20>)
 800fb26:	f7fb fbd3 	bl	800b2d0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fb2a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800fb2c:	4618      	mov	r0, r3
 800fb2e:	bd80      	pop	{r7, pc}
 800fb30:	20001608 	.word	0x20001608
 800fb34:	20000b2c 	.word	0x20000b2c
 800fb38:	20000e08 	.word	0x20000e08

0800fb3c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fb3c:	b480      	push	{r7}
 800fb3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fb40:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fb42:	4618      	mov	r0, r3
 800fb44:	46bd      	mov	sp, r7
 800fb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb4a:	4770      	bx	lr

0800fb4c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800fb4c:	b480      	push	{r7}
 800fb4e:	b083      	sub	sp, #12
 800fb50:	af00      	add	r7, sp, #0
 800fb52:	4603      	mov	r3, r0
 800fb54:	6039      	str	r1, [r7, #0]
 800fb56:	71fb      	strb	r3, [r7, #7]
 800fb58:	4613      	mov	r3, r2
 800fb5a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800fb5c:	79fb      	ldrb	r3, [r7, #7]
 800fb5e:	2b23      	cmp	r3, #35	; 0x23
 800fb60:	d84a      	bhi.n	800fbf8 <CDC_Control_FS+0xac>
 800fb62:	a201      	add	r2, pc, #4	; (adr r2, 800fb68 <CDC_Control_FS+0x1c>)
 800fb64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb68:	0800fbf9 	.word	0x0800fbf9
 800fb6c:	0800fbf9 	.word	0x0800fbf9
 800fb70:	0800fbf9 	.word	0x0800fbf9
 800fb74:	0800fbf9 	.word	0x0800fbf9
 800fb78:	0800fbf9 	.word	0x0800fbf9
 800fb7c:	0800fbf9 	.word	0x0800fbf9
 800fb80:	0800fbf9 	.word	0x0800fbf9
 800fb84:	0800fbf9 	.word	0x0800fbf9
 800fb88:	0800fbf9 	.word	0x0800fbf9
 800fb8c:	0800fbf9 	.word	0x0800fbf9
 800fb90:	0800fbf9 	.word	0x0800fbf9
 800fb94:	0800fbf9 	.word	0x0800fbf9
 800fb98:	0800fbf9 	.word	0x0800fbf9
 800fb9c:	0800fbf9 	.word	0x0800fbf9
 800fba0:	0800fbf9 	.word	0x0800fbf9
 800fba4:	0800fbf9 	.word	0x0800fbf9
 800fba8:	0800fbf9 	.word	0x0800fbf9
 800fbac:	0800fbf9 	.word	0x0800fbf9
 800fbb0:	0800fbf9 	.word	0x0800fbf9
 800fbb4:	0800fbf9 	.word	0x0800fbf9
 800fbb8:	0800fbf9 	.word	0x0800fbf9
 800fbbc:	0800fbf9 	.word	0x0800fbf9
 800fbc0:	0800fbf9 	.word	0x0800fbf9
 800fbc4:	0800fbf9 	.word	0x0800fbf9
 800fbc8:	0800fbf9 	.word	0x0800fbf9
 800fbcc:	0800fbf9 	.word	0x0800fbf9
 800fbd0:	0800fbf9 	.word	0x0800fbf9
 800fbd4:	0800fbf9 	.word	0x0800fbf9
 800fbd8:	0800fbf9 	.word	0x0800fbf9
 800fbdc:	0800fbf9 	.word	0x0800fbf9
 800fbe0:	0800fbf9 	.word	0x0800fbf9
 800fbe4:	0800fbf9 	.word	0x0800fbf9
 800fbe8:	0800fbf9 	.word	0x0800fbf9
 800fbec:	0800fbf9 	.word	0x0800fbf9
 800fbf0:	0800fbf9 	.word	0x0800fbf9
 800fbf4:	0800fbf9 	.word	0x0800fbf9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800fbf8:	bf00      	nop
  }

  return (USBD_OK);
 800fbfa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fbfc:	4618      	mov	r0, r3
 800fbfe:	370c      	adds	r7, #12
 800fc00:	46bd      	mov	sp, r7
 800fc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc06:	4770      	bx	lr

0800fc08 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800fc08:	b580      	push	{r7, lr}
 800fc0a:	b084      	sub	sp, #16
 800fc0c:	af00      	add	r7, sp, #0
 800fc0e:	6078      	str	r0, [r7, #4]
 800fc10:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800fc12:	6879      	ldr	r1, [r7, #4]
 800fc14:	480f      	ldr	r0, [pc, #60]	; (800fc54 <CDC_Receive_FS+0x4c>)
 800fc16:	f7fb fb5b 	bl	800b2d0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800fc1a:	480e      	ldr	r0, [pc, #56]	; (800fc54 <CDC_Receive_FS+0x4c>)
 800fc1c:	f7fb fb76 	bl	800b30c <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 800fc20:	683b      	ldr	r3, [r7, #0]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	73fb      	strb	r3, [r7, #15]
  memset(inBuff, '\0', 64);
 800fc26:	2240      	movs	r2, #64	; 0x40
 800fc28:	2100      	movs	r1, #0
 800fc2a:	480b      	ldr	r0, [pc, #44]	; (800fc58 <CDC_Receive_FS+0x50>)
 800fc2c:	f001 fd23 	bl	8011676 <memset>
  memcpy(inBuff, Buf, len);
 800fc30:	7bfb      	ldrb	r3, [r7, #15]
 800fc32:	461a      	mov	r2, r3
 800fc34:	6879      	ldr	r1, [r7, #4]
 800fc36:	4808      	ldr	r0, [pc, #32]	; (800fc58 <CDC_Receive_FS+0x50>)
 800fc38:	f001 fd9c 	bl	8011774 <memcpy>
  memset(Buf, '\0', len);
 800fc3c:	7bfb      	ldrb	r3, [r7, #15]
 800fc3e:	461a      	mov	r2, r3
 800fc40:	2100      	movs	r1, #0
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	f001 fd17 	bl	8011676 <memset>
  return (USBD_OK);
 800fc48:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fc4a:	4618      	mov	r0, r3
 800fc4c:	3710      	adds	r7, #16
 800fc4e:	46bd      	mov	sp, r7
 800fc50:	bd80      	pop	{r7, pc}
 800fc52:	bf00      	nop
 800fc54:	20000b2c 	.word	0x20000b2c
 800fc58:	2000063c 	.word	0x2000063c

0800fc5c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800fc5c:	b480      	push	{r7}
 800fc5e:	b087      	sub	sp, #28
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	60f8      	str	r0, [r7, #12]
 800fc64:	60b9      	str	r1, [r7, #8]
 800fc66:	4613      	mov	r3, r2
 800fc68:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800fc6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	371c      	adds	r7, #28
 800fc76:	46bd      	mov	sp, r7
 800fc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7c:	4770      	bx	lr
	...

0800fc80 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fc80:	b480      	push	{r7}
 800fc82:	b083      	sub	sp, #12
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	4603      	mov	r3, r0
 800fc88:	6039      	str	r1, [r7, #0]
 800fc8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800fc8c:	683b      	ldr	r3, [r7, #0]
 800fc8e:	2212      	movs	r2, #18
 800fc90:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800fc92:	4b03      	ldr	r3, [pc, #12]	; (800fca0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800fc94:	4618      	mov	r0, r3
 800fc96:	370c      	adds	r7, #12
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9e:	4770      	bx	lr
 800fca0:	200000cc 	.word	0x200000cc

0800fca4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fca4:	b480      	push	{r7}
 800fca6:	b083      	sub	sp, #12
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	4603      	mov	r3, r0
 800fcac:	6039      	str	r1, [r7, #0]
 800fcae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800fcb0:	683b      	ldr	r3, [r7, #0]
 800fcb2:	2204      	movs	r2, #4
 800fcb4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800fcb6:	4b03      	ldr	r3, [pc, #12]	; (800fcc4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800fcb8:	4618      	mov	r0, r3
 800fcba:	370c      	adds	r7, #12
 800fcbc:	46bd      	mov	sp, r7
 800fcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc2:	4770      	bx	lr
 800fcc4:	200000ec 	.word	0x200000ec

0800fcc8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b082      	sub	sp, #8
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	4603      	mov	r3, r0
 800fcd0:	6039      	str	r1, [r7, #0]
 800fcd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fcd4:	79fb      	ldrb	r3, [r7, #7]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d105      	bne.n	800fce6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800fcda:	683a      	ldr	r2, [r7, #0]
 800fcdc:	4907      	ldr	r1, [pc, #28]	; (800fcfc <USBD_FS_ProductStrDescriptor+0x34>)
 800fcde:	4808      	ldr	r0, [pc, #32]	; (800fd00 <USBD_FS_ProductStrDescriptor+0x38>)
 800fce0:	f7fc fd8c 	bl	800c7fc <USBD_GetString>
 800fce4:	e004      	b.n	800fcf0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800fce6:	683a      	ldr	r2, [r7, #0]
 800fce8:	4904      	ldr	r1, [pc, #16]	; (800fcfc <USBD_FS_ProductStrDescriptor+0x34>)
 800fcea:	4805      	ldr	r0, [pc, #20]	; (800fd00 <USBD_FS_ProductStrDescriptor+0x38>)
 800fcec:	f7fc fd86 	bl	800c7fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800fcf0:	4b02      	ldr	r3, [pc, #8]	; (800fcfc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	3708      	adds	r7, #8
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
 800fcfa:	bf00      	nop
 800fcfc:	20001e08 	.word	0x20001e08
 800fd00:	08014f30 	.word	0x08014f30

0800fd04 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd04:	b580      	push	{r7, lr}
 800fd06:	b082      	sub	sp, #8
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	6039      	str	r1, [r7, #0]
 800fd0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800fd10:	683a      	ldr	r2, [r7, #0]
 800fd12:	4904      	ldr	r1, [pc, #16]	; (800fd24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800fd14:	4804      	ldr	r0, [pc, #16]	; (800fd28 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800fd16:	f7fc fd71 	bl	800c7fc <USBD_GetString>
  return USBD_StrDesc;
 800fd1a:	4b02      	ldr	r3, [pc, #8]	; (800fd24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800fd1c:	4618      	mov	r0, r3
 800fd1e:	3708      	adds	r7, #8
 800fd20:	46bd      	mov	sp, r7
 800fd22:	bd80      	pop	{r7, pc}
 800fd24:	20001e08 	.word	0x20001e08
 800fd28:	08014f40 	.word	0x08014f40

0800fd2c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b082      	sub	sp, #8
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	4603      	mov	r3, r0
 800fd34:	6039      	str	r1, [r7, #0]
 800fd36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800fd38:	683b      	ldr	r3, [r7, #0]
 800fd3a:	221a      	movs	r2, #26
 800fd3c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800fd3e:	f000 f855 	bl	800fdec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800fd42:	4b02      	ldr	r3, [pc, #8]	; (800fd4c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800fd44:	4618      	mov	r0, r3
 800fd46:	3708      	adds	r7, #8
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	bd80      	pop	{r7, pc}
 800fd4c:	200000f0 	.word	0x200000f0

0800fd50 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd50:	b580      	push	{r7, lr}
 800fd52:	b082      	sub	sp, #8
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	4603      	mov	r3, r0
 800fd58:	6039      	str	r1, [r7, #0]
 800fd5a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800fd5c:	79fb      	ldrb	r3, [r7, #7]
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d105      	bne.n	800fd6e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800fd62:	683a      	ldr	r2, [r7, #0]
 800fd64:	4907      	ldr	r1, [pc, #28]	; (800fd84 <USBD_FS_ConfigStrDescriptor+0x34>)
 800fd66:	4808      	ldr	r0, [pc, #32]	; (800fd88 <USBD_FS_ConfigStrDescriptor+0x38>)
 800fd68:	f7fc fd48 	bl	800c7fc <USBD_GetString>
 800fd6c:	e004      	b.n	800fd78 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800fd6e:	683a      	ldr	r2, [r7, #0]
 800fd70:	4904      	ldr	r1, [pc, #16]	; (800fd84 <USBD_FS_ConfigStrDescriptor+0x34>)
 800fd72:	4805      	ldr	r0, [pc, #20]	; (800fd88 <USBD_FS_ConfigStrDescriptor+0x38>)
 800fd74:	f7fc fd42 	bl	800c7fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800fd78:	4b02      	ldr	r3, [pc, #8]	; (800fd84 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3708      	adds	r7, #8
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	bd80      	pop	{r7, pc}
 800fd82:	bf00      	nop
 800fd84:	20001e08 	.word	0x20001e08
 800fd88:	08014f54 	.word	0x08014f54

0800fd8c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b082      	sub	sp, #8
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	4603      	mov	r3, r0
 800fd94:	6039      	str	r1, [r7, #0]
 800fd96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fd98:	79fb      	ldrb	r3, [r7, #7]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d105      	bne.n	800fdaa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800fd9e:	683a      	ldr	r2, [r7, #0]
 800fda0:	4907      	ldr	r1, [pc, #28]	; (800fdc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800fda2:	4808      	ldr	r0, [pc, #32]	; (800fdc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fda4:	f7fc fd2a 	bl	800c7fc <USBD_GetString>
 800fda8:	e004      	b.n	800fdb4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800fdaa:	683a      	ldr	r2, [r7, #0]
 800fdac:	4904      	ldr	r1, [pc, #16]	; (800fdc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800fdae:	4805      	ldr	r0, [pc, #20]	; (800fdc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fdb0:	f7fc fd24 	bl	800c7fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800fdb4:	4b02      	ldr	r3, [pc, #8]	; (800fdc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	3708      	adds	r7, #8
 800fdba:	46bd      	mov	sp, r7
 800fdbc:	bd80      	pop	{r7, pc}
 800fdbe:	bf00      	nop
 800fdc0:	20001e08 	.word	0x20001e08
 800fdc4:	08014f60 	.word	0x08014f60

0800fdc8 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fdc8:	b480      	push	{r7}
 800fdca:	b083      	sub	sp, #12
 800fdcc:	af00      	add	r7, sp, #0
 800fdce:	4603      	mov	r3, r0
 800fdd0:	6039      	str	r1, [r7, #0]
 800fdd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800fdd4:	683b      	ldr	r3, [r7, #0]
 800fdd6:	220c      	movs	r2, #12
 800fdd8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800fdda:	4b03      	ldr	r3, [pc, #12]	; (800fde8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800fddc:	4618      	mov	r0, r3
 800fdde:	370c      	adds	r7, #12
 800fde0:	46bd      	mov	sp, r7
 800fde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde6:	4770      	bx	lr
 800fde8:	200000e0 	.word	0x200000e0

0800fdec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800fdec:	b580      	push	{r7, lr}
 800fdee:	b084      	sub	sp, #16
 800fdf0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800fdf2:	4b0f      	ldr	r3, [pc, #60]	; (800fe30 <Get_SerialNum+0x44>)
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800fdf8:	4b0e      	ldr	r3, [pc, #56]	; (800fe34 <Get_SerialNum+0x48>)
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800fdfe:	4b0e      	ldr	r3, [pc, #56]	; (800fe38 <Get_SerialNum+0x4c>)
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800fe04:	68fa      	ldr	r2, [r7, #12]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	4413      	add	r3, r2
 800fe0a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d009      	beq.n	800fe26 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800fe12:	2208      	movs	r2, #8
 800fe14:	4909      	ldr	r1, [pc, #36]	; (800fe3c <Get_SerialNum+0x50>)
 800fe16:	68f8      	ldr	r0, [r7, #12]
 800fe18:	f000 f814 	bl	800fe44 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800fe1c:	2204      	movs	r2, #4
 800fe1e:	4908      	ldr	r1, [pc, #32]	; (800fe40 <Get_SerialNum+0x54>)
 800fe20:	68b8      	ldr	r0, [r7, #8]
 800fe22:	f000 f80f 	bl	800fe44 <IntToUnicode>
  }
}
 800fe26:	bf00      	nop
 800fe28:	3710      	adds	r7, #16
 800fe2a:	46bd      	mov	sp, r7
 800fe2c:	bd80      	pop	{r7, pc}
 800fe2e:	bf00      	nop
 800fe30:	1fff7590 	.word	0x1fff7590
 800fe34:	1fff7594 	.word	0x1fff7594
 800fe38:	1fff7598 	.word	0x1fff7598
 800fe3c:	200000f2 	.word	0x200000f2
 800fe40:	20000102 	.word	0x20000102

0800fe44 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800fe44:	b480      	push	{r7}
 800fe46:	b087      	sub	sp, #28
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	60f8      	str	r0, [r7, #12]
 800fe4c:	60b9      	str	r1, [r7, #8]
 800fe4e:	4613      	mov	r3, r2
 800fe50:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800fe52:	2300      	movs	r3, #0
 800fe54:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800fe56:	2300      	movs	r3, #0
 800fe58:	75fb      	strb	r3, [r7, #23]
 800fe5a:	e027      	b.n	800feac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	0f1b      	lsrs	r3, r3, #28
 800fe60:	2b09      	cmp	r3, #9
 800fe62:	d80b      	bhi.n	800fe7c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	0f1b      	lsrs	r3, r3, #28
 800fe68:	b2da      	uxtb	r2, r3
 800fe6a:	7dfb      	ldrb	r3, [r7, #23]
 800fe6c:	005b      	lsls	r3, r3, #1
 800fe6e:	4619      	mov	r1, r3
 800fe70:	68bb      	ldr	r3, [r7, #8]
 800fe72:	440b      	add	r3, r1
 800fe74:	3230      	adds	r2, #48	; 0x30
 800fe76:	b2d2      	uxtb	r2, r2
 800fe78:	701a      	strb	r2, [r3, #0]
 800fe7a:	e00a      	b.n	800fe92 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	0f1b      	lsrs	r3, r3, #28
 800fe80:	b2da      	uxtb	r2, r3
 800fe82:	7dfb      	ldrb	r3, [r7, #23]
 800fe84:	005b      	lsls	r3, r3, #1
 800fe86:	4619      	mov	r1, r3
 800fe88:	68bb      	ldr	r3, [r7, #8]
 800fe8a:	440b      	add	r3, r1
 800fe8c:	3237      	adds	r2, #55	; 0x37
 800fe8e:	b2d2      	uxtb	r2, r2
 800fe90:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	011b      	lsls	r3, r3, #4
 800fe96:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800fe98:	7dfb      	ldrb	r3, [r7, #23]
 800fe9a:	005b      	lsls	r3, r3, #1
 800fe9c:	3301      	adds	r3, #1
 800fe9e:	68ba      	ldr	r2, [r7, #8]
 800fea0:	4413      	add	r3, r2
 800fea2:	2200      	movs	r2, #0
 800fea4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800fea6:	7dfb      	ldrb	r3, [r7, #23]
 800fea8:	3301      	adds	r3, #1
 800feaa:	75fb      	strb	r3, [r7, #23]
 800feac:	7dfa      	ldrb	r2, [r7, #23]
 800feae:	79fb      	ldrb	r3, [r7, #7]
 800feb0:	429a      	cmp	r2, r3
 800feb2:	d3d3      	bcc.n	800fe5c <IntToUnicode+0x18>
  }
}
 800feb4:	bf00      	nop
 800feb6:	bf00      	nop
 800feb8:	371c      	adds	r7, #28
 800feba:	46bd      	mov	sp, r7
 800febc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec0:	4770      	bx	lr
	...

0800fec4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800fec4:	b580      	push	{r7, lr}
 800fec6:	b0ac      	sub	sp, #176	; 0xb0
 800fec8:	af00      	add	r7, sp, #0
 800feca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fecc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800fed0:	2200      	movs	r2, #0
 800fed2:	601a      	str	r2, [r3, #0]
 800fed4:	605a      	str	r2, [r3, #4]
 800fed6:	609a      	str	r2, [r3, #8]
 800fed8:	60da      	str	r2, [r3, #12]
 800feda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800fedc:	f107 0314 	add.w	r3, r7, #20
 800fee0:	2288      	movs	r2, #136	; 0x88
 800fee2:	2100      	movs	r1, #0
 800fee4:	4618      	mov	r0, r3
 800fee6:	f001 fbc6 	bl	8011676 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800fef2:	d164      	bne.n	800ffbe <HAL_PCD_MspInit+0xfa>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800fef4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fef8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800fefa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fefe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ff02:	f107 0314 	add.w	r3, r7, #20
 800ff06:	4618      	mov	r0, r3
 800ff08:	f7f5 fa98 	bl	800543c <HAL_RCCEx_PeriphCLKConfig>
 800ff0c:	4603      	mov	r3, r0
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d001      	beq.n	800ff16 <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 800ff12:	f7f1 f9a5 	bl	8001260 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ff16:	4b2c      	ldr	r3, [pc, #176]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ff1a:	4a2b      	ldr	r2, [pc, #172]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff1c:	f043 0301 	orr.w	r3, r3, #1
 800ff20:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ff22:	4b29      	ldr	r3, [pc, #164]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ff26:	f003 0301 	and.w	r3, r3, #1
 800ff2a:	613b      	str	r3, [r7, #16]
 800ff2c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ff2e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ff32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ff36:	2302      	movs	r3, #2
 800ff38:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff3c:	2300      	movs	r3, #0
 800ff3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ff42:	2303      	movs	r3, #3
 800ff44:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ff48:	230a      	movs	r3, #10
 800ff4a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ff4e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800ff52:	4619      	mov	r1, r3
 800ff54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ff58:	f7f2 fa44 	bl	80023e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ff5c:	4b1a      	ldr	r3, [pc, #104]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ff60:	4a19      	ldr	r2, [pc, #100]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ff66:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ff68:	4b17      	ldr	r3, [pc, #92]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ff6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ff70:	60fb      	str	r3, [r7, #12]
 800ff72:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ff74:	4b14      	ldr	r3, [pc, #80]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ff78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d114      	bne.n	800ffaa <HAL_PCD_MspInit+0xe6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ff80:	4b11      	ldr	r3, [pc, #68]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ff84:	4a10      	ldr	r2, [pc, #64]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ff8a:	6593      	str	r3, [r2, #88]	; 0x58
 800ff8c:	4b0e      	ldr	r3, [pc, #56]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ff90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ff94:	60bb      	str	r3, [r7, #8]
 800ff96:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800ff98:	f7f4 fc26 	bl	80047e8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800ff9c:	4b0a      	ldr	r3, [pc, #40]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ff9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ffa0:	4a09      	ldr	r2, [pc, #36]	; (800ffc8 <HAL_PCD_MspInit+0x104>)
 800ffa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ffa6:	6593      	str	r3, [r2, #88]	; 0x58
 800ffa8:	e001      	b.n	800ffae <HAL_PCD_MspInit+0xea>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800ffaa:	f7f4 fc1d 	bl	80047e8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ffae:	2200      	movs	r2, #0
 800ffb0:	2100      	movs	r1, #0
 800ffb2:	2043      	movs	r0, #67	; 0x43
 800ffb4:	f7f1 ffa7 	bl	8001f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ffb8:	2043      	movs	r0, #67	; 0x43
 800ffba:	f7f1 ffc0 	bl	8001f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ffbe:	bf00      	nop
 800ffc0:	37b0      	adds	r7, #176	; 0xb0
 800ffc2:	46bd      	mov	sp, r7
 800ffc4:	bd80      	pop	{r7, pc}
 800ffc6:	bf00      	nop
 800ffc8:	40021000 	.word	0x40021000

0800ffcc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ffcc:	b580      	push	{r7, lr}
 800ffce:	b082      	sub	sp, #8
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800ffe0:	4619      	mov	r1, r3
 800ffe2:	4610      	mov	r0, r2
 800ffe4:	f7fb fa7b 	bl	800b4de <USBD_LL_SetupStage>
}
 800ffe8:	bf00      	nop
 800ffea:	3708      	adds	r7, #8
 800ffec:	46bd      	mov	sp, r7
 800ffee:	bd80      	pop	{r7, pc}

0800fff0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fff0:	b580      	push	{r7, lr}
 800fff2:	b082      	sub	sp, #8
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	6078      	str	r0, [r7, #4]
 800fff8:	460b      	mov	r3, r1
 800fffa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8010002:	78fa      	ldrb	r2, [r7, #3]
 8010004:	6879      	ldr	r1, [r7, #4]
 8010006:	4613      	mov	r3, r2
 8010008:	00db      	lsls	r3, r3, #3
 801000a:	4413      	add	r3, r2
 801000c:	009b      	lsls	r3, r3, #2
 801000e:	440b      	add	r3, r1
 8010010:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8010014:	681a      	ldr	r2, [r3, #0]
 8010016:	78fb      	ldrb	r3, [r7, #3]
 8010018:	4619      	mov	r1, r3
 801001a:	f7fb fab5 	bl	800b588 <USBD_LL_DataOutStage>
}
 801001e:	bf00      	nop
 8010020:	3708      	adds	r7, #8
 8010022:	46bd      	mov	sp, r7
 8010024:	bd80      	pop	{r7, pc}

08010026 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010026:	b580      	push	{r7, lr}
 8010028:	b082      	sub	sp, #8
 801002a:	af00      	add	r7, sp, #0
 801002c:	6078      	str	r0, [r7, #4]
 801002e:	460b      	mov	r3, r1
 8010030:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8010038:	78fa      	ldrb	r2, [r7, #3]
 801003a:	6879      	ldr	r1, [r7, #4]
 801003c:	4613      	mov	r3, r2
 801003e:	00db      	lsls	r3, r3, #3
 8010040:	4413      	add	r3, r2
 8010042:	009b      	lsls	r3, r3, #2
 8010044:	440b      	add	r3, r1
 8010046:	3348      	adds	r3, #72	; 0x48
 8010048:	681a      	ldr	r2, [r3, #0]
 801004a:	78fb      	ldrb	r3, [r7, #3]
 801004c:	4619      	mov	r1, r3
 801004e:	f7fb fb4e 	bl	800b6ee <USBD_LL_DataInStage>
}
 8010052:	bf00      	nop
 8010054:	3708      	adds	r7, #8
 8010056:	46bd      	mov	sp, r7
 8010058:	bd80      	pop	{r7, pc}

0801005a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801005a:	b580      	push	{r7, lr}
 801005c:	b082      	sub	sp, #8
 801005e:	af00      	add	r7, sp, #0
 8010060:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010068:	4618      	mov	r0, r3
 801006a:	f7fb fc88 	bl	800b97e <USBD_LL_SOF>
}
 801006e:	bf00      	nop
 8010070:	3708      	adds	r7, #8
 8010072:	46bd      	mov	sp, r7
 8010074:	bd80      	pop	{r7, pc}

08010076 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010076:	b580      	push	{r7, lr}
 8010078:	b084      	sub	sp, #16
 801007a:	af00      	add	r7, sp, #0
 801007c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801007e:	2301      	movs	r3, #1
 8010080:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	691b      	ldr	r3, [r3, #16]
 8010086:	2b02      	cmp	r3, #2
 8010088:	d001      	beq.n	801008e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801008a:	f7f1 f8e9 	bl	8001260 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010094:	7bfa      	ldrb	r2, [r7, #15]
 8010096:	4611      	mov	r1, r2
 8010098:	4618      	mov	r0, r3
 801009a:	f7fb fc2c 	bl	800b8f6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80100a4:	4618      	mov	r0, r3
 80100a6:	f7fb fbd4 	bl	800b852 <USBD_LL_Reset>
}
 80100aa:	bf00      	nop
 80100ac:	3710      	adds	r7, #16
 80100ae:	46bd      	mov	sp, r7
 80100b0:	bd80      	pop	{r7, pc}
	...

080100b4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80100b4:	b580      	push	{r7, lr}
 80100b6:	b082      	sub	sp, #8
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	687a      	ldr	r2, [r7, #4]
 80100c8:	6812      	ldr	r2, [r2, #0]
 80100ca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80100ce:	f043 0301 	orr.w	r3, r3, #1
 80100d2:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80100da:	4618      	mov	r0, r3
 80100dc:	f7fb fc1b 	bl	800b916 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	6a1b      	ldr	r3, [r3, #32]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d005      	beq.n	80100f4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80100e8:	4b04      	ldr	r3, [pc, #16]	; (80100fc <HAL_PCD_SuspendCallback+0x48>)
 80100ea:	691b      	ldr	r3, [r3, #16]
 80100ec:	4a03      	ldr	r2, [pc, #12]	; (80100fc <HAL_PCD_SuspendCallback+0x48>)
 80100ee:	f043 0306 	orr.w	r3, r3, #6
 80100f2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80100f4:	bf00      	nop
 80100f6:	3708      	adds	r7, #8
 80100f8:	46bd      	mov	sp, r7
 80100fa:	bd80      	pop	{r7, pc}
 80100fc:	e000ed00 	.word	0xe000ed00

08010100 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b082      	sub	sp, #8
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	687a      	ldr	r2, [r7, #4]
 8010114:	6812      	ldr	r2, [r2, #0]
 8010116:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801011a:	f023 0301 	bic.w	r3, r3, #1
 801011e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	6a1b      	ldr	r3, [r3, #32]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d007      	beq.n	8010138 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010128:	4b08      	ldr	r3, [pc, #32]	; (801014c <HAL_PCD_ResumeCallback+0x4c>)
 801012a:	691b      	ldr	r3, [r3, #16]
 801012c:	4a07      	ldr	r2, [pc, #28]	; (801014c <HAL_PCD_ResumeCallback+0x4c>)
 801012e:	f023 0306 	bic.w	r3, r3, #6
 8010132:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8010134:	f000 faf6 	bl	8010724 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801013e:	4618      	mov	r0, r3
 8010140:	f7fb fc05 	bl	800b94e <USBD_LL_Resume>
}
 8010144:	bf00      	nop
 8010146:	3708      	adds	r7, #8
 8010148:	46bd      	mov	sp, r7
 801014a:	bd80      	pop	{r7, pc}
 801014c:	e000ed00 	.word	0xe000ed00

08010150 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b082      	sub	sp, #8
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
 8010158:	460b      	mov	r3, r1
 801015a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010162:	78fa      	ldrb	r2, [r7, #3]
 8010164:	4611      	mov	r1, r2
 8010166:	4618      	mov	r0, r3
 8010168:	f7fb fc5b 	bl	800ba22 <USBD_LL_IsoOUTIncomplete>
}
 801016c:	bf00      	nop
 801016e:	3708      	adds	r7, #8
 8010170:	46bd      	mov	sp, r7
 8010172:	bd80      	pop	{r7, pc}

08010174 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010174:	b580      	push	{r7, lr}
 8010176:	b082      	sub	sp, #8
 8010178:	af00      	add	r7, sp, #0
 801017a:	6078      	str	r0, [r7, #4]
 801017c:	460b      	mov	r3, r1
 801017e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010186:	78fa      	ldrb	r2, [r7, #3]
 8010188:	4611      	mov	r1, r2
 801018a:	4618      	mov	r0, r3
 801018c:	f7fb fc17 	bl	800b9be <USBD_LL_IsoINIncomplete>
}
 8010190:	bf00      	nop
 8010192:	3708      	adds	r7, #8
 8010194:	46bd      	mov	sp, r7
 8010196:	bd80      	pop	{r7, pc}

08010198 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010198:	b580      	push	{r7, lr}
 801019a:	b082      	sub	sp, #8
 801019c:	af00      	add	r7, sp, #0
 801019e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80101a6:	4618      	mov	r0, r3
 80101a8:	f7fb fc6d 	bl	800ba86 <USBD_LL_DevConnected>
}
 80101ac:	bf00      	nop
 80101ae:	3708      	adds	r7, #8
 80101b0:	46bd      	mov	sp, r7
 80101b2:	bd80      	pop	{r7, pc}

080101b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b082      	sub	sp, #8
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80101c2:	4618      	mov	r0, r3
 80101c4:	f7fb fc6a 	bl	800ba9c <USBD_LL_DevDisconnected>
}
 80101c8:	bf00      	nop
 80101ca:	3708      	adds	r7, #8
 80101cc:	46bd      	mov	sp, r7
 80101ce:	bd80      	pop	{r7, pc}

080101d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b082      	sub	sp, #8
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	781b      	ldrb	r3, [r3, #0]
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d13c      	bne.n	801025a <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80101e0:	4a20      	ldr	r2, [pc, #128]	; (8010264 <USBD_LL_Init+0x94>)
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	4a1e      	ldr	r2, [pc, #120]	; (8010264 <USBD_LL_Init+0x94>)
 80101ec:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80101f0:	4b1c      	ldr	r3, [pc, #112]	; (8010264 <USBD_LL_Init+0x94>)
 80101f2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80101f6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80101f8:	4b1a      	ldr	r3, [pc, #104]	; (8010264 <USBD_LL_Init+0x94>)
 80101fa:	2206      	movs	r2, #6
 80101fc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80101fe:	4b19      	ldr	r3, [pc, #100]	; (8010264 <USBD_LL_Init+0x94>)
 8010200:	2202      	movs	r2, #2
 8010202:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010204:	4b17      	ldr	r3, [pc, #92]	; (8010264 <USBD_LL_Init+0x94>)
 8010206:	2202      	movs	r2, #2
 8010208:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801020a:	4b16      	ldr	r3, [pc, #88]	; (8010264 <USBD_LL_Init+0x94>)
 801020c:	2200      	movs	r2, #0
 801020e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010210:	4b14      	ldr	r3, [pc, #80]	; (8010264 <USBD_LL_Init+0x94>)
 8010212:	2200      	movs	r2, #0
 8010214:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010216:	4b13      	ldr	r3, [pc, #76]	; (8010264 <USBD_LL_Init+0x94>)
 8010218:	2200      	movs	r2, #0
 801021a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 801021c:	4b11      	ldr	r3, [pc, #68]	; (8010264 <USBD_LL_Init+0x94>)
 801021e:	2200      	movs	r2, #0
 8010220:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010222:	4b10      	ldr	r3, [pc, #64]	; (8010264 <USBD_LL_Init+0x94>)
 8010224:	2200      	movs	r2, #0
 8010226:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8010228:	4b0e      	ldr	r3, [pc, #56]	; (8010264 <USBD_LL_Init+0x94>)
 801022a:	2200      	movs	r2, #0
 801022c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801022e:	480d      	ldr	r0, [pc, #52]	; (8010264 <USBD_LL_Init+0x94>)
 8010230:	f7f3 f8cf 	bl	80033d2 <HAL_PCD_Init>
 8010234:	4603      	mov	r3, r0
 8010236:	2b00      	cmp	r3, #0
 8010238:	d001      	beq.n	801023e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801023a:	f7f1 f811 	bl	8001260 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801023e:	2180      	movs	r1, #128	; 0x80
 8010240:	4808      	ldr	r0, [pc, #32]	; (8010264 <USBD_LL_Init+0x94>)
 8010242:	f7f4 fa38 	bl	80046b6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010246:	2240      	movs	r2, #64	; 0x40
 8010248:	2100      	movs	r1, #0
 801024a:	4806      	ldr	r0, [pc, #24]	; (8010264 <USBD_LL_Init+0x94>)
 801024c:	f7f4 f9ec 	bl	8004628 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010250:	2280      	movs	r2, #128	; 0x80
 8010252:	2101      	movs	r1, #1
 8010254:	4803      	ldr	r0, [pc, #12]	; (8010264 <USBD_LL_Init+0x94>)
 8010256:	f7f4 f9e7 	bl	8004628 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801025a:	2300      	movs	r3, #0
}
 801025c:	4618      	mov	r0, r3
 801025e:	3708      	adds	r7, #8
 8010260:	46bd      	mov	sp, r7
 8010262:	bd80      	pop	{r7, pc}
 8010264:	20002008 	.word	0x20002008

08010268 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010268:	b580      	push	{r7, lr}
 801026a:	b084      	sub	sp, #16
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010270:	2300      	movs	r3, #0
 8010272:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010274:	2300      	movs	r3, #0
 8010276:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801027e:	4618      	mov	r0, r3
 8010280:	f7f3 f9cb 	bl	800361a <HAL_PCD_Start>
 8010284:	4603      	mov	r3, r0
 8010286:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8010288:	7bbb      	ldrb	r3, [r7, #14]
 801028a:	2b03      	cmp	r3, #3
 801028c:	d816      	bhi.n	80102bc <USBD_LL_Start+0x54>
 801028e:	a201      	add	r2, pc, #4	; (adr r2, 8010294 <USBD_LL_Start+0x2c>)
 8010290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010294:	080102a5 	.word	0x080102a5
 8010298:	080102ab 	.word	0x080102ab
 801029c:	080102b1 	.word	0x080102b1
 80102a0:	080102b7 	.word	0x080102b7
    case HAL_OK :
      usb_status = USBD_OK;
 80102a4:	2300      	movs	r3, #0
 80102a6:	73fb      	strb	r3, [r7, #15]
    break;
 80102a8:	e00b      	b.n	80102c2 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80102aa:	2303      	movs	r3, #3
 80102ac:	73fb      	strb	r3, [r7, #15]
    break;
 80102ae:	e008      	b.n	80102c2 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80102b0:	2301      	movs	r3, #1
 80102b2:	73fb      	strb	r3, [r7, #15]
    break;
 80102b4:	e005      	b.n	80102c2 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80102b6:	2303      	movs	r3, #3
 80102b8:	73fb      	strb	r3, [r7, #15]
    break;
 80102ba:	e002      	b.n	80102c2 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80102bc:	2303      	movs	r3, #3
 80102be:	73fb      	strb	r3, [r7, #15]
    break;
 80102c0:	bf00      	nop
  }
  return usb_status;
 80102c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80102c4:	4618      	mov	r0, r3
 80102c6:	3710      	adds	r7, #16
 80102c8:	46bd      	mov	sp, r7
 80102ca:	bd80      	pop	{r7, pc}

080102cc <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	b084      	sub	sp, #16
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
 80102d4:	4608      	mov	r0, r1
 80102d6:	4611      	mov	r1, r2
 80102d8:	461a      	mov	r2, r3
 80102da:	4603      	mov	r3, r0
 80102dc:	70fb      	strb	r3, [r7, #3]
 80102de:	460b      	mov	r3, r1
 80102e0:	70bb      	strb	r3, [r7, #2]
 80102e2:	4613      	mov	r3, r2
 80102e4:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80102e6:	2300      	movs	r3, #0
 80102e8:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80102ea:	2300      	movs	r3, #0
 80102ec:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80102f4:	78bb      	ldrb	r3, [r7, #2]
 80102f6:	883a      	ldrh	r2, [r7, #0]
 80102f8:	78f9      	ldrb	r1, [r7, #3]
 80102fa:	f7f3 fe75 	bl	8003fe8 <HAL_PCD_EP_Open>
 80102fe:	4603      	mov	r3, r0
 8010300:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8010302:	7bbb      	ldrb	r3, [r7, #14]
 8010304:	2b03      	cmp	r3, #3
 8010306:	d817      	bhi.n	8010338 <USBD_LL_OpenEP+0x6c>
 8010308:	a201      	add	r2, pc, #4	; (adr r2, 8010310 <USBD_LL_OpenEP+0x44>)
 801030a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801030e:	bf00      	nop
 8010310:	08010321 	.word	0x08010321
 8010314:	08010327 	.word	0x08010327
 8010318:	0801032d 	.word	0x0801032d
 801031c:	08010333 	.word	0x08010333
    case HAL_OK :
      usb_status = USBD_OK;
 8010320:	2300      	movs	r3, #0
 8010322:	73fb      	strb	r3, [r7, #15]
    break;
 8010324:	e00b      	b.n	801033e <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010326:	2303      	movs	r3, #3
 8010328:	73fb      	strb	r3, [r7, #15]
    break;
 801032a:	e008      	b.n	801033e <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801032c:	2301      	movs	r3, #1
 801032e:	73fb      	strb	r3, [r7, #15]
    break;
 8010330:	e005      	b.n	801033e <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010332:	2303      	movs	r3, #3
 8010334:	73fb      	strb	r3, [r7, #15]
    break;
 8010336:	e002      	b.n	801033e <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8010338:	2303      	movs	r3, #3
 801033a:	73fb      	strb	r3, [r7, #15]
    break;
 801033c:	bf00      	nop
  }
  return usb_status;
 801033e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010340:	4618      	mov	r0, r3
 8010342:	3710      	adds	r7, #16
 8010344:	46bd      	mov	sp, r7
 8010346:	bd80      	pop	{r7, pc}

08010348 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010348:	b580      	push	{r7, lr}
 801034a:	b084      	sub	sp, #16
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
 8010350:	460b      	mov	r3, r1
 8010352:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010354:	2300      	movs	r3, #0
 8010356:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010358:	2300      	movs	r3, #0
 801035a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010362:	78fa      	ldrb	r2, [r7, #3]
 8010364:	4611      	mov	r1, r2
 8010366:	4618      	mov	r0, r3
 8010368:	f7f3 fea6 	bl	80040b8 <HAL_PCD_EP_Close>
 801036c:	4603      	mov	r3, r0
 801036e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8010370:	7bbb      	ldrb	r3, [r7, #14]
 8010372:	2b03      	cmp	r3, #3
 8010374:	d816      	bhi.n	80103a4 <USBD_LL_CloseEP+0x5c>
 8010376:	a201      	add	r2, pc, #4	; (adr r2, 801037c <USBD_LL_CloseEP+0x34>)
 8010378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801037c:	0801038d 	.word	0x0801038d
 8010380:	08010393 	.word	0x08010393
 8010384:	08010399 	.word	0x08010399
 8010388:	0801039f 	.word	0x0801039f
    case HAL_OK :
      usb_status = USBD_OK;
 801038c:	2300      	movs	r3, #0
 801038e:	73fb      	strb	r3, [r7, #15]
    break;
 8010390:	e00b      	b.n	80103aa <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010392:	2303      	movs	r3, #3
 8010394:	73fb      	strb	r3, [r7, #15]
    break;
 8010396:	e008      	b.n	80103aa <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010398:	2301      	movs	r3, #1
 801039a:	73fb      	strb	r3, [r7, #15]
    break;
 801039c:	e005      	b.n	80103aa <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801039e:	2303      	movs	r3, #3
 80103a0:	73fb      	strb	r3, [r7, #15]
    break;
 80103a2:	e002      	b.n	80103aa <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80103a4:	2303      	movs	r3, #3
 80103a6:	73fb      	strb	r3, [r7, #15]
    break;
 80103a8:	bf00      	nop
  }
  return usb_status;
 80103aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80103ac:	4618      	mov	r0, r3
 80103ae:	3710      	adds	r7, #16
 80103b0:	46bd      	mov	sp, r7
 80103b2:	bd80      	pop	{r7, pc}

080103b4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80103b4:	b580      	push	{r7, lr}
 80103b6:	b084      	sub	sp, #16
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	6078      	str	r0, [r7, #4]
 80103bc:	460b      	mov	r3, r1
 80103be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103c0:	2300      	movs	r3, #0
 80103c2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103c4:	2300      	movs	r3, #0
 80103c6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80103ce:	78fa      	ldrb	r2, [r7, #3]
 80103d0:	4611      	mov	r1, r2
 80103d2:	4618      	mov	r0, r3
 80103d4:	f7f3 ff35 	bl	8004242 <HAL_PCD_EP_SetStall>
 80103d8:	4603      	mov	r3, r0
 80103da:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80103dc:	7bbb      	ldrb	r3, [r7, #14]
 80103de:	2b03      	cmp	r3, #3
 80103e0:	d816      	bhi.n	8010410 <USBD_LL_StallEP+0x5c>
 80103e2:	a201      	add	r2, pc, #4	; (adr r2, 80103e8 <USBD_LL_StallEP+0x34>)
 80103e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103e8:	080103f9 	.word	0x080103f9
 80103ec:	080103ff 	.word	0x080103ff
 80103f0:	08010405 	.word	0x08010405
 80103f4:	0801040b 	.word	0x0801040b
    case HAL_OK :
      usb_status = USBD_OK;
 80103f8:	2300      	movs	r3, #0
 80103fa:	73fb      	strb	r3, [r7, #15]
    break;
 80103fc:	e00b      	b.n	8010416 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80103fe:	2303      	movs	r3, #3
 8010400:	73fb      	strb	r3, [r7, #15]
    break;
 8010402:	e008      	b.n	8010416 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010404:	2301      	movs	r3, #1
 8010406:	73fb      	strb	r3, [r7, #15]
    break;
 8010408:	e005      	b.n	8010416 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801040a:	2303      	movs	r3, #3
 801040c:	73fb      	strb	r3, [r7, #15]
    break;
 801040e:	e002      	b.n	8010416 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8010410:	2303      	movs	r3, #3
 8010412:	73fb      	strb	r3, [r7, #15]
    break;
 8010414:	bf00      	nop
  }
  return usb_status;
 8010416:	7bfb      	ldrb	r3, [r7, #15]
}
 8010418:	4618      	mov	r0, r3
 801041a:	3710      	adds	r7, #16
 801041c:	46bd      	mov	sp, r7
 801041e:	bd80      	pop	{r7, pc}

08010420 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010420:	b580      	push	{r7, lr}
 8010422:	b084      	sub	sp, #16
 8010424:	af00      	add	r7, sp, #0
 8010426:	6078      	str	r0, [r7, #4]
 8010428:	460b      	mov	r3, r1
 801042a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801042c:	2300      	movs	r3, #0
 801042e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010430:	2300      	movs	r3, #0
 8010432:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801043a:	78fa      	ldrb	r2, [r7, #3]
 801043c:	4611      	mov	r1, r2
 801043e:	4618      	mov	r0, r3
 8010440:	f7f3 ff61 	bl	8004306 <HAL_PCD_EP_ClrStall>
 8010444:	4603      	mov	r3, r0
 8010446:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8010448:	7bbb      	ldrb	r3, [r7, #14]
 801044a:	2b03      	cmp	r3, #3
 801044c:	d816      	bhi.n	801047c <USBD_LL_ClearStallEP+0x5c>
 801044e:	a201      	add	r2, pc, #4	; (adr r2, 8010454 <USBD_LL_ClearStallEP+0x34>)
 8010450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010454:	08010465 	.word	0x08010465
 8010458:	0801046b 	.word	0x0801046b
 801045c:	08010471 	.word	0x08010471
 8010460:	08010477 	.word	0x08010477
    case HAL_OK :
      usb_status = USBD_OK;
 8010464:	2300      	movs	r3, #0
 8010466:	73fb      	strb	r3, [r7, #15]
    break;
 8010468:	e00b      	b.n	8010482 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801046a:	2303      	movs	r3, #3
 801046c:	73fb      	strb	r3, [r7, #15]
    break;
 801046e:	e008      	b.n	8010482 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010470:	2301      	movs	r3, #1
 8010472:	73fb      	strb	r3, [r7, #15]
    break;
 8010474:	e005      	b.n	8010482 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010476:	2303      	movs	r3, #3
 8010478:	73fb      	strb	r3, [r7, #15]
    break;
 801047a:	e002      	b.n	8010482 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 801047c:	2303      	movs	r3, #3
 801047e:	73fb      	strb	r3, [r7, #15]
    break;
 8010480:	bf00      	nop
  }
  return usb_status;
 8010482:	7bfb      	ldrb	r3, [r7, #15]
}
 8010484:	4618      	mov	r0, r3
 8010486:	3710      	adds	r7, #16
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}

0801048c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801048c:	b480      	push	{r7}
 801048e:	b085      	sub	sp, #20
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
 8010494:	460b      	mov	r3, r1
 8010496:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801049e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80104a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	da0b      	bge.n	80104c0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80104a8:	78fb      	ldrb	r3, [r7, #3]
 80104aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80104ae:	68f9      	ldr	r1, [r7, #12]
 80104b0:	4613      	mov	r3, r2
 80104b2:	00db      	lsls	r3, r3, #3
 80104b4:	4413      	add	r3, r2
 80104b6:	009b      	lsls	r3, r3, #2
 80104b8:	440b      	add	r3, r1
 80104ba:	333e      	adds	r3, #62	; 0x3e
 80104bc:	781b      	ldrb	r3, [r3, #0]
 80104be:	e00b      	b.n	80104d8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80104c0:	78fb      	ldrb	r3, [r7, #3]
 80104c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80104c6:	68f9      	ldr	r1, [r7, #12]
 80104c8:	4613      	mov	r3, r2
 80104ca:	00db      	lsls	r3, r3, #3
 80104cc:	4413      	add	r3, r2
 80104ce:	009b      	lsls	r3, r3, #2
 80104d0:	440b      	add	r3, r1
 80104d2:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80104d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80104d8:	4618      	mov	r0, r3
 80104da:	3714      	adds	r7, #20
 80104dc:	46bd      	mov	sp, r7
 80104de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e2:	4770      	bx	lr

080104e4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80104e4:	b580      	push	{r7, lr}
 80104e6:	b084      	sub	sp, #16
 80104e8:	af00      	add	r7, sp, #0
 80104ea:	6078      	str	r0, [r7, #4]
 80104ec:	460b      	mov	r3, r1
 80104ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80104f0:	2300      	movs	r3, #0
 80104f2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80104f4:	2300      	movs	r3, #0
 80104f6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80104fe:	78fa      	ldrb	r2, [r7, #3]
 8010500:	4611      	mov	r1, r2
 8010502:	4618      	mov	r0, r3
 8010504:	f7f3 fd4b 	bl	8003f9e <HAL_PCD_SetAddress>
 8010508:	4603      	mov	r3, r0
 801050a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801050c:	7bbb      	ldrb	r3, [r7, #14]
 801050e:	2b03      	cmp	r3, #3
 8010510:	d816      	bhi.n	8010540 <USBD_LL_SetUSBAddress+0x5c>
 8010512:	a201      	add	r2, pc, #4	; (adr r2, 8010518 <USBD_LL_SetUSBAddress+0x34>)
 8010514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010518:	08010529 	.word	0x08010529
 801051c:	0801052f 	.word	0x0801052f
 8010520:	08010535 	.word	0x08010535
 8010524:	0801053b 	.word	0x0801053b
    case HAL_OK :
      usb_status = USBD_OK;
 8010528:	2300      	movs	r3, #0
 801052a:	73fb      	strb	r3, [r7, #15]
    break;
 801052c:	e00b      	b.n	8010546 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801052e:	2303      	movs	r3, #3
 8010530:	73fb      	strb	r3, [r7, #15]
    break;
 8010532:	e008      	b.n	8010546 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010534:	2301      	movs	r3, #1
 8010536:	73fb      	strb	r3, [r7, #15]
    break;
 8010538:	e005      	b.n	8010546 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801053a:	2303      	movs	r3, #3
 801053c:	73fb      	strb	r3, [r7, #15]
    break;
 801053e:	e002      	b.n	8010546 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8010540:	2303      	movs	r3, #3
 8010542:	73fb      	strb	r3, [r7, #15]
    break;
 8010544:	bf00      	nop
  }
  return usb_status;
 8010546:	7bfb      	ldrb	r3, [r7, #15]
}
 8010548:	4618      	mov	r0, r3
 801054a:	3710      	adds	r7, #16
 801054c:	46bd      	mov	sp, r7
 801054e:	bd80      	pop	{r7, pc}

08010550 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010550:	b580      	push	{r7, lr}
 8010552:	b086      	sub	sp, #24
 8010554:	af00      	add	r7, sp, #0
 8010556:	60f8      	str	r0, [r7, #12]
 8010558:	607a      	str	r2, [r7, #4]
 801055a:	603b      	str	r3, [r7, #0]
 801055c:	460b      	mov	r3, r1
 801055e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010560:	2300      	movs	r3, #0
 8010562:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010564:	2300      	movs	r3, #0
 8010566:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801056e:	7af9      	ldrb	r1, [r7, #11]
 8010570:	683b      	ldr	r3, [r7, #0]
 8010572:	687a      	ldr	r2, [r7, #4]
 8010574:	f7f3 fe34 	bl	80041e0 <HAL_PCD_EP_Transmit>
 8010578:	4603      	mov	r3, r0
 801057a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 801057c:	7dbb      	ldrb	r3, [r7, #22]
 801057e:	2b03      	cmp	r3, #3
 8010580:	d816      	bhi.n	80105b0 <USBD_LL_Transmit+0x60>
 8010582:	a201      	add	r2, pc, #4	; (adr r2, 8010588 <USBD_LL_Transmit+0x38>)
 8010584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010588:	08010599 	.word	0x08010599
 801058c:	0801059f 	.word	0x0801059f
 8010590:	080105a5 	.word	0x080105a5
 8010594:	080105ab 	.word	0x080105ab
    case HAL_OK :
      usb_status = USBD_OK;
 8010598:	2300      	movs	r3, #0
 801059a:	75fb      	strb	r3, [r7, #23]
    break;
 801059c:	e00b      	b.n	80105b6 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801059e:	2303      	movs	r3, #3
 80105a0:	75fb      	strb	r3, [r7, #23]
    break;
 80105a2:	e008      	b.n	80105b6 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80105a4:	2301      	movs	r3, #1
 80105a6:	75fb      	strb	r3, [r7, #23]
    break;
 80105a8:	e005      	b.n	80105b6 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80105aa:	2303      	movs	r3, #3
 80105ac:	75fb      	strb	r3, [r7, #23]
    break;
 80105ae:	e002      	b.n	80105b6 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80105b0:	2303      	movs	r3, #3
 80105b2:	75fb      	strb	r3, [r7, #23]
    break;
 80105b4:	bf00      	nop
  }
  return usb_status;
 80105b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80105b8:	4618      	mov	r0, r3
 80105ba:	3718      	adds	r7, #24
 80105bc:	46bd      	mov	sp, r7
 80105be:	bd80      	pop	{r7, pc}

080105c0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b086      	sub	sp, #24
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	60f8      	str	r0, [r7, #12]
 80105c8:	607a      	str	r2, [r7, #4]
 80105ca:	603b      	str	r3, [r7, #0]
 80105cc:	460b      	mov	r3, r1
 80105ce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80105d0:	2300      	movs	r3, #0
 80105d2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105d4:	2300      	movs	r3, #0
 80105d6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80105de:	7af9      	ldrb	r1, [r7, #11]
 80105e0:	683b      	ldr	r3, [r7, #0]
 80105e2:	687a      	ldr	r2, [r7, #4]
 80105e4:	f7f3 fdb2 	bl	800414c <HAL_PCD_EP_Receive>
 80105e8:	4603      	mov	r3, r0
 80105ea:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80105ec:	7dbb      	ldrb	r3, [r7, #22]
 80105ee:	2b03      	cmp	r3, #3
 80105f0:	d816      	bhi.n	8010620 <USBD_LL_PrepareReceive+0x60>
 80105f2:	a201      	add	r2, pc, #4	; (adr r2, 80105f8 <USBD_LL_PrepareReceive+0x38>)
 80105f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105f8:	08010609 	.word	0x08010609
 80105fc:	0801060f 	.word	0x0801060f
 8010600:	08010615 	.word	0x08010615
 8010604:	0801061b 	.word	0x0801061b
    case HAL_OK :
      usb_status = USBD_OK;
 8010608:	2300      	movs	r3, #0
 801060a:	75fb      	strb	r3, [r7, #23]
    break;
 801060c:	e00b      	b.n	8010626 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801060e:	2303      	movs	r3, #3
 8010610:	75fb      	strb	r3, [r7, #23]
    break;
 8010612:	e008      	b.n	8010626 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010614:	2301      	movs	r3, #1
 8010616:	75fb      	strb	r3, [r7, #23]
    break;
 8010618:	e005      	b.n	8010626 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801061a:	2303      	movs	r3, #3
 801061c:	75fb      	strb	r3, [r7, #23]
    break;
 801061e:	e002      	b.n	8010626 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8010620:	2303      	movs	r3, #3
 8010622:	75fb      	strb	r3, [r7, #23]
    break;
 8010624:	bf00      	nop
  }
  return usb_status;
 8010626:	7dfb      	ldrb	r3, [r7, #23]
}
 8010628:	4618      	mov	r0, r3
 801062a:	3718      	adds	r7, #24
 801062c:	46bd      	mov	sp, r7
 801062e:	bd80      	pop	{r7, pc}

08010630 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010630:	b580      	push	{r7, lr}
 8010632:	b082      	sub	sp, #8
 8010634:	af00      	add	r7, sp, #0
 8010636:	6078      	str	r0, [r7, #4]
 8010638:	460b      	mov	r3, r1
 801063a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010642:	78fa      	ldrb	r2, [r7, #3]
 8010644:	4611      	mov	r1, r2
 8010646:	4618      	mov	r0, r3
 8010648:	f7f3 fdb2 	bl	80041b0 <HAL_PCD_EP_GetRxCount>
 801064c:	4603      	mov	r3, r0
}
 801064e:	4618      	mov	r0, r3
 8010650:	3708      	adds	r7, #8
 8010652:	46bd      	mov	sp, r7
 8010654:	bd80      	pop	{r7, pc}
	...

08010658 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8010658:	b580      	push	{r7, lr}
 801065a:	b082      	sub	sp, #8
 801065c:	af00      	add	r7, sp, #0
 801065e:	6078      	str	r0, [r7, #4]
 8010660:	460b      	mov	r3, r1
 8010662:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8010664:	78fb      	ldrb	r3, [r7, #3]
 8010666:	2b00      	cmp	r3, #0
 8010668:	d002      	beq.n	8010670 <HAL_PCDEx_LPM_Callback+0x18>
 801066a:	2b01      	cmp	r3, #1
 801066c:	d01f      	beq.n	80106ae <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 801066e:	e03b      	b.n	80106e8 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	6a1b      	ldr	r3, [r3, #32]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d007      	beq.n	8010688 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8010678:	f000 f854 	bl	8010724 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801067c:	4b1c      	ldr	r3, [pc, #112]	; (80106f0 <HAL_PCDEx_LPM_Callback+0x98>)
 801067e:	691b      	ldr	r3, [r3, #16]
 8010680:	4a1b      	ldr	r2, [pc, #108]	; (80106f0 <HAL_PCDEx_LPM_Callback+0x98>)
 8010682:	f023 0306 	bic.w	r3, r3, #6
 8010686:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	687a      	ldr	r2, [r7, #4]
 8010694:	6812      	ldr	r2, [r2, #0]
 8010696:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801069a:	f023 0301 	bic.w	r3, r3, #1
 801069e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80106a6:	4618      	mov	r0, r3
 80106a8:	f7fb f951 	bl	800b94e <USBD_LL_Resume>
    break;
 80106ac:	e01c      	b.n	80106e8 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	687a      	ldr	r2, [r7, #4]
 80106ba:	6812      	ldr	r2, [r2, #0]
 80106bc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80106c0:	f043 0301 	orr.w	r3, r3, #1
 80106c4:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80106cc:	4618      	mov	r0, r3
 80106ce:	f7fb f922 	bl	800b916 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	6a1b      	ldr	r3, [r3, #32]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d005      	beq.n	80106e6 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80106da:	4b05      	ldr	r3, [pc, #20]	; (80106f0 <HAL_PCDEx_LPM_Callback+0x98>)
 80106dc:	691b      	ldr	r3, [r3, #16]
 80106de:	4a04      	ldr	r2, [pc, #16]	; (80106f0 <HAL_PCDEx_LPM_Callback+0x98>)
 80106e0:	f043 0306 	orr.w	r3, r3, #6
 80106e4:	6113      	str	r3, [r2, #16]
    break;
 80106e6:	bf00      	nop
}
 80106e8:	bf00      	nop
 80106ea:	3708      	adds	r7, #8
 80106ec:	46bd      	mov	sp, r7
 80106ee:	bd80      	pop	{r7, pc}
 80106f0:	e000ed00 	.word	0xe000ed00

080106f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80106f4:	b480      	push	{r7}
 80106f6:	b083      	sub	sp, #12
 80106f8:	af00      	add	r7, sp, #0
 80106fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80106fc:	4b03      	ldr	r3, [pc, #12]	; (801070c <USBD_static_malloc+0x18>)
}
 80106fe:	4618      	mov	r0, r3
 8010700:	370c      	adds	r7, #12
 8010702:	46bd      	mov	sp, r7
 8010704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010708:	4770      	bx	lr
 801070a:	bf00      	nop
 801070c:	20002514 	.word	0x20002514

08010710 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010710:	b480      	push	{r7}
 8010712:	b083      	sub	sp, #12
 8010714:	af00      	add	r7, sp, #0
 8010716:	6078      	str	r0, [r7, #4]

}
 8010718:	bf00      	nop
 801071a:	370c      	adds	r7, #12
 801071c:	46bd      	mov	sp, r7
 801071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010722:	4770      	bx	lr

08010724 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010724:	b580      	push	{r7, lr}
 8010726:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010728:	f7f0 fbf0 	bl	8000f0c <SystemClock_Config>
}
 801072c:	bf00      	nop
 801072e:	bd80      	pop	{r7, pc}

08010730 <__cvt>:
 8010730:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010734:	ec55 4b10 	vmov	r4, r5, d0
 8010738:	2d00      	cmp	r5, #0
 801073a:	460e      	mov	r6, r1
 801073c:	4619      	mov	r1, r3
 801073e:	462b      	mov	r3, r5
 8010740:	bfbb      	ittet	lt
 8010742:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010746:	461d      	movlt	r5, r3
 8010748:	2300      	movge	r3, #0
 801074a:	232d      	movlt	r3, #45	; 0x2d
 801074c:	700b      	strb	r3, [r1, #0]
 801074e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010750:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010754:	4691      	mov	r9, r2
 8010756:	f023 0820 	bic.w	r8, r3, #32
 801075a:	bfbc      	itt	lt
 801075c:	4622      	movlt	r2, r4
 801075e:	4614      	movlt	r4, r2
 8010760:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010764:	d005      	beq.n	8010772 <__cvt+0x42>
 8010766:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801076a:	d100      	bne.n	801076e <__cvt+0x3e>
 801076c:	3601      	adds	r6, #1
 801076e:	2102      	movs	r1, #2
 8010770:	e000      	b.n	8010774 <__cvt+0x44>
 8010772:	2103      	movs	r1, #3
 8010774:	ab03      	add	r3, sp, #12
 8010776:	9301      	str	r3, [sp, #4]
 8010778:	ab02      	add	r3, sp, #8
 801077a:	9300      	str	r3, [sp, #0]
 801077c:	ec45 4b10 	vmov	d0, r4, r5
 8010780:	4653      	mov	r3, sl
 8010782:	4632      	mov	r2, r6
 8010784:	f001 f894 	bl	80118b0 <_dtoa_r>
 8010788:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801078c:	4607      	mov	r7, r0
 801078e:	d102      	bne.n	8010796 <__cvt+0x66>
 8010790:	f019 0f01 	tst.w	r9, #1
 8010794:	d022      	beq.n	80107dc <__cvt+0xac>
 8010796:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801079a:	eb07 0906 	add.w	r9, r7, r6
 801079e:	d110      	bne.n	80107c2 <__cvt+0x92>
 80107a0:	783b      	ldrb	r3, [r7, #0]
 80107a2:	2b30      	cmp	r3, #48	; 0x30
 80107a4:	d10a      	bne.n	80107bc <__cvt+0x8c>
 80107a6:	2200      	movs	r2, #0
 80107a8:	2300      	movs	r3, #0
 80107aa:	4620      	mov	r0, r4
 80107ac:	4629      	mov	r1, r5
 80107ae:	f7f0 f98b 	bl	8000ac8 <__aeabi_dcmpeq>
 80107b2:	b918      	cbnz	r0, 80107bc <__cvt+0x8c>
 80107b4:	f1c6 0601 	rsb	r6, r6, #1
 80107b8:	f8ca 6000 	str.w	r6, [sl]
 80107bc:	f8da 3000 	ldr.w	r3, [sl]
 80107c0:	4499      	add	r9, r3
 80107c2:	2200      	movs	r2, #0
 80107c4:	2300      	movs	r3, #0
 80107c6:	4620      	mov	r0, r4
 80107c8:	4629      	mov	r1, r5
 80107ca:	f7f0 f97d 	bl	8000ac8 <__aeabi_dcmpeq>
 80107ce:	b108      	cbz	r0, 80107d4 <__cvt+0xa4>
 80107d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80107d4:	2230      	movs	r2, #48	; 0x30
 80107d6:	9b03      	ldr	r3, [sp, #12]
 80107d8:	454b      	cmp	r3, r9
 80107da:	d307      	bcc.n	80107ec <__cvt+0xbc>
 80107dc:	9b03      	ldr	r3, [sp, #12]
 80107de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80107e0:	1bdb      	subs	r3, r3, r7
 80107e2:	4638      	mov	r0, r7
 80107e4:	6013      	str	r3, [r2, #0]
 80107e6:	b004      	add	sp, #16
 80107e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107ec:	1c59      	adds	r1, r3, #1
 80107ee:	9103      	str	r1, [sp, #12]
 80107f0:	701a      	strb	r2, [r3, #0]
 80107f2:	e7f0      	b.n	80107d6 <__cvt+0xa6>

080107f4 <__exponent>:
 80107f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80107f6:	4603      	mov	r3, r0
 80107f8:	2900      	cmp	r1, #0
 80107fa:	bfb8      	it	lt
 80107fc:	4249      	neglt	r1, r1
 80107fe:	f803 2b02 	strb.w	r2, [r3], #2
 8010802:	bfb4      	ite	lt
 8010804:	222d      	movlt	r2, #45	; 0x2d
 8010806:	222b      	movge	r2, #43	; 0x2b
 8010808:	2909      	cmp	r1, #9
 801080a:	7042      	strb	r2, [r0, #1]
 801080c:	dd2a      	ble.n	8010864 <__exponent+0x70>
 801080e:	f10d 0207 	add.w	r2, sp, #7
 8010812:	4617      	mov	r7, r2
 8010814:	260a      	movs	r6, #10
 8010816:	4694      	mov	ip, r2
 8010818:	fb91 f5f6 	sdiv	r5, r1, r6
 801081c:	fb06 1415 	mls	r4, r6, r5, r1
 8010820:	3430      	adds	r4, #48	; 0x30
 8010822:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8010826:	460c      	mov	r4, r1
 8010828:	2c63      	cmp	r4, #99	; 0x63
 801082a:	f102 32ff 	add.w	r2, r2, #4294967295
 801082e:	4629      	mov	r1, r5
 8010830:	dcf1      	bgt.n	8010816 <__exponent+0x22>
 8010832:	3130      	adds	r1, #48	; 0x30
 8010834:	f1ac 0402 	sub.w	r4, ip, #2
 8010838:	f802 1c01 	strb.w	r1, [r2, #-1]
 801083c:	1c41      	adds	r1, r0, #1
 801083e:	4622      	mov	r2, r4
 8010840:	42ba      	cmp	r2, r7
 8010842:	d30a      	bcc.n	801085a <__exponent+0x66>
 8010844:	f10d 0209 	add.w	r2, sp, #9
 8010848:	eba2 020c 	sub.w	r2, r2, ip
 801084c:	42bc      	cmp	r4, r7
 801084e:	bf88      	it	hi
 8010850:	2200      	movhi	r2, #0
 8010852:	4413      	add	r3, r2
 8010854:	1a18      	subs	r0, r3, r0
 8010856:	b003      	add	sp, #12
 8010858:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801085a:	f812 5b01 	ldrb.w	r5, [r2], #1
 801085e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8010862:	e7ed      	b.n	8010840 <__exponent+0x4c>
 8010864:	2330      	movs	r3, #48	; 0x30
 8010866:	3130      	adds	r1, #48	; 0x30
 8010868:	7083      	strb	r3, [r0, #2]
 801086a:	70c1      	strb	r1, [r0, #3]
 801086c:	1d03      	adds	r3, r0, #4
 801086e:	e7f1      	b.n	8010854 <__exponent+0x60>

08010870 <_printf_float>:
 8010870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010874:	ed2d 8b02 	vpush	{d8}
 8010878:	b08d      	sub	sp, #52	; 0x34
 801087a:	460c      	mov	r4, r1
 801087c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010880:	4616      	mov	r6, r2
 8010882:	461f      	mov	r7, r3
 8010884:	4605      	mov	r5, r0
 8010886:	f000 feff 	bl	8011688 <_localeconv_r>
 801088a:	f8d0 a000 	ldr.w	sl, [r0]
 801088e:	4650      	mov	r0, sl
 8010890:	f7ef fcee 	bl	8000270 <strlen>
 8010894:	2300      	movs	r3, #0
 8010896:	930a      	str	r3, [sp, #40]	; 0x28
 8010898:	6823      	ldr	r3, [r4, #0]
 801089a:	9305      	str	r3, [sp, #20]
 801089c:	f8d8 3000 	ldr.w	r3, [r8]
 80108a0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80108a4:	3307      	adds	r3, #7
 80108a6:	f023 0307 	bic.w	r3, r3, #7
 80108aa:	f103 0208 	add.w	r2, r3, #8
 80108ae:	f8c8 2000 	str.w	r2, [r8]
 80108b2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80108b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80108ba:	9307      	str	r3, [sp, #28]
 80108bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80108c0:	ee08 0a10 	vmov	s16, r0
 80108c4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80108c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80108cc:	4b9e      	ldr	r3, [pc, #632]	; (8010b48 <_printf_float+0x2d8>)
 80108ce:	f04f 32ff 	mov.w	r2, #4294967295
 80108d2:	f7f0 f92b 	bl	8000b2c <__aeabi_dcmpun>
 80108d6:	bb88      	cbnz	r0, 801093c <_printf_float+0xcc>
 80108d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80108dc:	4b9a      	ldr	r3, [pc, #616]	; (8010b48 <_printf_float+0x2d8>)
 80108de:	f04f 32ff 	mov.w	r2, #4294967295
 80108e2:	f7f0 f905 	bl	8000af0 <__aeabi_dcmple>
 80108e6:	bb48      	cbnz	r0, 801093c <_printf_float+0xcc>
 80108e8:	2200      	movs	r2, #0
 80108ea:	2300      	movs	r3, #0
 80108ec:	4640      	mov	r0, r8
 80108ee:	4649      	mov	r1, r9
 80108f0:	f7f0 f8f4 	bl	8000adc <__aeabi_dcmplt>
 80108f4:	b110      	cbz	r0, 80108fc <_printf_float+0x8c>
 80108f6:	232d      	movs	r3, #45	; 0x2d
 80108f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80108fc:	4a93      	ldr	r2, [pc, #588]	; (8010b4c <_printf_float+0x2dc>)
 80108fe:	4b94      	ldr	r3, [pc, #592]	; (8010b50 <_printf_float+0x2e0>)
 8010900:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010904:	bf94      	ite	ls
 8010906:	4690      	movls	r8, r2
 8010908:	4698      	movhi	r8, r3
 801090a:	2303      	movs	r3, #3
 801090c:	6123      	str	r3, [r4, #16]
 801090e:	9b05      	ldr	r3, [sp, #20]
 8010910:	f023 0304 	bic.w	r3, r3, #4
 8010914:	6023      	str	r3, [r4, #0]
 8010916:	f04f 0900 	mov.w	r9, #0
 801091a:	9700      	str	r7, [sp, #0]
 801091c:	4633      	mov	r3, r6
 801091e:	aa0b      	add	r2, sp, #44	; 0x2c
 8010920:	4621      	mov	r1, r4
 8010922:	4628      	mov	r0, r5
 8010924:	f000 f9da 	bl	8010cdc <_printf_common>
 8010928:	3001      	adds	r0, #1
 801092a:	f040 8090 	bne.w	8010a4e <_printf_float+0x1de>
 801092e:	f04f 30ff 	mov.w	r0, #4294967295
 8010932:	b00d      	add	sp, #52	; 0x34
 8010934:	ecbd 8b02 	vpop	{d8}
 8010938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801093c:	4642      	mov	r2, r8
 801093e:	464b      	mov	r3, r9
 8010940:	4640      	mov	r0, r8
 8010942:	4649      	mov	r1, r9
 8010944:	f7f0 f8f2 	bl	8000b2c <__aeabi_dcmpun>
 8010948:	b140      	cbz	r0, 801095c <_printf_float+0xec>
 801094a:	464b      	mov	r3, r9
 801094c:	2b00      	cmp	r3, #0
 801094e:	bfbc      	itt	lt
 8010950:	232d      	movlt	r3, #45	; 0x2d
 8010952:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010956:	4a7f      	ldr	r2, [pc, #508]	; (8010b54 <_printf_float+0x2e4>)
 8010958:	4b7f      	ldr	r3, [pc, #508]	; (8010b58 <_printf_float+0x2e8>)
 801095a:	e7d1      	b.n	8010900 <_printf_float+0x90>
 801095c:	6863      	ldr	r3, [r4, #4]
 801095e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010962:	9206      	str	r2, [sp, #24]
 8010964:	1c5a      	adds	r2, r3, #1
 8010966:	d13f      	bne.n	80109e8 <_printf_float+0x178>
 8010968:	2306      	movs	r3, #6
 801096a:	6063      	str	r3, [r4, #4]
 801096c:	9b05      	ldr	r3, [sp, #20]
 801096e:	6861      	ldr	r1, [r4, #4]
 8010970:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010974:	2300      	movs	r3, #0
 8010976:	9303      	str	r3, [sp, #12]
 8010978:	ab0a      	add	r3, sp, #40	; 0x28
 801097a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801097e:	ab09      	add	r3, sp, #36	; 0x24
 8010980:	ec49 8b10 	vmov	d0, r8, r9
 8010984:	9300      	str	r3, [sp, #0]
 8010986:	6022      	str	r2, [r4, #0]
 8010988:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801098c:	4628      	mov	r0, r5
 801098e:	f7ff fecf 	bl	8010730 <__cvt>
 8010992:	9b06      	ldr	r3, [sp, #24]
 8010994:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010996:	2b47      	cmp	r3, #71	; 0x47
 8010998:	4680      	mov	r8, r0
 801099a:	d108      	bne.n	80109ae <_printf_float+0x13e>
 801099c:	1cc8      	adds	r0, r1, #3
 801099e:	db02      	blt.n	80109a6 <_printf_float+0x136>
 80109a0:	6863      	ldr	r3, [r4, #4]
 80109a2:	4299      	cmp	r1, r3
 80109a4:	dd41      	ble.n	8010a2a <_printf_float+0x1ba>
 80109a6:	f1ab 0302 	sub.w	r3, fp, #2
 80109aa:	fa5f fb83 	uxtb.w	fp, r3
 80109ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80109b2:	d820      	bhi.n	80109f6 <_printf_float+0x186>
 80109b4:	3901      	subs	r1, #1
 80109b6:	465a      	mov	r2, fp
 80109b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80109bc:	9109      	str	r1, [sp, #36]	; 0x24
 80109be:	f7ff ff19 	bl	80107f4 <__exponent>
 80109c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80109c4:	1813      	adds	r3, r2, r0
 80109c6:	2a01      	cmp	r2, #1
 80109c8:	4681      	mov	r9, r0
 80109ca:	6123      	str	r3, [r4, #16]
 80109cc:	dc02      	bgt.n	80109d4 <_printf_float+0x164>
 80109ce:	6822      	ldr	r2, [r4, #0]
 80109d0:	07d2      	lsls	r2, r2, #31
 80109d2:	d501      	bpl.n	80109d8 <_printf_float+0x168>
 80109d4:	3301      	adds	r3, #1
 80109d6:	6123      	str	r3, [r4, #16]
 80109d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d09c      	beq.n	801091a <_printf_float+0xaa>
 80109e0:	232d      	movs	r3, #45	; 0x2d
 80109e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80109e6:	e798      	b.n	801091a <_printf_float+0xaa>
 80109e8:	9a06      	ldr	r2, [sp, #24]
 80109ea:	2a47      	cmp	r2, #71	; 0x47
 80109ec:	d1be      	bne.n	801096c <_printf_float+0xfc>
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d1bc      	bne.n	801096c <_printf_float+0xfc>
 80109f2:	2301      	movs	r3, #1
 80109f4:	e7b9      	b.n	801096a <_printf_float+0xfa>
 80109f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80109fa:	d118      	bne.n	8010a2e <_printf_float+0x1be>
 80109fc:	2900      	cmp	r1, #0
 80109fe:	6863      	ldr	r3, [r4, #4]
 8010a00:	dd0b      	ble.n	8010a1a <_printf_float+0x1aa>
 8010a02:	6121      	str	r1, [r4, #16]
 8010a04:	b913      	cbnz	r3, 8010a0c <_printf_float+0x19c>
 8010a06:	6822      	ldr	r2, [r4, #0]
 8010a08:	07d0      	lsls	r0, r2, #31
 8010a0a:	d502      	bpl.n	8010a12 <_printf_float+0x1a2>
 8010a0c:	3301      	adds	r3, #1
 8010a0e:	440b      	add	r3, r1
 8010a10:	6123      	str	r3, [r4, #16]
 8010a12:	65a1      	str	r1, [r4, #88]	; 0x58
 8010a14:	f04f 0900 	mov.w	r9, #0
 8010a18:	e7de      	b.n	80109d8 <_printf_float+0x168>
 8010a1a:	b913      	cbnz	r3, 8010a22 <_printf_float+0x1b2>
 8010a1c:	6822      	ldr	r2, [r4, #0]
 8010a1e:	07d2      	lsls	r2, r2, #31
 8010a20:	d501      	bpl.n	8010a26 <_printf_float+0x1b6>
 8010a22:	3302      	adds	r3, #2
 8010a24:	e7f4      	b.n	8010a10 <_printf_float+0x1a0>
 8010a26:	2301      	movs	r3, #1
 8010a28:	e7f2      	b.n	8010a10 <_printf_float+0x1a0>
 8010a2a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010a2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a30:	4299      	cmp	r1, r3
 8010a32:	db05      	blt.n	8010a40 <_printf_float+0x1d0>
 8010a34:	6823      	ldr	r3, [r4, #0]
 8010a36:	6121      	str	r1, [r4, #16]
 8010a38:	07d8      	lsls	r0, r3, #31
 8010a3a:	d5ea      	bpl.n	8010a12 <_printf_float+0x1a2>
 8010a3c:	1c4b      	adds	r3, r1, #1
 8010a3e:	e7e7      	b.n	8010a10 <_printf_float+0x1a0>
 8010a40:	2900      	cmp	r1, #0
 8010a42:	bfd4      	ite	le
 8010a44:	f1c1 0202 	rsble	r2, r1, #2
 8010a48:	2201      	movgt	r2, #1
 8010a4a:	4413      	add	r3, r2
 8010a4c:	e7e0      	b.n	8010a10 <_printf_float+0x1a0>
 8010a4e:	6823      	ldr	r3, [r4, #0]
 8010a50:	055a      	lsls	r2, r3, #21
 8010a52:	d407      	bmi.n	8010a64 <_printf_float+0x1f4>
 8010a54:	6923      	ldr	r3, [r4, #16]
 8010a56:	4642      	mov	r2, r8
 8010a58:	4631      	mov	r1, r6
 8010a5a:	4628      	mov	r0, r5
 8010a5c:	47b8      	blx	r7
 8010a5e:	3001      	adds	r0, #1
 8010a60:	d12c      	bne.n	8010abc <_printf_float+0x24c>
 8010a62:	e764      	b.n	801092e <_printf_float+0xbe>
 8010a64:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010a68:	f240 80e0 	bls.w	8010c2c <_printf_float+0x3bc>
 8010a6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010a70:	2200      	movs	r2, #0
 8010a72:	2300      	movs	r3, #0
 8010a74:	f7f0 f828 	bl	8000ac8 <__aeabi_dcmpeq>
 8010a78:	2800      	cmp	r0, #0
 8010a7a:	d034      	beq.n	8010ae6 <_printf_float+0x276>
 8010a7c:	4a37      	ldr	r2, [pc, #220]	; (8010b5c <_printf_float+0x2ec>)
 8010a7e:	2301      	movs	r3, #1
 8010a80:	4631      	mov	r1, r6
 8010a82:	4628      	mov	r0, r5
 8010a84:	47b8      	blx	r7
 8010a86:	3001      	adds	r0, #1
 8010a88:	f43f af51 	beq.w	801092e <_printf_float+0xbe>
 8010a8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010a90:	429a      	cmp	r2, r3
 8010a92:	db02      	blt.n	8010a9a <_printf_float+0x22a>
 8010a94:	6823      	ldr	r3, [r4, #0]
 8010a96:	07d8      	lsls	r0, r3, #31
 8010a98:	d510      	bpl.n	8010abc <_printf_float+0x24c>
 8010a9a:	ee18 3a10 	vmov	r3, s16
 8010a9e:	4652      	mov	r2, sl
 8010aa0:	4631      	mov	r1, r6
 8010aa2:	4628      	mov	r0, r5
 8010aa4:	47b8      	blx	r7
 8010aa6:	3001      	adds	r0, #1
 8010aa8:	f43f af41 	beq.w	801092e <_printf_float+0xbe>
 8010aac:	f04f 0800 	mov.w	r8, #0
 8010ab0:	f104 091a 	add.w	r9, r4, #26
 8010ab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010ab6:	3b01      	subs	r3, #1
 8010ab8:	4543      	cmp	r3, r8
 8010aba:	dc09      	bgt.n	8010ad0 <_printf_float+0x260>
 8010abc:	6823      	ldr	r3, [r4, #0]
 8010abe:	079b      	lsls	r3, r3, #30
 8010ac0:	f100 8107 	bmi.w	8010cd2 <_printf_float+0x462>
 8010ac4:	68e0      	ldr	r0, [r4, #12]
 8010ac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010ac8:	4298      	cmp	r0, r3
 8010aca:	bfb8      	it	lt
 8010acc:	4618      	movlt	r0, r3
 8010ace:	e730      	b.n	8010932 <_printf_float+0xc2>
 8010ad0:	2301      	movs	r3, #1
 8010ad2:	464a      	mov	r2, r9
 8010ad4:	4631      	mov	r1, r6
 8010ad6:	4628      	mov	r0, r5
 8010ad8:	47b8      	blx	r7
 8010ada:	3001      	adds	r0, #1
 8010adc:	f43f af27 	beq.w	801092e <_printf_float+0xbe>
 8010ae0:	f108 0801 	add.w	r8, r8, #1
 8010ae4:	e7e6      	b.n	8010ab4 <_printf_float+0x244>
 8010ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	dc39      	bgt.n	8010b60 <_printf_float+0x2f0>
 8010aec:	4a1b      	ldr	r2, [pc, #108]	; (8010b5c <_printf_float+0x2ec>)
 8010aee:	2301      	movs	r3, #1
 8010af0:	4631      	mov	r1, r6
 8010af2:	4628      	mov	r0, r5
 8010af4:	47b8      	blx	r7
 8010af6:	3001      	adds	r0, #1
 8010af8:	f43f af19 	beq.w	801092e <_printf_float+0xbe>
 8010afc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8010b00:	4313      	orrs	r3, r2
 8010b02:	d102      	bne.n	8010b0a <_printf_float+0x29a>
 8010b04:	6823      	ldr	r3, [r4, #0]
 8010b06:	07d9      	lsls	r1, r3, #31
 8010b08:	d5d8      	bpl.n	8010abc <_printf_float+0x24c>
 8010b0a:	ee18 3a10 	vmov	r3, s16
 8010b0e:	4652      	mov	r2, sl
 8010b10:	4631      	mov	r1, r6
 8010b12:	4628      	mov	r0, r5
 8010b14:	47b8      	blx	r7
 8010b16:	3001      	adds	r0, #1
 8010b18:	f43f af09 	beq.w	801092e <_printf_float+0xbe>
 8010b1c:	f04f 0900 	mov.w	r9, #0
 8010b20:	f104 0a1a 	add.w	sl, r4, #26
 8010b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b26:	425b      	negs	r3, r3
 8010b28:	454b      	cmp	r3, r9
 8010b2a:	dc01      	bgt.n	8010b30 <_printf_float+0x2c0>
 8010b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010b2e:	e792      	b.n	8010a56 <_printf_float+0x1e6>
 8010b30:	2301      	movs	r3, #1
 8010b32:	4652      	mov	r2, sl
 8010b34:	4631      	mov	r1, r6
 8010b36:	4628      	mov	r0, r5
 8010b38:	47b8      	blx	r7
 8010b3a:	3001      	adds	r0, #1
 8010b3c:	f43f aef7 	beq.w	801092e <_printf_float+0xbe>
 8010b40:	f109 0901 	add.w	r9, r9, #1
 8010b44:	e7ee      	b.n	8010b24 <_printf_float+0x2b4>
 8010b46:	bf00      	nop
 8010b48:	7fefffff 	.word	0x7fefffff
 8010b4c:	0801506a 	.word	0x0801506a
 8010b50:	0801506e 	.word	0x0801506e
 8010b54:	08015072 	.word	0x08015072
 8010b58:	08015076 	.word	0x08015076
 8010b5c:	0801507a 	.word	0x0801507a
 8010b60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010b62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010b64:	429a      	cmp	r2, r3
 8010b66:	bfa8      	it	ge
 8010b68:	461a      	movge	r2, r3
 8010b6a:	2a00      	cmp	r2, #0
 8010b6c:	4691      	mov	r9, r2
 8010b6e:	dc37      	bgt.n	8010be0 <_printf_float+0x370>
 8010b70:	f04f 0b00 	mov.w	fp, #0
 8010b74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010b78:	f104 021a 	add.w	r2, r4, #26
 8010b7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010b7e:	9305      	str	r3, [sp, #20]
 8010b80:	eba3 0309 	sub.w	r3, r3, r9
 8010b84:	455b      	cmp	r3, fp
 8010b86:	dc33      	bgt.n	8010bf0 <_printf_float+0x380>
 8010b88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010b8c:	429a      	cmp	r2, r3
 8010b8e:	db3b      	blt.n	8010c08 <_printf_float+0x398>
 8010b90:	6823      	ldr	r3, [r4, #0]
 8010b92:	07da      	lsls	r2, r3, #31
 8010b94:	d438      	bmi.n	8010c08 <_printf_float+0x398>
 8010b96:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8010b9a:	eba2 0903 	sub.w	r9, r2, r3
 8010b9e:	9b05      	ldr	r3, [sp, #20]
 8010ba0:	1ad2      	subs	r2, r2, r3
 8010ba2:	4591      	cmp	r9, r2
 8010ba4:	bfa8      	it	ge
 8010ba6:	4691      	movge	r9, r2
 8010ba8:	f1b9 0f00 	cmp.w	r9, #0
 8010bac:	dc35      	bgt.n	8010c1a <_printf_float+0x3aa>
 8010bae:	f04f 0800 	mov.w	r8, #0
 8010bb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010bb6:	f104 0a1a 	add.w	sl, r4, #26
 8010bba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010bbe:	1a9b      	subs	r3, r3, r2
 8010bc0:	eba3 0309 	sub.w	r3, r3, r9
 8010bc4:	4543      	cmp	r3, r8
 8010bc6:	f77f af79 	ble.w	8010abc <_printf_float+0x24c>
 8010bca:	2301      	movs	r3, #1
 8010bcc:	4652      	mov	r2, sl
 8010bce:	4631      	mov	r1, r6
 8010bd0:	4628      	mov	r0, r5
 8010bd2:	47b8      	blx	r7
 8010bd4:	3001      	adds	r0, #1
 8010bd6:	f43f aeaa 	beq.w	801092e <_printf_float+0xbe>
 8010bda:	f108 0801 	add.w	r8, r8, #1
 8010bde:	e7ec      	b.n	8010bba <_printf_float+0x34a>
 8010be0:	4613      	mov	r3, r2
 8010be2:	4631      	mov	r1, r6
 8010be4:	4642      	mov	r2, r8
 8010be6:	4628      	mov	r0, r5
 8010be8:	47b8      	blx	r7
 8010bea:	3001      	adds	r0, #1
 8010bec:	d1c0      	bne.n	8010b70 <_printf_float+0x300>
 8010bee:	e69e      	b.n	801092e <_printf_float+0xbe>
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	4631      	mov	r1, r6
 8010bf4:	4628      	mov	r0, r5
 8010bf6:	9205      	str	r2, [sp, #20]
 8010bf8:	47b8      	blx	r7
 8010bfa:	3001      	adds	r0, #1
 8010bfc:	f43f ae97 	beq.w	801092e <_printf_float+0xbe>
 8010c00:	9a05      	ldr	r2, [sp, #20]
 8010c02:	f10b 0b01 	add.w	fp, fp, #1
 8010c06:	e7b9      	b.n	8010b7c <_printf_float+0x30c>
 8010c08:	ee18 3a10 	vmov	r3, s16
 8010c0c:	4652      	mov	r2, sl
 8010c0e:	4631      	mov	r1, r6
 8010c10:	4628      	mov	r0, r5
 8010c12:	47b8      	blx	r7
 8010c14:	3001      	adds	r0, #1
 8010c16:	d1be      	bne.n	8010b96 <_printf_float+0x326>
 8010c18:	e689      	b.n	801092e <_printf_float+0xbe>
 8010c1a:	9a05      	ldr	r2, [sp, #20]
 8010c1c:	464b      	mov	r3, r9
 8010c1e:	4442      	add	r2, r8
 8010c20:	4631      	mov	r1, r6
 8010c22:	4628      	mov	r0, r5
 8010c24:	47b8      	blx	r7
 8010c26:	3001      	adds	r0, #1
 8010c28:	d1c1      	bne.n	8010bae <_printf_float+0x33e>
 8010c2a:	e680      	b.n	801092e <_printf_float+0xbe>
 8010c2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010c2e:	2a01      	cmp	r2, #1
 8010c30:	dc01      	bgt.n	8010c36 <_printf_float+0x3c6>
 8010c32:	07db      	lsls	r3, r3, #31
 8010c34:	d53a      	bpl.n	8010cac <_printf_float+0x43c>
 8010c36:	2301      	movs	r3, #1
 8010c38:	4642      	mov	r2, r8
 8010c3a:	4631      	mov	r1, r6
 8010c3c:	4628      	mov	r0, r5
 8010c3e:	47b8      	blx	r7
 8010c40:	3001      	adds	r0, #1
 8010c42:	f43f ae74 	beq.w	801092e <_printf_float+0xbe>
 8010c46:	ee18 3a10 	vmov	r3, s16
 8010c4a:	4652      	mov	r2, sl
 8010c4c:	4631      	mov	r1, r6
 8010c4e:	4628      	mov	r0, r5
 8010c50:	47b8      	blx	r7
 8010c52:	3001      	adds	r0, #1
 8010c54:	f43f ae6b 	beq.w	801092e <_printf_float+0xbe>
 8010c58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010c5c:	2200      	movs	r2, #0
 8010c5e:	2300      	movs	r3, #0
 8010c60:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8010c64:	f7ef ff30 	bl	8000ac8 <__aeabi_dcmpeq>
 8010c68:	b9d8      	cbnz	r0, 8010ca2 <_printf_float+0x432>
 8010c6a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8010c6e:	f108 0201 	add.w	r2, r8, #1
 8010c72:	4631      	mov	r1, r6
 8010c74:	4628      	mov	r0, r5
 8010c76:	47b8      	blx	r7
 8010c78:	3001      	adds	r0, #1
 8010c7a:	d10e      	bne.n	8010c9a <_printf_float+0x42a>
 8010c7c:	e657      	b.n	801092e <_printf_float+0xbe>
 8010c7e:	2301      	movs	r3, #1
 8010c80:	4652      	mov	r2, sl
 8010c82:	4631      	mov	r1, r6
 8010c84:	4628      	mov	r0, r5
 8010c86:	47b8      	blx	r7
 8010c88:	3001      	adds	r0, #1
 8010c8a:	f43f ae50 	beq.w	801092e <_printf_float+0xbe>
 8010c8e:	f108 0801 	add.w	r8, r8, #1
 8010c92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010c94:	3b01      	subs	r3, #1
 8010c96:	4543      	cmp	r3, r8
 8010c98:	dcf1      	bgt.n	8010c7e <_printf_float+0x40e>
 8010c9a:	464b      	mov	r3, r9
 8010c9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010ca0:	e6da      	b.n	8010a58 <_printf_float+0x1e8>
 8010ca2:	f04f 0800 	mov.w	r8, #0
 8010ca6:	f104 0a1a 	add.w	sl, r4, #26
 8010caa:	e7f2      	b.n	8010c92 <_printf_float+0x422>
 8010cac:	2301      	movs	r3, #1
 8010cae:	4642      	mov	r2, r8
 8010cb0:	e7df      	b.n	8010c72 <_printf_float+0x402>
 8010cb2:	2301      	movs	r3, #1
 8010cb4:	464a      	mov	r2, r9
 8010cb6:	4631      	mov	r1, r6
 8010cb8:	4628      	mov	r0, r5
 8010cba:	47b8      	blx	r7
 8010cbc:	3001      	adds	r0, #1
 8010cbe:	f43f ae36 	beq.w	801092e <_printf_float+0xbe>
 8010cc2:	f108 0801 	add.w	r8, r8, #1
 8010cc6:	68e3      	ldr	r3, [r4, #12]
 8010cc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010cca:	1a5b      	subs	r3, r3, r1
 8010ccc:	4543      	cmp	r3, r8
 8010cce:	dcf0      	bgt.n	8010cb2 <_printf_float+0x442>
 8010cd0:	e6f8      	b.n	8010ac4 <_printf_float+0x254>
 8010cd2:	f04f 0800 	mov.w	r8, #0
 8010cd6:	f104 0919 	add.w	r9, r4, #25
 8010cda:	e7f4      	b.n	8010cc6 <_printf_float+0x456>

08010cdc <_printf_common>:
 8010cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ce0:	4616      	mov	r6, r2
 8010ce2:	4699      	mov	r9, r3
 8010ce4:	688a      	ldr	r2, [r1, #8]
 8010ce6:	690b      	ldr	r3, [r1, #16]
 8010ce8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010cec:	4293      	cmp	r3, r2
 8010cee:	bfb8      	it	lt
 8010cf0:	4613      	movlt	r3, r2
 8010cf2:	6033      	str	r3, [r6, #0]
 8010cf4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010cf8:	4607      	mov	r7, r0
 8010cfa:	460c      	mov	r4, r1
 8010cfc:	b10a      	cbz	r2, 8010d02 <_printf_common+0x26>
 8010cfe:	3301      	adds	r3, #1
 8010d00:	6033      	str	r3, [r6, #0]
 8010d02:	6823      	ldr	r3, [r4, #0]
 8010d04:	0699      	lsls	r1, r3, #26
 8010d06:	bf42      	ittt	mi
 8010d08:	6833      	ldrmi	r3, [r6, #0]
 8010d0a:	3302      	addmi	r3, #2
 8010d0c:	6033      	strmi	r3, [r6, #0]
 8010d0e:	6825      	ldr	r5, [r4, #0]
 8010d10:	f015 0506 	ands.w	r5, r5, #6
 8010d14:	d106      	bne.n	8010d24 <_printf_common+0x48>
 8010d16:	f104 0a19 	add.w	sl, r4, #25
 8010d1a:	68e3      	ldr	r3, [r4, #12]
 8010d1c:	6832      	ldr	r2, [r6, #0]
 8010d1e:	1a9b      	subs	r3, r3, r2
 8010d20:	42ab      	cmp	r3, r5
 8010d22:	dc26      	bgt.n	8010d72 <_printf_common+0x96>
 8010d24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010d28:	1e13      	subs	r3, r2, #0
 8010d2a:	6822      	ldr	r2, [r4, #0]
 8010d2c:	bf18      	it	ne
 8010d2e:	2301      	movne	r3, #1
 8010d30:	0692      	lsls	r2, r2, #26
 8010d32:	d42b      	bmi.n	8010d8c <_printf_common+0xb0>
 8010d34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010d38:	4649      	mov	r1, r9
 8010d3a:	4638      	mov	r0, r7
 8010d3c:	47c0      	blx	r8
 8010d3e:	3001      	adds	r0, #1
 8010d40:	d01e      	beq.n	8010d80 <_printf_common+0xa4>
 8010d42:	6823      	ldr	r3, [r4, #0]
 8010d44:	6922      	ldr	r2, [r4, #16]
 8010d46:	f003 0306 	and.w	r3, r3, #6
 8010d4a:	2b04      	cmp	r3, #4
 8010d4c:	bf02      	ittt	eq
 8010d4e:	68e5      	ldreq	r5, [r4, #12]
 8010d50:	6833      	ldreq	r3, [r6, #0]
 8010d52:	1aed      	subeq	r5, r5, r3
 8010d54:	68a3      	ldr	r3, [r4, #8]
 8010d56:	bf0c      	ite	eq
 8010d58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010d5c:	2500      	movne	r5, #0
 8010d5e:	4293      	cmp	r3, r2
 8010d60:	bfc4      	itt	gt
 8010d62:	1a9b      	subgt	r3, r3, r2
 8010d64:	18ed      	addgt	r5, r5, r3
 8010d66:	2600      	movs	r6, #0
 8010d68:	341a      	adds	r4, #26
 8010d6a:	42b5      	cmp	r5, r6
 8010d6c:	d11a      	bne.n	8010da4 <_printf_common+0xc8>
 8010d6e:	2000      	movs	r0, #0
 8010d70:	e008      	b.n	8010d84 <_printf_common+0xa8>
 8010d72:	2301      	movs	r3, #1
 8010d74:	4652      	mov	r2, sl
 8010d76:	4649      	mov	r1, r9
 8010d78:	4638      	mov	r0, r7
 8010d7a:	47c0      	blx	r8
 8010d7c:	3001      	adds	r0, #1
 8010d7e:	d103      	bne.n	8010d88 <_printf_common+0xac>
 8010d80:	f04f 30ff 	mov.w	r0, #4294967295
 8010d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d88:	3501      	adds	r5, #1
 8010d8a:	e7c6      	b.n	8010d1a <_printf_common+0x3e>
 8010d8c:	18e1      	adds	r1, r4, r3
 8010d8e:	1c5a      	adds	r2, r3, #1
 8010d90:	2030      	movs	r0, #48	; 0x30
 8010d92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010d96:	4422      	add	r2, r4
 8010d98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010d9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010da0:	3302      	adds	r3, #2
 8010da2:	e7c7      	b.n	8010d34 <_printf_common+0x58>
 8010da4:	2301      	movs	r3, #1
 8010da6:	4622      	mov	r2, r4
 8010da8:	4649      	mov	r1, r9
 8010daa:	4638      	mov	r0, r7
 8010dac:	47c0      	blx	r8
 8010dae:	3001      	adds	r0, #1
 8010db0:	d0e6      	beq.n	8010d80 <_printf_common+0xa4>
 8010db2:	3601      	adds	r6, #1
 8010db4:	e7d9      	b.n	8010d6a <_printf_common+0x8e>
	...

08010db8 <_printf_i>:
 8010db8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010dbc:	7e0f      	ldrb	r7, [r1, #24]
 8010dbe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010dc0:	2f78      	cmp	r7, #120	; 0x78
 8010dc2:	4691      	mov	r9, r2
 8010dc4:	4680      	mov	r8, r0
 8010dc6:	460c      	mov	r4, r1
 8010dc8:	469a      	mov	sl, r3
 8010dca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010dce:	d807      	bhi.n	8010de0 <_printf_i+0x28>
 8010dd0:	2f62      	cmp	r7, #98	; 0x62
 8010dd2:	d80a      	bhi.n	8010dea <_printf_i+0x32>
 8010dd4:	2f00      	cmp	r7, #0
 8010dd6:	f000 80d4 	beq.w	8010f82 <_printf_i+0x1ca>
 8010dda:	2f58      	cmp	r7, #88	; 0x58
 8010ddc:	f000 80c0 	beq.w	8010f60 <_printf_i+0x1a8>
 8010de0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010de4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010de8:	e03a      	b.n	8010e60 <_printf_i+0xa8>
 8010dea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010dee:	2b15      	cmp	r3, #21
 8010df0:	d8f6      	bhi.n	8010de0 <_printf_i+0x28>
 8010df2:	a101      	add	r1, pc, #4	; (adr r1, 8010df8 <_printf_i+0x40>)
 8010df4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010df8:	08010e51 	.word	0x08010e51
 8010dfc:	08010e65 	.word	0x08010e65
 8010e00:	08010de1 	.word	0x08010de1
 8010e04:	08010de1 	.word	0x08010de1
 8010e08:	08010de1 	.word	0x08010de1
 8010e0c:	08010de1 	.word	0x08010de1
 8010e10:	08010e65 	.word	0x08010e65
 8010e14:	08010de1 	.word	0x08010de1
 8010e18:	08010de1 	.word	0x08010de1
 8010e1c:	08010de1 	.word	0x08010de1
 8010e20:	08010de1 	.word	0x08010de1
 8010e24:	08010f69 	.word	0x08010f69
 8010e28:	08010e91 	.word	0x08010e91
 8010e2c:	08010f23 	.word	0x08010f23
 8010e30:	08010de1 	.word	0x08010de1
 8010e34:	08010de1 	.word	0x08010de1
 8010e38:	08010f8b 	.word	0x08010f8b
 8010e3c:	08010de1 	.word	0x08010de1
 8010e40:	08010e91 	.word	0x08010e91
 8010e44:	08010de1 	.word	0x08010de1
 8010e48:	08010de1 	.word	0x08010de1
 8010e4c:	08010f2b 	.word	0x08010f2b
 8010e50:	682b      	ldr	r3, [r5, #0]
 8010e52:	1d1a      	adds	r2, r3, #4
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	602a      	str	r2, [r5, #0]
 8010e58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010e5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010e60:	2301      	movs	r3, #1
 8010e62:	e09f      	b.n	8010fa4 <_printf_i+0x1ec>
 8010e64:	6820      	ldr	r0, [r4, #0]
 8010e66:	682b      	ldr	r3, [r5, #0]
 8010e68:	0607      	lsls	r7, r0, #24
 8010e6a:	f103 0104 	add.w	r1, r3, #4
 8010e6e:	6029      	str	r1, [r5, #0]
 8010e70:	d501      	bpl.n	8010e76 <_printf_i+0xbe>
 8010e72:	681e      	ldr	r6, [r3, #0]
 8010e74:	e003      	b.n	8010e7e <_printf_i+0xc6>
 8010e76:	0646      	lsls	r6, r0, #25
 8010e78:	d5fb      	bpl.n	8010e72 <_printf_i+0xba>
 8010e7a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8010e7e:	2e00      	cmp	r6, #0
 8010e80:	da03      	bge.n	8010e8a <_printf_i+0xd2>
 8010e82:	232d      	movs	r3, #45	; 0x2d
 8010e84:	4276      	negs	r6, r6
 8010e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010e8a:	485a      	ldr	r0, [pc, #360]	; (8010ff4 <_printf_i+0x23c>)
 8010e8c:	230a      	movs	r3, #10
 8010e8e:	e012      	b.n	8010eb6 <_printf_i+0xfe>
 8010e90:	682b      	ldr	r3, [r5, #0]
 8010e92:	6820      	ldr	r0, [r4, #0]
 8010e94:	1d19      	adds	r1, r3, #4
 8010e96:	6029      	str	r1, [r5, #0]
 8010e98:	0605      	lsls	r5, r0, #24
 8010e9a:	d501      	bpl.n	8010ea0 <_printf_i+0xe8>
 8010e9c:	681e      	ldr	r6, [r3, #0]
 8010e9e:	e002      	b.n	8010ea6 <_printf_i+0xee>
 8010ea0:	0641      	lsls	r1, r0, #25
 8010ea2:	d5fb      	bpl.n	8010e9c <_printf_i+0xe4>
 8010ea4:	881e      	ldrh	r6, [r3, #0]
 8010ea6:	4853      	ldr	r0, [pc, #332]	; (8010ff4 <_printf_i+0x23c>)
 8010ea8:	2f6f      	cmp	r7, #111	; 0x6f
 8010eaa:	bf0c      	ite	eq
 8010eac:	2308      	moveq	r3, #8
 8010eae:	230a      	movne	r3, #10
 8010eb0:	2100      	movs	r1, #0
 8010eb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010eb6:	6865      	ldr	r5, [r4, #4]
 8010eb8:	60a5      	str	r5, [r4, #8]
 8010eba:	2d00      	cmp	r5, #0
 8010ebc:	bfa2      	ittt	ge
 8010ebe:	6821      	ldrge	r1, [r4, #0]
 8010ec0:	f021 0104 	bicge.w	r1, r1, #4
 8010ec4:	6021      	strge	r1, [r4, #0]
 8010ec6:	b90e      	cbnz	r6, 8010ecc <_printf_i+0x114>
 8010ec8:	2d00      	cmp	r5, #0
 8010eca:	d04b      	beq.n	8010f64 <_printf_i+0x1ac>
 8010ecc:	4615      	mov	r5, r2
 8010ece:	fbb6 f1f3 	udiv	r1, r6, r3
 8010ed2:	fb03 6711 	mls	r7, r3, r1, r6
 8010ed6:	5dc7      	ldrb	r7, [r0, r7]
 8010ed8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010edc:	4637      	mov	r7, r6
 8010ede:	42bb      	cmp	r3, r7
 8010ee0:	460e      	mov	r6, r1
 8010ee2:	d9f4      	bls.n	8010ece <_printf_i+0x116>
 8010ee4:	2b08      	cmp	r3, #8
 8010ee6:	d10b      	bne.n	8010f00 <_printf_i+0x148>
 8010ee8:	6823      	ldr	r3, [r4, #0]
 8010eea:	07de      	lsls	r6, r3, #31
 8010eec:	d508      	bpl.n	8010f00 <_printf_i+0x148>
 8010eee:	6923      	ldr	r3, [r4, #16]
 8010ef0:	6861      	ldr	r1, [r4, #4]
 8010ef2:	4299      	cmp	r1, r3
 8010ef4:	bfde      	ittt	le
 8010ef6:	2330      	movle	r3, #48	; 0x30
 8010ef8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010efc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010f00:	1b52      	subs	r2, r2, r5
 8010f02:	6122      	str	r2, [r4, #16]
 8010f04:	f8cd a000 	str.w	sl, [sp]
 8010f08:	464b      	mov	r3, r9
 8010f0a:	aa03      	add	r2, sp, #12
 8010f0c:	4621      	mov	r1, r4
 8010f0e:	4640      	mov	r0, r8
 8010f10:	f7ff fee4 	bl	8010cdc <_printf_common>
 8010f14:	3001      	adds	r0, #1
 8010f16:	d14a      	bne.n	8010fae <_printf_i+0x1f6>
 8010f18:	f04f 30ff 	mov.w	r0, #4294967295
 8010f1c:	b004      	add	sp, #16
 8010f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f22:	6823      	ldr	r3, [r4, #0]
 8010f24:	f043 0320 	orr.w	r3, r3, #32
 8010f28:	6023      	str	r3, [r4, #0]
 8010f2a:	4833      	ldr	r0, [pc, #204]	; (8010ff8 <_printf_i+0x240>)
 8010f2c:	2778      	movs	r7, #120	; 0x78
 8010f2e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010f32:	6823      	ldr	r3, [r4, #0]
 8010f34:	6829      	ldr	r1, [r5, #0]
 8010f36:	061f      	lsls	r7, r3, #24
 8010f38:	f851 6b04 	ldr.w	r6, [r1], #4
 8010f3c:	d402      	bmi.n	8010f44 <_printf_i+0x18c>
 8010f3e:	065f      	lsls	r7, r3, #25
 8010f40:	bf48      	it	mi
 8010f42:	b2b6      	uxthmi	r6, r6
 8010f44:	07df      	lsls	r7, r3, #31
 8010f46:	bf48      	it	mi
 8010f48:	f043 0320 	orrmi.w	r3, r3, #32
 8010f4c:	6029      	str	r1, [r5, #0]
 8010f4e:	bf48      	it	mi
 8010f50:	6023      	strmi	r3, [r4, #0]
 8010f52:	b91e      	cbnz	r6, 8010f5c <_printf_i+0x1a4>
 8010f54:	6823      	ldr	r3, [r4, #0]
 8010f56:	f023 0320 	bic.w	r3, r3, #32
 8010f5a:	6023      	str	r3, [r4, #0]
 8010f5c:	2310      	movs	r3, #16
 8010f5e:	e7a7      	b.n	8010eb0 <_printf_i+0xf8>
 8010f60:	4824      	ldr	r0, [pc, #144]	; (8010ff4 <_printf_i+0x23c>)
 8010f62:	e7e4      	b.n	8010f2e <_printf_i+0x176>
 8010f64:	4615      	mov	r5, r2
 8010f66:	e7bd      	b.n	8010ee4 <_printf_i+0x12c>
 8010f68:	682b      	ldr	r3, [r5, #0]
 8010f6a:	6826      	ldr	r6, [r4, #0]
 8010f6c:	6961      	ldr	r1, [r4, #20]
 8010f6e:	1d18      	adds	r0, r3, #4
 8010f70:	6028      	str	r0, [r5, #0]
 8010f72:	0635      	lsls	r5, r6, #24
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	d501      	bpl.n	8010f7c <_printf_i+0x1c4>
 8010f78:	6019      	str	r1, [r3, #0]
 8010f7a:	e002      	b.n	8010f82 <_printf_i+0x1ca>
 8010f7c:	0670      	lsls	r0, r6, #25
 8010f7e:	d5fb      	bpl.n	8010f78 <_printf_i+0x1c0>
 8010f80:	8019      	strh	r1, [r3, #0]
 8010f82:	2300      	movs	r3, #0
 8010f84:	6123      	str	r3, [r4, #16]
 8010f86:	4615      	mov	r5, r2
 8010f88:	e7bc      	b.n	8010f04 <_printf_i+0x14c>
 8010f8a:	682b      	ldr	r3, [r5, #0]
 8010f8c:	1d1a      	adds	r2, r3, #4
 8010f8e:	602a      	str	r2, [r5, #0]
 8010f90:	681d      	ldr	r5, [r3, #0]
 8010f92:	6862      	ldr	r2, [r4, #4]
 8010f94:	2100      	movs	r1, #0
 8010f96:	4628      	mov	r0, r5
 8010f98:	f7ef f91a 	bl	80001d0 <memchr>
 8010f9c:	b108      	cbz	r0, 8010fa2 <_printf_i+0x1ea>
 8010f9e:	1b40      	subs	r0, r0, r5
 8010fa0:	6060      	str	r0, [r4, #4]
 8010fa2:	6863      	ldr	r3, [r4, #4]
 8010fa4:	6123      	str	r3, [r4, #16]
 8010fa6:	2300      	movs	r3, #0
 8010fa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010fac:	e7aa      	b.n	8010f04 <_printf_i+0x14c>
 8010fae:	6923      	ldr	r3, [r4, #16]
 8010fb0:	462a      	mov	r2, r5
 8010fb2:	4649      	mov	r1, r9
 8010fb4:	4640      	mov	r0, r8
 8010fb6:	47d0      	blx	sl
 8010fb8:	3001      	adds	r0, #1
 8010fba:	d0ad      	beq.n	8010f18 <_printf_i+0x160>
 8010fbc:	6823      	ldr	r3, [r4, #0]
 8010fbe:	079b      	lsls	r3, r3, #30
 8010fc0:	d413      	bmi.n	8010fea <_printf_i+0x232>
 8010fc2:	68e0      	ldr	r0, [r4, #12]
 8010fc4:	9b03      	ldr	r3, [sp, #12]
 8010fc6:	4298      	cmp	r0, r3
 8010fc8:	bfb8      	it	lt
 8010fca:	4618      	movlt	r0, r3
 8010fcc:	e7a6      	b.n	8010f1c <_printf_i+0x164>
 8010fce:	2301      	movs	r3, #1
 8010fd0:	4632      	mov	r2, r6
 8010fd2:	4649      	mov	r1, r9
 8010fd4:	4640      	mov	r0, r8
 8010fd6:	47d0      	blx	sl
 8010fd8:	3001      	adds	r0, #1
 8010fda:	d09d      	beq.n	8010f18 <_printf_i+0x160>
 8010fdc:	3501      	adds	r5, #1
 8010fde:	68e3      	ldr	r3, [r4, #12]
 8010fe0:	9903      	ldr	r1, [sp, #12]
 8010fe2:	1a5b      	subs	r3, r3, r1
 8010fe4:	42ab      	cmp	r3, r5
 8010fe6:	dcf2      	bgt.n	8010fce <_printf_i+0x216>
 8010fe8:	e7eb      	b.n	8010fc2 <_printf_i+0x20a>
 8010fea:	2500      	movs	r5, #0
 8010fec:	f104 0619 	add.w	r6, r4, #25
 8010ff0:	e7f5      	b.n	8010fde <_printf_i+0x226>
 8010ff2:	bf00      	nop
 8010ff4:	0801507c 	.word	0x0801507c
 8010ff8:	0801508d 	.word	0x0801508d

08010ffc <_scanf_float>:
 8010ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011000:	b087      	sub	sp, #28
 8011002:	4617      	mov	r7, r2
 8011004:	9303      	str	r3, [sp, #12]
 8011006:	688b      	ldr	r3, [r1, #8]
 8011008:	1e5a      	subs	r2, r3, #1
 801100a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801100e:	bf83      	ittte	hi
 8011010:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8011014:	195b      	addhi	r3, r3, r5
 8011016:	9302      	strhi	r3, [sp, #8]
 8011018:	2300      	movls	r3, #0
 801101a:	bf86      	itte	hi
 801101c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8011020:	608b      	strhi	r3, [r1, #8]
 8011022:	9302      	strls	r3, [sp, #8]
 8011024:	680b      	ldr	r3, [r1, #0]
 8011026:	468b      	mov	fp, r1
 8011028:	2500      	movs	r5, #0
 801102a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801102e:	f84b 3b1c 	str.w	r3, [fp], #28
 8011032:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011036:	4680      	mov	r8, r0
 8011038:	460c      	mov	r4, r1
 801103a:	465e      	mov	r6, fp
 801103c:	46aa      	mov	sl, r5
 801103e:	46a9      	mov	r9, r5
 8011040:	9501      	str	r5, [sp, #4]
 8011042:	68a2      	ldr	r2, [r4, #8]
 8011044:	b152      	cbz	r2, 801105c <_scanf_float+0x60>
 8011046:	683b      	ldr	r3, [r7, #0]
 8011048:	781b      	ldrb	r3, [r3, #0]
 801104a:	2b4e      	cmp	r3, #78	; 0x4e
 801104c:	d864      	bhi.n	8011118 <_scanf_float+0x11c>
 801104e:	2b40      	cmp	r3, #64	; 0x40
 8011050:	d83c      	bhi.n	80110cc <_scanf_float+0xd0>
 8011052:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8011056:	b2c8      	uxtb	r0, r1
 8011058:	280e      	cmp	r0, #14
 801105a:	d93a      	bls.n	80110d2 <_scanf_float+0xd6>
 801105c:	f1b9 0f00 	cmp.w	r9, #0
 8011060:	d003      	beq.n	801106a <_scanf_float+0x6e>
 8011062:	6823      	ldr	r3, [r4, #0]
 8011064:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011068:	6023      	str	r3, [r4, #0]
 801106a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801106e:	f1ba 0f01 	cmp.w	sl, #1
 8011072:	f200 8113 	bhi.w	801129c <_scanf_float+0x2a0>
 8011076:	455e      	cmp	r6, fp
 8011078:	f200 8105 	bhi.w	8011286 <_scanf_float+0x28a>
 801107c:	2501      	movs	r5, #1
 801107e:	4628      	mov	r0, r5
 8011080:	b007      	add	sp, #28
 8011082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011086:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801108a:	2a0d      	cmp	r2, #13
 801108c:	d8e6      	bhi.n	801105c <_scanf_float+0x60>
 801108e:	a101      	add	r1, pc, #4	; (adr r1, 8011094 <_scanf_float+0x98>)
 8011090:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011094:	080111d3 	.word	0x080111d3
 8011098:	0801105d 	.word	0x0801105d
 801109c:	0801105d 	.word	0x0801105d
 80110a0:	0801105d 	.word	0x0801105d
 80110a4:	08011233 	.word	0x08011233
 80110a8:	0801120b 	.word	0x0801120b
 80110ac:	0801105d 	.word	0x0801105d
 80110b0:	0801105d 	.word	0x0801105d
 80110b4:	080111e1 	.word	0x080111e1
 80110b8:	0801105d 	.word	0x0801105d
 80110bc:	0801105d 	.word	0x0801105d
 80110c0:	0801105d 	.word	0x0801105d
 80110c4:	0801105d 	.word	0x0801105d
 80110c8:	08011199 	.word	0x08011199
 80110cc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80110d0:	e7db      	b.n	801108a <_scanf_float+0x8e>
 80110d2:	290e      	cmp	r1, #14
 80110d4:	d8c2      	bhi.n	801105c <_scanf_float+0x60>
 80110d6:	a001      	add	r0, pc, #4	; (adr r0, 80110dc <_scanf_float+0xe0>)
 80110d8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80110dc:	0801118b 	.word	0x0801118b
 80110e0:	0801105d 	.word	0x0801105d
 80110e4:	0801118b 	.word	0x0801118b
 80110e8:	0801121f 	.word	0x0801121f
 80110ec:	0801105d 	.word	0x0801105d
 80110f0:	08011139 	.word	0x08011139
 80110f4:	08011175 	.word	0x08011175
 80110f8:	08011175 	.word	0x08011175
 80110fc:	08011175 	.word	0x08011175
 8011100:	08011175 	.word	0x08011175
 8011104:	08011175 	.word	0x08011175
 8011108:	08011175 	.word	0x08011175
 801110c:	08011175 	.word	0x08011175
 8011110:	08011175 	.word	0x08011175
 8011114:	08011175 	.word	0x08011175
 8011118:	2b6e      	cmp	r3, #110	; 0x6e
 801111a:	d809      	bhi.n	8011130 <_scanf_float+0x134>
 801111c:	2b60      	cmp	r3, #96	; 0x60
 801111e:	d8b2      	bhi.n	8011086 <_scanf_float+0x8a>
 8011120:	2b54      	cmp	r3, #84	; 0x54
 8011122:	d077      	beq.n	8011214 <_scanf_float+0x218>
 8011124:	2b59      	cmp	r3, #89	; 0x59
 8011126:	d199      	bne.n	801105c <_scanf_float+0x60>
 8011128:	2d07      	cmp	r5, #7
 801112a:	d197      	bne.n	801105c <_scanf_float+0x60>
 801112c:	2508      	movs	r5, #8
 801112e:	e029      	b.n	8011184 <_scanf_float+0x188>
 8011130:	2b74      	cmp	r3, #116	; 0x74
 8011132:	d06f      	beq.n	8011214 <_scanf_float+0x218>
 8011134:	2b79      	cmp	r3, #121	; 0x79
 8011136:	e7f6      	b.n	8011126 <_scanf_float+0x12a>
 8011138:	6821      	ldr	r1, [r4, #0]
 801113a:	05c8      	lsls	r0, r1, #23
 801113c:	d51a      	bpl.n	8011174 <_scanf_float+0x178>
 801113e:	9b02      	ldr	r3, [sp, #8]
 8011140:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8011144:	6021      	str	r1, [r4, #0]
 8011146:	f109 0901 	add.w	r9, r9, #1
 801114a:	b11b      	cbz	r3, 8011154 <_scanf_float+0x158>
 801114c:	3b01      	subs	r3, #1
 801114e:	3201      	adds	r2, #1
 8011150:	9302      	str	r3, [sp, #8]
 8011152:	60a2      	str	r2, [r4, #8]
 8011154:	68a3      	ldr	r3, [r4, #8]
 8011156:	3b01      	subs	r3, #1
 8011158:	60a3      	str	r3, [r4, #8]
 801115a:	6923      	ldr	r3, [r4, #16]
 801115c:	3301      	adds	r3, #1
 801115e:	6123      	str	r3, [r4, #16]
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	3b01      	subs	r3, #1
 8011164:	2b00      	cmp	r3, #0
 8011166:	607b      	str	r3, [r7, #4]
 8011168:	f340 8084 	ble.w	8011274 <_scanf_float+0x278>
 801116c:	683b      	ldr	r3, [r7, #0]
 801116e:	3301      	adds	r3, #1
 8011170:	603b      	str	r3, [r7, #0]
 8011172:	e766      	b.n	8011042 <_scanf_float+0x46>
 8011174:	eb1a 0f05 	cmn.w	sl, r5
 8011178:	f47f af70 	bne.w	801105c <_scanf_float+0x60>
 801117c:	6822      	ldr	r2, [r4, #0]
 801117e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8011182:	6022      	str	r2, [r4, #0]
 8011184:	f806 3b01 	strb.w	r3, [r6], #1
 8011188:	e7e4      	b.n	8011154 <_scanf_float+0x158>
 801118a:	6822      	ldr	r2, [r4, #0]
 801118c:	0610      	lsls	r0, r2, #24
 801118e:	f57f af65 	bpl.w	801105c <_scanf_float+0x60>
 8011192:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011196:	e7f4      	b.n	8011182 <_scanf_float+0x186>
 8011198:	f1ba 0f00 	cmp.w	sl, #0
 801119c:	d10e      	bne.n	80111bc <_scanf_float+0x1c0>
 801119e:	f1b9 0f00 	cmp.w	r9, #0
 80111a2:	d10e      	bne.n	80111c2 <_scanf_float+0x1c6>
 80111a4:	6822      	ldr	r2, [r4, #0]
 80111a6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80111aa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80111ae:	d108      	bne.n	80111c2 <_scanf_float+0x1c6>
 80111b0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80111b4:	6022      	str	r2, [r4, #0]
 80111b6:	f04f 0a01 	mov.w	sl, #1
 80111ba:	e7e3      	b.n	8011184 <_scanf_float+0x188>
 80111bc:	f1ba 0f02 	cmp.w	sl, #2
 80111c0:	d055      	beq.n	801126e <_scanf_float+0x272>
 80111c2:	2d01      	cmp	r5, #1
 80111c4:	d002      	beq.n	80111cc <_scanf_float+0x1d0>
 80111c6:	2d04      	cmp	r5, #4
 80111c8:	f47f af48 	bne.w	801105c <_scanf_float+0x60>
 80111cc:	3501      	adds	r5, #1
 80111ce:	b2ed      	uxtb	r5, r5
 80111d0:	e7d8      	b.n	8011184 <_scanf_float+0x188>
 80111d2:	f1ba 0f01 	cmp.w	sl, #1
 80111d6:	f47f af41 	bne.w	801105c <_scanf_float+0x60>
 80111da:	f04f 0a02 	mov.w	sl, #2
 80111de:	e7d1      	b.n	8011184 <_scanf_float+0x188>
 80111e0:	b97d      	cbnz	r5, 8011202 <_scanf_float+0x206>
 80111e2:	f1b9 0f00 	cmp.w	r9, #0
 80111e6:	f47f af3c 	bne.w	8011062 <_scanf_float+0x66>
 80111ea:	6822      	ldr	r2, [r4, #0]
 80111ec:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80111f0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80111f4:	f47f af39 	bne.w	801106a <_scanf_float+0x6e>
 80111f8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80111fc:	6022      	str	r2, [r4, #0]
 80111fe:	2501      	movs	r5, #1
 8011200:	e7c0      	b.n	8011184 <_scanf_float+0x188>
 8011202:	2d03      	cmp	r5, #3
 8011204:	d0e2      	beq.n	80111cc <_scanf_float+0x1d0>
 8011206:	2d05      	cmp	r5, #5
 8011208:	e7de      	b.n	80111c8 <_scanf_float+0x1cc>
 801120a:	2d02      	cmp	r5, #2
 801120c:	f47f af26 	bne.w	801105c <_scanf_float+0x60>
 8011210:	2503      	movs	r5, #3
 8011212:	e7b7      	b.n	8011184 <_scanf_float+0x188>
 8011214:	2d06      	cmp	r5, #6
 8011216:	f47f af21 	bne.w	801105c <_scanf_float+0x60>
 801121a:	2507      	movs	r5, #7
 801121c:	e7b2      	b.n	8011184 <_scanf_float+0x188>
 801121e:	6822      	ldr	r2, [r4, #0]
 8011220:	0591      	lsls	r1, r2, #22
 8011222:	f57f af1b 	bpl.w	801105c <_scanf_float+0x60>
 8011226:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801122a:	6022      	str	r2, [r4, #0]
 801122c:	f8cd 9004 	str.w	r9, [sp, #4]
 8011230:	e7a8      	b.n	8011184 <_scanf_float+0x188>
 8011232:	6822      	ldr	r2, [r4, #0]
 8011234:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8011238:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801123c:	d006      	beq.n	801124c <_scanf_float+0x250>
 801123e:	0550      	lsls	r0, r2, #21
 8011240:	f57f af0c 	bpl.w	801105c <_scanf_float+0x60>
 8011244:	f1b9 0f00 	cmp.w	r9, #0
 8011248:	f43f af0f 	beq.w	801106a <_scanf_float+0x6e>
 801124c:	0591      	lsls	r1, r2, #22
 801124e:	bf58      	it	pl
 8011250:	9901      	ldrpl	r1, [sp, #4]
 8011252:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011256:	bf58      	it	pl
 8011258:	eba9 0101 	subpl.w	r1, r9, r1
 801125c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8011260:	bf58      	it	pl
 8011262:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011266:	6022      	str	r2, [r4, #0]
 8011268:	f04f 0900 	mov.w	r9, #0
 801126c:	e78a      	b.n	8011184 <_scanf_float+0x188>
 801126e:	f04f 0a03 	mov.w	sl, #3
 8011272:	e787      	b.n	8011184 <_scanf_float+0x188>
 8011274:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011278:	4639      	mov	r1, r7
 801127a:	4640      	mov	r0, r8
 801127c:	4798      	blx	r3
 801127e:	2800      	cmp	r0, #0
 8011280:	f43f aedf 	beq.w	8011042 <_scanf_float+0x46>
 8011284:	e6ea      	b.n	801105c <_scanf_float+0x60>
 8011286:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801128a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801128e:	463a      	mov	r2, r7
 8011290:	4640      	mov	r0, r8
 8011292:	4798      	blx	r3
 8011294:	6923      	ldr	r3, [r4, #16]
 8011296:	3b01      	subs	r3, #1
 8011298:	6123      	str	r3, [r4, #16]
 801129a:	e6ec      	b.n	8011076 <_scanf_float+0x7a>
 801129c:	1e6b      	subs	r3, r5, #1
 801129e:	2b06      	cmp	r3, #6
 80112a0:	d825      	bhi.n	80112ee <_scanf_float+0x2f2>
 80112a2:	2d02      	cmp	r5, #2
 80112a4:	d836      	bhi.n	8011314 <_scanf_float+0x318>
 80112a6:	455e      	cmp	r6, fp
 80112a8:	f67f aee8 	bls.w	801107c <_scanf_float+0x80>
 80112ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80112b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80112b4:	463a      	mov	r2, r7
 80112b6:	4640      	mov	r0, r8
 80112b8:	4798      	blx	r3
 80112ba:	6923      	ldr	r3, [r4, #16]
 80112bc:	3b01      	subs	r3, #1
 80112be:	6123      	str	r3, [r4, #16]
 80112c0:	e7f1      	b.n	80112a6 <_scanf_float+0x2aa>
 80112c2:	9802      	ldr	r0, [sp, #8]
 80112c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80112c8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80112cc:	9002      	str	r0, [sp, #8]
 80112ce:	463a      	mov	r2, r7
 80112d0:	4640      	mov	r0, r8
 80112d2:	4798      	blx	r3
 80112d4:	6923      	ldr	r3, [r4, #16]
 80112d6:	3b01      	subs	r3, #1
 80112d8:	6123      	str	r3, [r4, #16]
 80112da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80112de:	fa5f fa8a 	uxtb.w	sl, sl
 80112e2:	f1ba 0f02 	cmp.w	sl, #2
 80112e6:	d1ec      	bne.n	80112c2 <_scanf_float+0x2c6>
 80112e8:	3d03      	subs	r5, #3
 80112ea:	b2ed      	uxtb	r5, r5
 80112ec:	1b76      	subs	r6, r6, r5
 80112ee:	6823      	ldr	r3, [r4, #0]
 80112f0:	05da      	lsls	r2, r3, #23
 80112f2:	d52f      	bpl.n	8011354 <_scanf_float+0x358>
 80112f4:	055b      	lsls	r3, r3, #21
 80112f6:	d510      	bpl.n	801131a <_scanf_float+0x31e>
 80112f8:	455e      	cmp	r6, fp
 80112fa:	f67f aebf 	bls.w	801107c <_scanf_float+0x80>
 80112fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011302:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011306:	463a      	mov	r2, r7
 8011308:	4640      	mov	r0, r8
 801130a:	4798      	blx	r3
 801130c:	6923      	ldr	r3, [r4, #16]
 801130e:	3b01      	subs	r3, #1
 8011310:	6123      	str	r3, [r4, #16]
 8011312:	e7f1      	b.n	80112f8 <_scanf_float+0x2fc>
 8011314:	46aa      	mov	sl, r5
 8011316:	9602      	str	r6, [sp, #8]
 8011318:	e7df      	b.n	80112da <_scanf_float+0x2de>
 801131a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801131e:	6923      	ldr	r3, [r4, #16]
 8011320:	2965      	cmp	r1, #101	; 0x65
 8011322:	f103 33ff 	add.w	r3, r3, #4294967295
 8011326:	f106 35ff 	add.w	r5, r6, #4294967295
 801132a:	6123      	str	r3, [r4, #16]
 801132c:	d00c      	beq.n	8011348 <_scanf_float+0x34c>
 801132e:	2945      	cmp	r1, #69	; 0x45
 8011330:	d00a      	beq.n	8011348 <_scanf_float+0x34c>
 8011332:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011336:	463a      	mov	r2, r7
 8011338:	4640      	mov	r0, r8
 801133a:	4798      	blx	r3
 801133c:	6923      	ldr	r3, [r4, #16]
 801133e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8011342:	3b01      	subs	r3, #1
 8011344:	1eb5      	subs	r5, r6, #2
 8011346:	6123      	str	r3, [r4, #16]
 8011348:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801134c:	463a      	mov	r2, r7
 801134e:	4640      	mov	r0, r8
 8011350:	4798      	blx	r3
 8011352:	462e      	mov	r6, r5
 8011354:	6825      	ldr	r5, [r4, #0]
 8011356:	f015 0510 	ands.w	r5, r5, #16
 801135a:	d158      	bne.n	801140e <_scanf_float+0x412>
 801135c:	7035      	strb	r5, [r6, #0]
 801135e:	6823      	ldr	r3, [r4, #0]
 8011360:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8011364:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011368:	d11c      	bne.n	80113a4 <_scanf_float+0x3a8>
 801136a:	9b01      	ldr	r3, [sp, #4]
 801136c:	454b      	cmp	r3, r9
 801136e:	eba3 0209 	sub.w	r2, r3, r9
 8011372:	d124      	bne.n	80113be <_scanf_float+0x3c2>
 8011374:	2200      	movs	r2, #0
 8011376:	4659      	mov	r1, fp
 8011378:	4640      	mov	r0, r8
 801137a:	f002 fc45 	bl	8013c08 <_strtod_r>
 801137e:	9b03      	ldr	r3, [sp, #12]
 8011380:	6821      	ldr	r1, [r4, #0]
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	f011 0f02 	tst.w	r1, #2
 8011388:	ec57 6b10 	vmov	r6, r7, d0
 801138c:	f103 0204 	add.w	r2, r3, #4
 8011390:	d020      	beq.n	80113d4 <_scanf_float+0x3d8>
 8011392:	9903      	ldr	r1, [sp, #12]
 8011394:	600a      	str	r2, [r1, #0]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	e9c3 6700 	strd	r6, r7, [r3]
 801139c:	68e3      	ldr	r3, [r4, #12]
 801139e:	3301      	adds	r3, #1
 80113a0:	60e3      	str	r3, [r4, #12]
 80113a2:	e66c      	b.n	801107e <_scanf_float+0x82>
 80113a4:	9b04      	ldr	r3, [sp, #16]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d0e4      	beq.n	8011374 <_scanf_float+0x378>
 80113aa:	9905      	ldr	r1, [sp, #20]
 80113ac:	230a      	movs	r3, #10
 80113ae:	462a      	mov	r2, r5
 80113b0:	3101      	adds	r1, #1
 80113b2:	4640      	mov	r0, r8
 80113b4:	f002 fcb0 	bl	8013d18 <_strtol_r>
 80113b8:	9b04      	ldr	r3, [sp, #16]
 80113ba:	9e05      	ldr	r6, [sp, #20]
 80113bc:	1ac2      	subs	r2, r0, r3
 80113be:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80113c2:	429e      	cmp	r6, r3
 80113c4:	bf28      	it	cs
 80113c6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80113ca:	4912      	ldr	r1, [pc, #72]	; (8011414 <_scanf_float+0x418>)
 80113cc:	4630      	mov	r0, r6
 80113ce:	f000 f8d5 	bl	801157c <siprintf>
 80113d2:	e7cf      	b.n	8011374 <_scanf_float+0x378>
 80113d4:	f011 0f04 	tst.w	r1, #4
 80113d8:	9903      	ldr	r1, [sp, #12]
 80113da:	600a      	str	r2, [r1, #0]
 80113dc:	d1db      	bne.n	8011396 <_scanf_float+0x39a>
 80113de:	f8d3 8000 	ldr.w	r8, [r3]
 80113e2:	ee10 2a10 	vmov	r2, s0
 80113e6:	ee10 0a10 	vmov	r0, s0
 80113ea:	463b      	mov	r3, r7
 80113ec:	4639      	mov	r1, r7
 80113ee:	f7ef fb9d 	bl	8000b2c <__aeabi_dcmpun>
 80113f2:	b128      	cbz	r0, 8011400 <_scanf_float+0x404>
 80113f4:	4808      	ldr	r0, [pc, #32]	; (8011418 <_scanf_float+0x41c>)
 80113f6:	f000 f9cb 	bl	8011790 <nanf>
 80113fa:	ed88 0a00 	vstr	s0, [r8]
 80113fe:	e7cd      	b.n	801139c <_scanf_float+0x3a0>
 8011400:	4630      	mov	r0, r6
 8011402:	4639      	mov	r1, r7
 8011404:	f7ef fbf0 	bl	8000be8 <__aeabi_d2f>
 8011408:	f8c8 0000 	str.w	r0, [r8]
 801140c:	e7c6      	b.n	801139c <_scanf_float+0x3a0>
 801140e:	2500      	movs	r5, #0
 8011410:	e635      	b.n	801107e <_scanf_float+0x82>
 8011412:	bf00      	nop
 8011414:	0801509e 	.word	0x0801509e
 8011418:	08015435 	.word	0x08015435

0801141c <std>:
 801141c:	2300      	movs	r3, #0
 801141e:	b510      	push	{r4, lr}
 8011420:	4604      	mov	r4, r0
 8011422:	e9c0 3300 	strd	r3, r3, [r0]
 8011426:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801142a:	6083      	str	r3, [r0, #8]
 801142c:	8181      	strh	r1, [r0, #12]
 801142e:	6643      	str	r3, [r0, #100]	; 0x64
 8011430:	81c2      	strh	r2, [r0, #14]
 8011432:	6183      	str	r3, [r0, #24]
 8011434:	4619      	mov	r1, r3
 8011436:	2208      	movs	r2, #8
 8011438:	305c      	adds	r0, #92	; 0x5c
 801143a:	f000 f91c 	bl	8011676 <memset>
 801143e:	4b05      	ldr	r3, [pc, #20]	; (8011454 <std+0x38>)
 8011440:	6263      	str	r3, [r4, #36]	; 0x24
 8011442:	4b05      	ldr	r3, [pc, #20]	; (8011458 <std+0x3c>)
 8011444:	62a3      	str	r3, [r4, #40]	; 0x28
 8011446:	4b05      	ldr	r3, [pc, #20]	; (801145c <std+0x40>)
 8011448:	62e3      	str	r3, [r4, #44]	; 0x2c
 801144a:	4b05      	ldr	r3, [pc, #20]	; (8011460 <std+0x44>)
 801144c:	6224      	str	r4, [r4, #32]
 801144e:	6323      	str	r3, [r4, #48]	; 0x30
 8011450:	bd10      	pop	{r4, pc}
 8011452:	bf00      	nop
 8011454:	080115bd 	.word	0x080115bd
 8011458:	080115df 	.word	0x080115df
 801145c:	08011617 	.word	0x08011617
 8011460:	0801163b 	.word	0x0801163b

08011464 <stdio_exit_handler>:
 8011464:	4a02      	ldr	r2, [pc, #8]	; (8011470 <stdio_exit_handler+0xc>)
 8011466:	4903      	ldr	r1, [pc, #12]	; (8011474 <stdio_exit_handler+0x10>)
 8011468:	4803      	ldr	r0, [pc, #12]	; (8011478 <stdio_exit_handler+0x14>)
 801146a:	f000 b869 	b.w	8011540 <_fwalk_sglue>
 801146e:	bf00      	nop
 8011470:	2000010c 	.word	0x2000010c
 8011474:	080140d9 	.word	0x080140d9
 8011478:	20000118 	.word	0x20000118

0801147c <cleanup_stdio>:
 801147c:	6841      	ldr	r1, [r0, #4]
 801147e:	4b0c      	ldr	r3, [pc, #48]	; (80114b0 <cleanup_stdio+0x34>)
 8011480:	4299      	cmp	r1, r3
 8011482:	b510      	push	{r4, lr}
 8011484:	4604      	mov	r4, r0
 8011486:	d001      	beq.n	801148c <cleanup_stdio+0x10>
 8011488:	f002 fe26 	bl	80140d8 <_fflush_r>
 801148c:	68a1      	ldr	r1, [r4, #8]
 801148e:	4b09      	ldr	r3, [pc, #36]	; (80114b4 <cleanup_stdio+0x38>)
 8011490:	4299      	cmp	r1, r3
 8011492:	d002      	beq.n	801149a <cleanup_stdio+0x1e>
 8011494:	4620      	mov	r0, r4
 8011496:	f002 fe1f 	bl	80140d8 <_fflush_r>
 801149a:	68e1      	ldr	r1, [r4, #12]
 801149c:	4b06      	ldr	r3, [pc, #24]	; (80114b8 <cleanup_stdio+0x3c>)
 801149e:	4299      	cmp	r1, r3
 80114a0:	d004      	beq.n	80114ac <cleanup_stdio+0x30>
 80114a2:	4620      	mov	r0, r4
 80114a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114a8:	f002 be16 	b.w	80140d8 <_fflush_r>
 80114ac:	bd10      	pop	{r4, pc}
 80114ae:	bf00      	nop
 80114b0:	20002734 	.word	0x20002734
 80114b4:	2000279c 	.word	0x2000279c
 80114b8:	20002804 	.word	0x20002804

080114bc <global_stdio_init.part.0>:
 80114bc:	b510      	push	{r4, lr}
 80114be:	4b0b      	ldr	r3, [pc, #44]	; (80114ec <global_stdio_init.part.0+0x30>)
 80114c0:	4c0b      	ldr	r4, [pc, #44]	; (80114f0 <global_stdio_init.part.0+0x34>)
 80114c2:	4a0c      	ldr	r2, [pc, #48]	; (80114f4 <global_stdio_init.part.0+0x38>)
 80114c4:	601a      	str	r2, [r3, #0]
 80114c6:	4620      	mov	r0, r4
 80114c8:	2200      	movs	r2, #0
 80114ca:	2104      	movs	r1, #4
 80114cc:	f7ff ffa6 	bl	801141c <std>
 80114d0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80114d4:	2201      	movs	r2, #1
 80114d6:	2109      	movs	r1, #9
 80114d8:	f7ff ffa0 	bl	801141c <std>
 80114dc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80114e0:	2202      	movs	r2, #2
 80114e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114e6:	2112      	movs	r1, #18
 80114e8:	f7ff bf98 	b.w	801141c <std>
 80114ec:	2000286c 	.word	0x2000286c
 80114f0:	20002734 	.word	0x20002734
 80114f4:	08011465 	.word	0x08011465

080114f8 <__sfp_lock_acquire>:
 80114f8:	4801      	ldr	r0, [pc, #4]	; (8011500 <__sfp_lock_acquire+0x8>)
 80114fa:	f000 b939 	b.w	8011770 <__retarget_lock_acquire_recursive>
 80114fe:	bf00      	nop
 8011500:	20002875 	.word	0x20002875

08011504 <__sfp_lock_release>:
 8011504:	4801      	ldr	r0, [pc, #4]	; (801150c <__sfp_lock_release+0x8>)
 8011506:	f000 b934 	b.w	8011772 <__retarget_lock_release_recursive>
 801150a:	bf00      	nop
 801150c:	20002875 	.word	0x20002875

08011510 <__sinit>:
 8011510:	b510      	push	{r4, lr}
 8011512:	4604      	mov	r4, r0
 8011514:	f7ff fff0 	bl	80114f8 <__sfp_lock_acquire>
 8011518:	6a23      	ldr	r3, [r4, #32]
 801151a:	b11b      	cbz	r3, 8011524 <__sinit+0x14>
 801151c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011520:	f7ff bff0 	b.w	8011504 <__sfp_lock_release>
 8011524:	4b04      	ldr	r3, [pc, #16]	; (8011538 <__sinit+0x28>)
 8011526:	6223      	str	r3, [r4, #32]
 8011528:	4b04      	ldr	r3, [pc, #16]	; (801153c <__sinit+0x2c>)
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	2b00      	cmp	r3, #0
 801152e:	d1f5      	bne.n	801151c <__sinit+0xc>
 8011530:	f7ff ffc4 	bl	80114bc <global_stdio_init.part.0>
 8011534:	e7f2      	b.n	801151c <__sinit+0xc>
 8011536:	bf00      	nop
 8011538:	0801147d 	.word	0x0801147d
 801153c:	2000286c 	.word	0x2000286c

08011540 <_fwalk_sglue>:
 8011540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011544:	4607      	mov	r7, r0
 8011546:	4688      	mov	r8, r1
 8011548:	4614      	mov	r4, r2
 801154a:	2600      	movs	r6, #0
 801154c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011550:	f1b9 0901 	subs.w	r9, r9, #1
 8011554:	d505      	bpl.n	8011562 <_fwalk_sglue+0x22>
 8011556:	6824      	ldr	r4, [r4, #0]
 8011558:	2c00      	cmp	r4, #0
 801155a:	d1f7      	bne.n	801154c <_fwalk_sglue+0xc>
 801155c:	4630      	mov	r0, r6
 801155e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011562:	89ab      	ldrh	r3, [r5, #12]
 8011564:	2b01      	cmp	r3, #1
 8011566:	d907      	bls.n	8011578 <_fwalk_sglue+0x38>
 8011568:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801156c:	3301      	adds	r3, #1
 801156e:	d003      	beq.n	8011578 <_fwalk_sglue+0x38>
 8011570:	4629      	mov	r1, r5
 8011572:	4638      	mov	r0, r7
 8011574:	47c0      	blx	r8
 8011576:	4306      	orrs	r6, r0
 8011578:	3568      	adds	r5, #104	; 0x68
 801157a:	e7e9      	b.n	8011550 <_fwalk_sglue+0x10>

0801157c <siprintf>:
 801157c:	b40e      	push	{r1, r2, r3}
 801157e:	b500      	push	{lr}
 8011580:	b09c      	sub	sp, #112	; 0x70
 8011582:	ab1d      	add	r3, sp, #116	; 0x74
 8011584:	9002      	str	r0, [sp, #8]
 8011586:	9006      	str	r0, [sp, #24]
 8011588:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801158c:	4809      	ldr	r0, [pc, #36]	; (80115b4 <siprintf+0x38>)
 801158e:	9107      	str	r1, [sp, #28]
 8011590:	9104      	str	r1, [sp, #16]
 8011592:	4909      	ldr	r1, [pc, #36]	; (80115b8 <siprintf+0x3c>)
 8011594:	f853 2b04 	ldr.w	r2, [r3], #4
 8011598:	9105      	str	r1, [sp, #20]
 801159a:	6800      	ldr	r0, [r0, #0]
 801159c:	9301      	str	r3, [sp, #4]
 801159e:	a902      	add	r1, sp, #8
 80115a0:	f002 fc16 	bl	8013dd0 <_svfiprintf_r>
 80115a4:	9b02      	ldr	r3, [sp, #8]
 80115a6:	2200      	movs	r2, #0
 80115a8:	701a      	strb	r2, [r3, #0]
 80115aa:	b01c      	add	sp, #112	; 0x70
 80115ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80115b0:	b003      	add	sp, #12
 80115b2:	4770      	bx	lr
 80115b4:	20000164 	.word	0x20000164
 80115b8:	ffff0208 	.word	0xffff0208

080115bc <__sread>:
 80115bc:	b510      	push	{r4, lr}
 80115be:	460c      	mov	r4, r1
 80115c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115c4:	f000 f886 	bl	80116d4 <_read_r>
 80115c8:	2800      	cmp	r0, #0
 80115ca:	bfab      	itete	ge
 80115cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80115ce:	89a3      	ldrhlt	r3, [r4, #12]
 80115d0:	181b      	addge	r3, r3, r0
 80115d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80115d6:	bfac      	ite	ge
 80115d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80115da:	81a3      	strhlt	r3, [r4, #12]
 80115dc:	bd10      	pop	{r4, pc}

080115de <__swrite>:
 80115de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115e2:	461f      	mov	r7, r3
 80115e4:	898b      	ldrh	r3, [r1, #12]
 80115e6:	05db      	lsls	r3, r3, #23
 80115e8:	4605      	mov	r5, r0
 80115ea:	460c      	mov	r4, r1
 80115ec:	4616      	mov	r6, r2
 80115ee:	d505      	bpl.n	80115fc <__swrite+0x1e>
 80115f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115f4:	2302      	movs	r3, #2
 80115f6:	2200      	movs	r2, #0
 80115f8:	f000 f85a 	bl	80116b0 <_lseek_r>
 80115fc:	89a3      	ldrh	r3, [r4, #12]
 80115fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011602:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011606:	81a3      	strh	r3, [r4, #12]
 8011608:	4632      	mov	r2, r6
 801160a:	463b      	mov	r3, r7
 801160c:	4628      	mov	r0, r5
 801160e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011612:	f000 b871 	b.w	80116f8 <_write_r>

08011616 <__sseek>:
 8011616:	b510      	push	{r4, lr}
 8011618:	460c      	mov	r4, r1
 801161a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801161e:	f000 f847 	bl	80116b0 <_lseek_r>
 8011622:	1c43      	adds	r3, r0, #1
 8011624:	89a3      	ldrh	r3, [r4, #12]
 8011626:	bf15      	itete	ne
 8011628:	6560      	strne	r0, [r4, #84]	; 0x54
 801162a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801162e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011632:	81a3      	strheq	r3, [r4, #12]
 8011634:	bf18      	it	ne
 8011636:	81a3      	strhne	r3, [r4, #12]
 8011638:	bd10      	pop	{r4, pc}

0801163a <__sclose>:
 801163a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801163e:	f000 b827 	b.w	8011690 <_close_r>

08011642 <memmove>:
 8011642:	4288      	cmp	r0, r1
 8011644:	b510      	push	{r4, lr}
 8011646:	eb01 0402 	add.w	r4, r1, r2
 801164a:	d902      	bls.n	8011652 <memmove+0x10>
 801164c:	4284      	cmp	r4, r0
 801164e:	4623      	mov	r3, r4
 8011650:	d807      	bhi.n	8011662 <memmove+0x20>
 8011652:	1e43      	subs	r3, r0, #1
 8011654:	42a1      	cmp	r1, r4
 8011656:	d008      	beq.n	801166a <memmove+0x28>
 8011658:	f811 2b01 	ldrb.w	r2, [r1], #1
 801165c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011660:	e7f8      	b.n	8011654 <memmove+0x12>
 8011662:	4402      	add	r2, r0
 8011664:	4601      	mov	r1, r0
 8011666:	428a      	cmp	r2, r1
 8011668:	d100      	bne.n	801166c <memmove+0x2a>
 801166a:	bd10      	pop	{r4, pc}
 801166c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011670:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011674:	e7f7      	b.n	8011666 <memmove+0x24>

08011676 <memset>:
 8011676:	4402      	add	r2, r0
 8011678:	4603      	mov	r3, r0
 801167a:	4293      	cmp	r3, r2
 801167c:	d100      	bne.n	8011680 <memset+0xa>
 801167e:	4770      	bx	lr
 8011680:	f803 1b01 	strb.w	r1, [r3], #1
 8011684:	e7f9      	b.n	801167a <memset+0x4>
	...

08011688 <_localeconv_r>:
 8011688:	4800      	ldr	r0, [pc, #0]	; (801168c <_localeconv_r+0x4>)
 801168a:	4770      	bx	lr
 801168c:	20000258 	.word	0x20000258

08011690 <_close_r>:
 8011690:	b538      	push	{r3, r4, r5, lr}
 8011692:	4d06      	ldr	r5, [pc, #24]	; (80116ac <_close_r+0x1c>)
 8011694:	2300      	movs	r3, #0
 8011696:	4604      	mov	r4, r0
 8011698:	4608      	mov	r0, r1
 801169a:	602b      	str	r3, [r5, #0]
 801169c:	f7f0 fa19 	bl	8001ad2 <_close>
 80116a0:	1c43      	adds	r3, r0, #1
 80116a2:	d102      	bne.n	80116aa <_close_r+0x1a>
 80116a4:	682b      	ldr	r3, [r5, #0]
 80116a6:	b103      	cbz	r3, 80116aa <_close_r+0x1a>
 80116a8:	6023      	str	r3, [r4, #0]
 80116aa:	bd38      	pop	{r3, r4, r5, pc}
 80116ac:	20002870 	.word	0x20002870

080116b0 <_lseek_r>:
 80116b0:	b538      	push	{r3, r4, r5, lr}
 80116b2:	4d07      	ldr	r5, [pc, #28]	; (80116d0 <_lseek_r+0x20>)
 80116b4:	4604      	mov	r4, r0
 80116b6:	4608      	mov	r0, r1
 80116b8:	4611      	mov	r1, r2
 80116ba:	2200      	movs	r2, #0
 80116bc:	602a      	str	r2, [r5, #0]
 80116be:	461a      	mov	r2, r3
 80116c0:	f7f0 fa2e 	bl	8001b20 <_lseek>
 80116c4:	1c43      	adds	r3, r0, #1
 80116c6:	d102      	bne.n	80116ce <_lseek_r+0x1e>
 80116c8:	682b      	ldr	r3, [r5, #0]
 80116ca:	b103      	cbz	r3, 80116ce <_lseek_r+0x1e>
 80116cc:	6023      	str	r3, [r4, #0]
 80116ce:	bd38      	pop	{r3, r4, r5, pc}
 80116d0:	20002870 	.word	0x20002870

080116d4 <_read_r>:
 80116d4:	b538      	push	{r3, r4, r5, lr}
 80116d6:	4d07      	ldr	r5, [pc, #28]	; (80116f4 <_read_r+0x20>)
 80116d8:	4604      	mov	r4, r0
 80116da:	4608      	mov	r0, r1
 80116dc:	4611      	mov	r1, r2
 80116de:	2200      	movs	r2, #0
 80116e0:	602a      	str	r2, [r5, #0]
 80116e2:	461a      	mov	r2, r3
 80116e4:	f7f0 f9bc 	bl	8001a60 <_read>
 80116e8:	1c43      	adds	r3, r0, #1
 80116ea:	d102      	bne.n	80116f2 <_read_r+0x1e>
 80116ec:	682b      	ldr	r3, [r5, #0]
 80116ee:	b103      	cbz	r3, 80116f2 <_read_r+0x1e>
 80116f0:	6023      	str	r3, [r4, #0]
 80116f2:	bd38      	pop	{r3, r4, r5, pc}
 80116f4:	20002870 	.word	0x20002870

080116f8 <_write_r>:
 80116f8:	b538      	push	{r3, r4, r5, lr}
 80116fa:	4d07      	ldr	r5, [pc, #28]	; (8011718 <_write_r+0x20>)
 80116fc:	4604      	mov	r4, r0
 80116fe:	4608      	mov	r0, r1
 8011700:	4611      	mov	r1, r2
 8011702:	2200      	movs	r2, #0
 8011704:	602a      	str	r2, [r5, #0]
 8011706:	461a      	mov	r2, r3
 8011708:	f7f0 f9c7 	bl	8001a9a <_write>
 801170c:	1c43      	adds	r3, r0, #1
 801170e:	d102      	bne.n	8011716 <_write_r+0x1e>
 8011710:	682b      	ldr	r3, [r5, #0]
 8011712:	b103      	cbz	r3, 8011716 <_write_r+0x1e>
 8011714:	6023      	str	r3, [r4, #0]
 8011716:	bd38      	pop	{r3, r4, r5, pc}
 8011718:	20002870 	.word	0x20002870

0801171c <__errno>:
 801171c:	4b01      	ldr	r3, [pc, #4]	; (8011724 <__errno+0x8>)
 801171e:	6818      	ldr	r0, [r3, #0]
 8011720:	4770      	bx	lr
 8011722:	bf00      	nop
 8011724:	20000164 	.word	0x20000164

08011728 <__libc_init_array>:
 8011728:	b570      	push	{r4, r5, r6, lr}
 801172a:	4d0d      	ldr	r5, [pc, #52]	; (8011760 <__libc_init_array+0x38>)
 801172c:	4c0d      	ldr	r4, [pc, #52]	; (8011764 <__libc_init_array+0x3c>)
 801172e:	1b64      	subs	r4, r4, r5
 8011730:	10a4      	asrs	r4, r4, #2
 8011732:	2600      	movs	r6, #0
 8011734:	42a6      	cmp	r6, r4
 8011736:	d109      	bne.n	801174c <__libc_init_array+0x24>
 8011738:	4d0b      	ldr	r5, [pc, #44]	; (8011768 <__libc_init_array+0x40>)
 801173a:	4c0c      	ldr	r4, [pc, #48]	; (801176c <__libc_init_array+0x44>)
 801173c:	f003 fbbc 	bl	8014eb8 <_init>
 8011740:	1b64      	subs	r4, r4, r5
 8011742:	10a4      	asrs	r4, r4, #2
 8011744:	2600      	movs	r6, #0
 8011746:	42a6      	cmp	r6, r4
 8011748:	d105      	bne.n	8011756 <__libc_init_array+0x2e>
 801174a:	bd70      	pop	{r4, r5, r6, pc}
 801174c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011750:	4798      	blx	r3
 8011752:	3601      	adds	r6, #1
 8011754:	e7ee      	b.n	8011734 <__libc_init_array+0xc>
 8011756:	f855 3b04 	ldr.w	r3, [r5], #4
 801175a:	4798      	blx	r3
 801175c:	3601      	adds	r6, #1
 801175e:	e7f2      	b.n	8011746 <__libc_init_array+0x1e>
 8011760:	08015498 	.word	0x08015498
 8011764:	08015498 	.word	0x08015498
 8011768:	08015498 	.word	0x08015498
 801176c:	0801549c 	.word	0x0801549c

08011770 <__retarget_lock_acquire_recursive>:
 8011770:	4770      	bx	lr

08011772 <__retarget_lock_release_recursive>:
 8011772:	4770      	bx	lr

08011774 <memcpy>:
 8011774:	440a      	add	r2, r1
 8011776:	4291      	cmp	r1, r2
 8011778:	f100 33ff 	add.w	r3, r0, #4294967295
 801177c:	d100      	bne.n	8011780 <memcpy+0xc>
 801177e:	4770      	bx	lr
 8011780:	b510      	push	{r4, lr}
 8011782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011786:	f803 4f01 	strb.w	r4, [r3, #1]!
 801178a:	4291      	cmp	r1, r2
 801178c:	d1f9      	bne.n	8011782 <memcpy+0xe>
 801178e:	bd10      	pop	{r4, pc}

08011790 <nanf>:
 8011790:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8011798 <nanf+0x8>
 8011794:	4770      	bx	lr
 8011796:	bf00      	nop
 8011798:	7fc00000 	.word	0x7fc00000

0801179c <quorem>:
 801179c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117a0:	6903      	ldr	r3, [r0, #16]
 80117a2:	690c      	ldr	r4, [r1, #16]
 80117a4:	42a3      	cmp	r3, r4
 80117a6:	4607      	mov	r7, r0
 80117a8:	db7e      	blt.n	80118a8 <quorem+0x10c>
 80117aa:	3c01      	subs	r4, #1
 80117ac:	f101 0814 	add.w	r8, r1, #20
 80117b0:	f100 0514 	add.w	r5, r0, #20
 80117b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80117b8:	9301      	str	r3, [sp, #4]
 80117ba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80117be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80117c2:	3301      	adds	r3, #1
 80117c4:	429a      	cmp	r2, r3
 80117c6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80117ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80117ce:	fbb2 f6f3 	udiv	r6, r2, r3
 80117d2:	d331      	bcc.n	8011838 <quorem+0x9c>
 80117d4:	f04f 0e00 	mov.w	lr, #0
 80117d8:	4640      	mov	r0, r8
 80117da:	46ac      	mov	ip, r5
 80117dc:	46f2      	mov	sl, lr
 80117de:	f850 2b04 	ldr.w	r2, [r0], #4
 80117e2:	b293      	uxth	r3, r2
 80117e4:	fb06 e303 	mla	r3, r6, r3, lr
 80117e8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80117ec:	0c1a      	lsrs	r2, r3, #16
 80117ee:	b29b      	uxth	r3, r3
 80117f0:	ebaa 0303 	sub.w	r3, sl, r3
 80117f4:	f8dc a000 	ldr.w	sl, [ip]
 80117f8:	fa13 f38a 	uxtah	r3, r3, sl
 80117fc:	fb06 220e 	mla	r2, r6, lr, r2
 8011800:	9300      	str	r3, [sp, #0]
 8011802:	9b00      	ldr	r3, [sp, #0]
 8011804:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011808:	b292      	uxth	r2, r2
 801180a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801180e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011812:	f8bd 3000 	ldrh.w	r3, [sp]
 8011816:	4581      	cmp	r9, r0
 8011818:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801181c:	f84c 3b04 	str.w	r3, [ip], #4
 8011820:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011824:	d2db      	bcs.n	80117de <quorem+0x42>
 8011826:	f855 300b 	ldr.w	r3, [r5, fp]
 801182a:	b92b      	cbnz	r3, 8011838 <quorem+0x9c>
 801182c:	9b01      	ldr	r3, [sp, #4]
 801182e:	3b04      	subs	r3, #4
 8011830:	429d      	cmp	r5, r3
 8011832:	461a      	mov	r2, r3
 8011834:	d32c      	bcc.n	8011890 <quorem+0xf4>
 8011836:	613c      	str	r4, [r7, #16]
 8011838:	4638      	mov	r0, r7
 801183a:	f001 f9f1 	bl	8012c20 <__mcmp>
 801183e:	2800      	cmp	r0, #0
 8011840:	db22      	blt.n	8011888 <quorem+0xec>
 8011842:	3601      	adds	r6, #1
 8011844:	4629      	mov	r1, r5
 8011846:	2000      	movs	r0, #0
 8011848:	f858 2b04 	ldr.w	r2, [r8], #4
 801184c:	f8d1 c000 	ldr.w	ip, [r1]
 8011850:	b293      	uxth	r3, r2
 8011852:	1ac3      	subs	r3, r0, r3
 8011854:	0c12      	lsrs	r2, r2, #16
 8011856:	fa13 f38c 	uxtah	r3, r3, ip
 801185a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801185e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011862:	b29b      	uxth	r3, r3
 8011864:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011868:	45c1      	cmp	r9, r8
 801186a:	f841 3b04 	str.w	r3, [r1], #4
 801186e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011872:	d2e9      	bcs.n	8011848 <quorem+0xac>
 8011874:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011878:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801187c:	b922      	cbnz	r2, 8011888 <quorem+0xec>
 801187e:	3b04      	subs	r3, #4
 8011880:	429d      	cmp	r5, r3
 8011882:	461a      	mov	r2, r3
 8011884:	d30a      	bcc.n	801189c <quorem+0x100>
 8011886:	613c      	str	r4, [r7, #16]
 8011888:	4630      	mov	r0, r6
 801188a:	b003      	add	sp, #12
 801188c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011890:	6812      	ldr	r2, [r2, #0]
 8011892:	3b04      	subs	r3, #4
 8011894:	2a00      	cmp	r2, #0
 8011896:	d1ce      	bne.n	8011836 <quorem+0x9a>
 8011898:	3c01      	subs	r4, #1
 801189a:	e7c9      	b.n	8011830 <quorem+0x94>
 801189c:	6812      	ldr	r2, [r2, #0]
 801189e:	3b04      	subs	r3, #4
 80118a0:	2a00      	cmp	r2, #0
 80118a2:	d1f0      	bne.n	8011886 <quorem+0xea>
 80118a4:	3c01      	subs	r4, #1
 80118a6:	e7eb      	b.n	8011880 <quorem+0xe4>
 80118a8:	2000      	movs	r0, #0
 80118aa:	e7ee      	b.n	801188a <quorem+0xee>
 80118ac:	0000      	movs	r0, r0
	...

080118b0 <_dtoa_r>:
 80118b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118b4:	ed2d 8b04 	vpush	{d8-d9}
 80118b8:	69c5      	ldr	r5, [r0, #28]
 80118ba:	b093      	sub	sp, #76	; 0x4c
 80118bc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80118c0:	ec57 6b10 	vmov	r6, r7, d0
 80118c4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80118c8:	9107      	str	r1, [sp, #28]
 80118ca:	4604      	mov	r4, r0
 80118cc:	920a      	str	r2, [sp, #40]	; 0x28
 80118ce:	930d      	str	r3, [sp, #52]	; 0x34
 80118d0:	b975      	cbnz	r5, 80118f0 <_dtoa_r+0x40>
 80118d2:	2010      	movs	r0, #16
 80118d4:	f000 fe2a 	bl	801252c <malloc>
 80118d8:	4602      	mov	r2, r0
 80118da:	61e0      	str	r0, [r4, #28]
 80118dc:	b920      	cbnz	r0, 80118e8 <_dtoa_r+0x38>
 80118de:	4bae      	ldr	r3, [pc, #696]	; (8011b98 <_dtoa_r+0x2e8>)
 80118e0:	21ef      	movs	r1, #239	; 0xef
 80118e2:	48ae      	ldr	r0, [pc, #696]	; (8011b9c <_dtoa_r+0x2ec>)
 80118e4:	f002 fc4c 	bl	8014180 <__assert_func>
 80118e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80118ec:	6005      	str	r5, [r0, #0]
 80118ee:	60c5      	str	r5, [r0, #12]
 80118f0:	69e3      	ldr	r3, [r4, #28]
 80118f2:	6819      	ldr	r1, [r3, #0]
 80118f4:	b151      	cbz	r1, 801190c <_dtoa_r+0x5c>
 80118f6:	685a      	ldr	r2, [r3, #4]
 80118f8:	604a      	str	r2, [r1, #4]
 80118fa:	2301      	movs	r3, #1
 80118fc:	4093      	lsls	r3, r2
 80118fe:	608b      	str	r3, [r1, #8]
 8011900:	4620      	mov	r0, r4
 8011902:	f000 ff07 	bl	8012714 <_Bfree>
 8011906:	69e3      	ldr	r3, [r4, #28]
 8011908:	2200      	movs	r2, #0
 801190a:	601a      	str	r2, [r3, #0]
 801190c:	1e3b      	subs	r3, r7, #0
 801190e:	bfbb      	ittet	lt
 8011910:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8011914:	9303      	strlt	r3, [sp, #12]
 8011916:	2300      	movge	r3, #0
 8011918:	2201      	movlt	r2, #1
 801191a:	bfac      	ite	ge
 801191c:	f8c8 3000 	strge.w	r3, [r8]
 8011920:	f8c8 2000 	strlt.w	r2, [r8]
 8011924:	4b9e      	ldr	r3, [pc, #632]	; (8011ba0 <_dtoa_r+0x2f0>)
 8011926:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801192a:	ea33 0308 	bics.w	r3, r3, r8
 801192e:	d11b      	bne.n	8011968 <_dtoa_r+0xb8>
 8011930:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011932:	f242 730f 	movw	r3, #9999	; 0x270f
 8011936:	6013      	str	r3, [r2, #0]
 8011938:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801193c:	4333      	orrs	r3, r6
 801193e:	f000 8593 	beq.w	8012468 <_dtoa_r+0xbb8>
 8011942:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011944:	b963      	cbnz	r3, 8011960 <_dtoa_r+0xb0>
 8011946:	4b97      	ldr	r3, [pc, #604]	; (8011ba4 <_dtoa_r+0x2f4>)
 8011948:	e027      	b.n	801199a <_dtoa_r+0xea>
 801194a:	4b97      	ldr	r3, [pc, #604]	; (8011ba8 <_dtoa_r+0x2f8>)
 801194c:	9300      	str	r3, [sp, #0]
 801194e:	3308      	adds	r3, #8
 8011950:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011952:	6013      	str	r3, [r2, #0]
 8011954:	9800      	ldr	r0, [sp, #0]
 8011956:	b013      	add	sp, #76	; 0x4c
 8011958:	ecbd 8b04 	vpop	{d8-d9}
 801195c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011960:	4b90      	ldr	r3, [pc, #576]	; (8011ba4 <_dtoa_r+0x2f4>)
 8011962:	9300      	str	r3, [sp, #0]
 8011964:	3303      	adds	r3, #3
 8011966:	e7f3      	b.n	8011950 <_dtoa_r+0xa0>
 8011968:	ed9d 7b02 	vldr	d7, [sp, #8]
 801196c:	2200      	movs	r2, #0
 801196e:	ec51 0b17 	vmov	r0, r1, d7
 8011972:	eeb0 8a47 	vmov.f32	s16, s14
 8011976:	eef0 8a67 	vmov.f32	s17, s15
 801197a:	2300      	movs	r3, #0
 801197c:	f7ef f8a4 	bl	8000ac8 <__aeabi_dcmpeq>
 8011980:	4681      	mov	r9, r0
 8011982:	b160      	cbz	r0, 801199e <_dtoa_r+0xee>
 8011984:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011986:	2301      	movs	r3, #1
 8011988:	6013      	str	r3, [r2, #0]
 801198a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801198c:	2b00      	cmp	r3, #0
 801198e:	f000 8568 	beq.w	8012462 <_dtoa_r+0xbb2>
 8011992:	4b86      	ldr	r3, [pc, #536]	; (8011bac <_dtoa_r+0x2fc>)
 8011994:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011996:	6013      	str	r3, [r2, #0]
 8011998:	3b01      	subs	r3, #1
 801199a:	9300      	str	r3, [sp, #0]
 801199c:	e7da      	b.n	8011954 <_dtoa_r+0xa4>
 801199e:	aa10      	add	r2, sp, #64	; 0x40
 80119a0:	a911      	add	r1, sp, #68	; 0x44
 80119a2:	4620      	mov	r0, r4
 80119a4:	eeb0 0a48 	vmov.f32	s0, s16
 80119a8:	eef0 0a68 	vmov.f32	s1, s17
 80119ac:	f001 fa4e 	bl	8012e4c <__d2b>
 80119b0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80119b4:	4682      	mov	sl, r0
 80119b6:	2d00      	cmp	r5, #0
 80119b8:	d07f      	beq.n	8011aba <_dtoa_r+0x20a>
 80119ba:	ee18 3a90 	vmov	r3, s17
 80119be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80119c2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80119c6:	ec51 0b18 	vmov	r0, r1, d8
 80119ca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80119ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80119d2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80119d6:	4619      	mov	r1, r3
 80119d8:	2200      	movs	r2, #0
 80119da:	4b75      	ldr	r3, [pc, #468]	; (8011bb0 <_dtoa_r+0x300>)
 80119dc:	f7ee fc54 	bl	8000288 <__aeabi_dsub>
 80119e0:	a367      	add	r3, pc, #412	; (adr r3, 8011b80 <_dtoa_r+0x2d0>)
 80119e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e6:	f7ee fe07 	bl	80005f8 <__aeabi_dmul>
 80119ea:	a367      	add	r3, pc, #412	; (adr r3, 8011b88 <_dtoa_r+0x2d8>)
 80119ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119f0:	f7ee fc4c 	bl	800028c <__adddf3>
 80119f4:	4606      	mov	r6, r0
 80119f6:	4628      	mov	r0, r5
 80119f8:	460f      	mov	r7, r1
 80119fa:	f7ee fd93 	bl	8000524 <__aeabi_i2d>
 80119fe:	a364      	add	r3, pc, #400	; (adr r3, 8011b90 <_dtoa_r+0x2e0>)
 8011a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a04:	f7ee fdf8 	bl	80005f8 <__aeabi_dmul>
 8011a08:	4602      	mov	r2, r0
 8011a0a:	460b      	mov	r3, r1
 8011a0c:	4630      	mov	r0, r6
 8011a0e:	4639      	mov	r1, r7
 8011a10:	f7ee fc3c 	bl	800028c <__adddf3>
 8011a14:	4606      	mov	r6, r0
 8011a16:	460f      	mov	r7, r1
 8011a18:	f7ef f89e 	bl	8000b58 <__aeabi_d2iz>
 8011a1c:	2200      	movs	r2, #0
 8011a1e:	4683      	mov	fp, r0
 8011a20:	2300      	movs	r3, #0
 8011a22:	4630      	mov	r0, r6
 8011a24:	4639      	mov	r1, r7
 8011a26:	f7ef f859 	bl	8000adc <__aeabi_dcmplt>
 8011a2a:	b148      	cbz	r0, 8011a40 <_dtoa_r+0x190>
 8011a2c:	4658      	mov	r0, fp
 8011a2e:	f7ee fd79 	bl	8000524 <__aeabi_i2d>
 8011a32:	4632      	mov	r2, r6
 8011a34:	463b      	mov	r3, r7
 8011a36:	f7ef f847 	bl	8000ac8 <__aeabi_dcmpeq>
 8011a3a:	b908      	cbnz	r0, 8011a40 <_dtoa_r+0x190>
 8011a3c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011a40:	f1bb 0f16 	cmp.w	fp, #22
 8011a44:	d857      	bhi.n	8011af6 <_dtoa_r+0x246>
 8011a46:	4b5b      	ldr	r3, [pc, #364]	; (8011bb4 <_dtoa_r+0x304>)
 8011a48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8011a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a50:	ec51 0b18 	vmov	r0, r1, d8
 8011a54:	f7ef f842 	bl	8000adc <__aeabi_dcmplt>
 8011a58:	2800      	cmp	r0, #0
 8011a5a:	d04e      	beq.n	8011afa <_dtoa_r+0x24a>
 8011a5c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011a60:	2300      	movs	r3, #0
 8011a62:	930c      	str	r3, [sp, #48]	; 0x30
 8011a64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011a66:	1b5b      	subs	r3, r3, r5
 8011a68:	1e5a      	subs	r2, r3, #1
 8011a6a:	bf45      	ittet	mi
 8011a6c:	f1c3 0301 	rsbmi	r3, r3, #1
 8011a70:	9305      	strmi	r3, [sp, #20]
 8011a72:	2300      	movpl	r3, #0
 8011a74:	2300      	movmi	r3, #0
 8011a76:	9206      	str	r2, [sp, #24]
 8011a78:	bf54      	ite	pl
 8011a7a:	9305      	strpl	r3, [sp, #20]
 8011a7c:	9306      	strmi	r3, [sp, #24]
 8011a7e:	f1bb 0f00 	cmp.w	fp, #0
 8011a82:	db3c      	blt.n	8011afe <_dtoa_r+0x24e>
 8011a84:	9b06      	ldr	r3, [sp, #24]
 8011a86:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8011a8a:	445b      	add	r3, fp
 8011a8c:	9306      	str	r3, [sp, #24]
 8011a8e:	2300      	movs	r3, #0
 8011a90:	9308      	str	r3, [sp, #32]
 8011a92:	9b07      	ldr	r3, [sp, #28]
 8011a94:	2b09      	cmp	r3, #9
 8011a96:	d868      	bhi.n	8011b6a <_dtoa_r+0x2ba>
 8011a98:	2b05      	cmp	r3, #5
 8011a9a:	bfc4      	itt	gt
 8011a9c:	3b04      	subgt	r3, #4
 8011a9e:	9307      	strgt	r3, [sp, #28]
 8011aa0:	9b07      	ldr	r3, [sp, #28]
 8011aa2:	f1a3 0302 	sub.w	r3, r3, #2
 8011aa6:	bfcc      	ite	gt
 8011aa8:	2500      	movgt	r5, #0
 8011aaa:	2501      	movle	r5, #1
 8011aac:	2b03      	cmp	r3, #3
 8011aae:	f200 8085 	bhi.w	8011bbc <_dtoa_r+0x30c>
 8011ab2:	e8df f003 	tbb	[pc, r3]
 8011ab6:	3b2e      	.short	0x3b2e
 8011ab8:	5839      	.short	0x5839
 8011aba:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011abe:	441d      	add	r5, r3
 8011ac0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011ac4:	2b20      	cmp	r3, #32
 8011ac6:	bfc1      	itttt	gt
 8011ac8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011acc:	fa08 f803 	lslgt.w	r8, r8, r3
 8011ad0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8011ad4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8011ad8:	bfd6      	itet	le
 8011ada:	f1c3 0320 	rsble	r3, r3, #32
 8011ade:	ea48 0003 	orrgt.w	r0, r8, r3
 8011ae2:	fa06 f003 	lslle.w	r0, r6, r3
 8011ae6:	f7ee fd0d 	bl	8000504 <__aeabi_ui2d>
 8011aea:	2201      	movs	r2, #1
 8011aec:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8011af0:	3d01      	subs	r5, #1
 8011af2:	920e      	str	r2, [sp, #56]	; 0x38
 8011af4:	e76f      	b.n	80119d6 <_dtoa_r+0x126>
 8011af6:	2301      	movs	r3, #1
 8011af8:	e7b3      	b.n	8011a62 <_dtoa_r+0x1b2>
 8011afa:	900c      	str	r0, [sp, #48]	; 0x30
 8011afc:	e7b2      	b.n	8011a64 <_dtoa_r+0x1b4>
 8011afe:	9b05      	ldr	r3, [sp, #20]
 8011b00:	eba3 030b 	sub.w	r3, r3, fp
 8011b04:	9305      	str	r3, [sp, #20]
 8011b06:	f1cb 0300 	rsb	r3, fp, #0
 8011b0a:	9308      	str	r3, [sp, #32]
 8011b0c:	2300      	movs	r3, #0
 8011b0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8011b10:	e7bf      	b.n	8011a92 <_dtoa_r+0x1e2>
 8011b12:	2300      	movs	r3, #0
 8011b14:	9309      	str	r3, [sp, #36]	; 0x24
 8011b16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	dc52      	bgt.n	8011bc2 <_dtoa_r+0x312>
 8011b1c:	2301      	movs	r3, #1
 8011b1e:	9301      	str	r3, [sp, #4]
 8011b20:	9304      	str	r3, [sp, #16]
 8011b22:	461a      	mov	r2, r3
 8011b24:	920a      	str	r2, [sp, #40]	; 0x28
 8011b26:	e00b      	b.n	8011b40 <_dtoa_r+0x290>
 8011b28:	2301      	movs	r3, #1
 8011b2a:	e7f3      	b.n	8011b14 <_dtoa_r+0x264>
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	9309      	str	r3, [sp, #36]	; 0x24
 8011b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b32:	445b      	add	r3, fp
 8011b34:	9301      	str	r3, [sp, #4]
 8011b36:	3301      	adds	r3, #1
 8011b38:	2b01      	cmp	r3, #1
 8011b3a:	9304      	str	r3, [sp, #16]
 8011b3c:	bfb8      	it	lt
 8011b3e:	2301      	movlt	r3, #1
 8011b40:	69e0      	ldr	r0, [r4, #28]
 8011b42:	2100      	movs	r1, #0
 8011b44:	2204      	movs	r2, #4
 8011b46:	f102 0614 	add.w	r6, r2, #20
 8011b4a:	429e      	cmp	r6, r3
 8011b4c:	d93d      	bls.n	8011bca <_dtoa_r+0x31a>
 8011b4e:	6041      	str	r1, [r0, #4]
 8011b50:	4620      	mov	r0, r4
 8011b52:	f000 fd9f 	bl	8012694 <_Balloc>
 8011b56:	9000      	str	r0, [sp, #0]
 8011b58:	2800      	cmp	r0, #0
 8011b5a:	d139      	bne.n	8011bd0 <_dtoa_r+0x320>
 8011b5c:	4b16      	ldr	r3, [pc, #88]	; (8011bb8 <_dtoa_r+0x308>)
 8011b5e:	4602      	mov	r2, r0
 8011b60:	f240 11af 	movw	r1, #431	; 0x1af
 8011b64:	e6bd      	b.n	80118e2 <_dtoa_r+0x32>
 8011b66:	2301      	movs	r3, #1
 8011b68:	e7e1      	b.n	8011b2e <_dtoa_r+0x27e>
 8011b6a:	2501      	movs	r5, #1
 8011b6c:	2300      	movs	r3, #0
 8011b6e:	9307      	str	r3, [sp, #28]
 8011b70:	9509      	str	r5, [sp, #36]	; 0x24
 8011b72:	f04f 33ff 	mov.w	r3, #4294967295
 8011b76:	9301      	str	r3, [sp, #4]
 8011b78:	9304      	str	r3, [sp, #16]
 8011b7a:	2200      	movs	r2, #0
 8011b7c:	2312      	movs	r3, #18
 8011b7e:	e7d1      	b.n	8011b24 <_dtoa_r+0x274>
 8011b80:	636f4361 	.word	0x636f4361
 8011b84:	3fd287a7 	.word	0x3fd287a7
 8011b88:	8b60c8b3 	.word	0x8b60c8b3
 8011b8c:	3fc68a28 	.word	0x3fc68a28
 8011b90:	509f79fb 	.word	0x509f79fb
 8011b94:	3fd34413 	.word	0x3fd34413
 8011b98:	080150b0 	.word	0x080150b0
 8011b9c:	080150c7 	.word	0x080150c7
 8011ba0:	7ff00000 	.word	0x7ff00000
 8011ba4:	080150ac 	.word	0x080150ac
 8011ba8:	080150a3 	.word	0x080150a3
 8011bac:	0801507b 	.word	0x0801507b
 8011bb0:	3ff80000 	.word	0x3ff80000
 8011bb4:	080151b8 	.word	0x080151b8
 8011bb8:	0801511f 	.word	0x0801511f
 8011bbc:	2301      	movs	r3, #1
 8011bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8011bc0:	e7d7      	b.n	8011b72 <_dtoa_r+0x2c2>
 8011bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011bc4:	9301      	str	r3, [sp, #4]
 8011bc6:	9304      	str	r3, [sp, #16]
 8011bc8:	e7ba      	b.n	8011b40 <_dtoa_r+0x290>
 8011bca:	3101      	adds	r1, #1
 8011bcc:	0052      	lsls	r2, r2, #1
 8011bce:	e7ba      	b.n	8011b46 <_dtoa_r+0x296>
 8011bd0:	69e3      	ldr	r3, [r4, #28]
 8011bd2:	9a00      	ldr	r2, [sp, #0]
 8011bd4:	601a      	str	r2, [r3, #0]
 8011bd6:	9b04      	ldr	r3, [sp, #16]
 8011bd8:	2b0e      	cmp	r3, #14
 8011bda:	f200 80a8 	bhi.w	8011d2e <_dtoa_r+0x47e>
 8011bde:	2d00      	cmp	r5, #0
 8011be0:	f000 80a5 	beq.w	8011d2e <_dtoa_r+0x47e>
 8011be4:	f1bb 0f00 	cmp.w	fp, #0
 8011be8:	dd38      	ble.n	8011c5c <_dtoa_r+0x3ac>
 8011bea:	4bc0      	ldr	r3, [pc, #768]	; (8011eec <_dtoa_r+0x63c>)
 8011bec:	f00b 020f 	and.w	r2, fp, #15
 8011bf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011bf4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8011bf8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8011bfc:	ea4f 182b 	mov.w	r8, fp, asr #4
 8011c00:	d019      	beq.n	8011c36 <_dtoa_r+0x386>
 8011c02:	4bbb      	ldr	r3, [pc, #748]	; (8011ef0 <_dtoa_r+0x640>)
 8011c04:	ec51 0b18 	vmov	r0, r1, d8
 8011c08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011c0c:	f7ee fe1e 	bl	800084c <__aeabi_ddiv>
 8011c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c14:	f008 080f 	and.w	r8, r8, #15
 8011c18:	2503      	movs	r5, #3
 8011c1a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8011ef0 <_dtoa_r+0x640>
 8011c1e:	f1b8 0f00 	cmp.w	r8, #0
 8011c22:	d10a      	bne.n	8011c3a <_dtoa_r+0x38a>
 8011c24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c28:	4632      	mov	r2, r6
 8011c2a:	463b      	mov	r3, r7
 8011c2c:	f7ee fe0e 	bl	800084c <__aeabi_ddiv>
 8011c30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c34:	e02b      	b.n	8011c8e <_dtoa_r+0x3de>
 8011c36:	2502      	movs	r5, #2
 8011c38:	e7ef      	b.n	8011c1a <_dtoa_r+0x36a>
 8011c3a:	f018 0f01 	tst.w	r8, #1
 8011c3e:	d008      	beq.n	8011c52 <_dtoa_r+0x3a2>
 8011c40:	4630      	mov	r0, r6
 8011c42:	4639      	mov	r1, r7
 8011c44:	e9d9 2300 	ldrd	r2, r3, [r9]
 8011c48:	f7ee fcd6 	bl	80005f8 <__aeabi_dmul>
 8011c4c:	3501      	adds	r5, #1
 8011c4e:	4606      	mov	r6, r0
 8011c50:	460f      	mov	r7, r1
 8011c52:	ea4f 0868 	mov.w	r8, r8, asr #1
 8011c56:	f109 0908 	add.w	r9, r9, #8
 8011c5a:	e7e0      	b.n	8011c1e <_dtoa_r+0x36e>
 8011c5c:	f000 809f 	beq.w	8011d9e <_dtoa_r+0x4ee>
 8011c60:	f1cb 0600 	rsb	r6, fp, #0
 8011c64:	4ba1      	ldr	r3, [pc, #644]	; (8011eec <_dtoa_r+0x63c>)
 8011c66:	4fa2      	ldr	r7, [pc, #648]	; (8011ef0 <_dtoa_r+0x640>)
 8011c68:	f006 020f 	and.w	r2, r6, #15
 8011c6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c74:	ec51 0b18 	vmov	r0, r1, d8
 8011c78:	f7ee fcbe 	bl	80005f8 <__aeabi_dmul>
 8011c7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c80:	1136      	asrs	r6, r6, #4
 8011c82:	2300      	movs	r3, #0
 8011c84:	2502      	movs	r5, #2
 8011c86:	2e00      	cmp	r6, #0
 8011c88:	d17e      	bne.n	8011d88 <_dtoa_r+0x4d8>
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d1d0      	bne.n	8011c30 <_dtoa_r+0x380>
 8011c8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011c90:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	f000 8084 	beq.w	8011da2 <_dtoa_r+0x4f2>
 8011c9a:	4b96      	ldr	r3, [pc, #600]	; (8011ef4 <_dtoa_r+0x644>)
 8011c9c:	2200      	movs	r2, #0
 8011c9e:	4640      	mov	r0, r8
 8011ca0:	4649      	mov	r1, r9
 8011ca2:	f7ee ff1b 	bl	8000adc <__aeabi_dcmplt>
 8011ca6:	2800      	cmp	r0, #0
 8011ca8:	d07b      	beq.n	8011da2 <_dtoa_r+0x4f2>
 8011caa:	9b04      	ldr	r3, [sp, #16]
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d078      	beq.n	8011da2 <_dtoa_r+0x4f2>
 8011cb0:	9b01      	ldr	r3, [sp, #4]
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	dd39      	ble.n	8011d2a <_dtoa_r+0x47a>
 8011cb6:	4b90      	ldr	r3, [pc, #576]	; (8011ef8 <_dtoa_r+0x648>)
 8011cb8:	2200      	movs	r2, #0
 8011cba:	4640      	mov	r0, r8
 8011cbc:	4649      	mov	r1, r9
 8011cbe:	f7ee fc9b 	bl	80005f8 <__aeabi_dmul>
 8011cc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011cc6:	9e01      	ldr	r6, [sp, #4]
 8011cc8:	f10b 37ff 	add.w	r7, fp, #4294967295
 8011ccc:	3501      	adds	r5, #1
 8011cce:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011cd2:	4628      	mov	r0, r5
 8011cd4:	f7ee fc26 	bl	8000524 <__aeabi_i2d>
 8011cd8:	4642      	mov	r2, r8
 8011cda:	464b      	mov	r3, r9
 8011cdc:	f7ee fc8c 	bl	80005f8 <__aeabi_dmul>
 8011ce0:	4b86      	ldr	r3, [pc, #536]	; (8011efc <_dtoa_r+0x64c>)
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	f7ee fad2 	bl	800028c <__adddf3>
 8011ce8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8011cec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011cf0:	9303      	str	r3, [sp, #12]
 8011cf2:	2e00      	cmp	r6, #0
 8011cf4:	d158      	bne.n	8011da8 <_dtoa_r+0x4f8>
 8011cf6:	4b82      	ldr	r3, [pc, #520]	; (8011f00 <_dtoa_r+0x650>)
 8011cf8:	2200      	movs	r2, #0
 8011cfa:	4640      	mov	r0, r8
 8011cfc:	4649      	mov	r1, r9
 8011cfe:	f7ee fac3 	bl	8000288 <__aeabi_dsub>
 8011d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011d06:	4680      	mov	r8, r0
 8011d08:	4689      	mov	r9, r1
 8011d0a:	f7ee ff05 	bl	8000b18 <__aeabi_dcmpgt>
 8011d0e:	2800      	cmp	r0, #0
 8011d10:	f040 8296 	bne.w	8012240 <_dtoa_r+0x990>
 8011d14:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8011d18:	4640      	mov	r0, r8
 8011d1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011d1e:	4649      	mov	r1, r9
 8011d20:	f7ee fedc 	bl	8000adc <__aeabi_dcmplt>
 8011d24:	2800      	cmp	r0, #0
 8011d26:	f040 8289 	bne.w	801223c <_dtoa_r+0x98c>
 8011d2a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8011d2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	f2c0 814e 	blt.w	8011fd2 <_dtoa_r+0x722>
 8011d36:	f1bb 0f0e 	cmp.w	fp, #14
 8011d3a:	f300 814a 	bgt.w	8011fd2 <_dtoa_r+0x722>
 8011d3e:	4b6b      	ldr	r3, [pc, #428]	; (8011eec <_dtoa_r+0x63c>)
 8011d40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8011d44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	f280 80dc 	bge.w	8011f08 <_dtoa_r+0x658>
 8011d50:	9b04      	ldr	r3, [sp, #16]
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	f300 80d8 	bgt.w	8011f08 <_dtoa_r+0x658>
 8011d58:	f040 826f 	bne.w	801223a <_dtoa_r+0x98a>
 8011d5c:	4b68      	ldr	r3, [pc, #416]	; (8011f00 <_dtoa_r+0x650>)
 8011d5e:	2200      	movs	r2, #0
 8011d60:	4640      	mov	r0, r8
 8011d62:	4649      	mov	r1, r9
 8011d64:	f7ee fc48 	bl	80005f8 <__aeabi_dmul>
 8011d68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011d6c:	f7ee feca 	bl	8000b04 <__aeabi_dcmpge>
 8011d70:	9e04      	ldr	r6, [sp, #16]
 8011d72:	4637      	mov	r7, r6
 8011d74:	2800      	cmp	r0, #0
 8011d76:	f040 8245 	bne.w	8012204 <_dtoa_r+0x954>
 8011d7a:	9d00      	ldr	r5, [sp, #0]
 8011d7c:	2331      	movs	r3, #49	; 0x31
 8011d7e:	f805 3b01 	strb.w	r3, [r5], #1
 8011d82:	f10b 0b01 	add.w	fp, fp, #1
 8011d86:	e241      	b.n	801220c <_dtoa_r+0x95c>
 8011d88:	07f2      	lsls	r2, r6, #31
 8011d8a:	d505      	bpl.n	8011d98 <_dtoa_r+0x4e8>
 8011d8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011d90:	f7ee fc32 	bl	80005f8 <__aeabi_dmul>
 8011d94:	3501      	adds	r5, #1
 8011d96:	2301      	movs	r3, #1
 8011d98:	1076      	asrs	r6, r6, #1
 8011d9a:	3708      	adds	r7, #8
 8011d9c:	e773      	b.n	8011c86 <_dtoa_r+0x3d6>
 8011d9e:	2502      	movs	r5, #2
 8011da0:	e775      	b.n	8011c8e <_dtoa_r+0x3de>
 8011da2:	9e04      	ldr	r6, [sp, #16]
 8011da4:	465f      	mov	r7, fp
 8011da6:	e792      	b.n	8011cce <_dtoa_r+0x41e>
 8011da8:	9900      	ldr	r1, [sp, #0]
 8011daa:	4b50      	ldr	r3, [pc, #320]	; (8011eec <_dtoa_r+0x63c>)
 8011dac:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011db0:	4431      	add	r1, r6
 8011db2:	9102      	str	r1, [sp, #8]
 8011db4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011db6:	eeb0 9a47 	vmov.f32	s18, s14
 8011dba:	eef0 9a67 	vmov.f32	s19, s15
 8011dbe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011dc2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011dc6:	2900      	cmp	r1, #0
 8011dc8:	d044      	beq.n	8011e54 <_dtoa_r+0x5a4>
 8011dca:	494e      	ldr	r1, [pc, #312]	; (8011f04 <_dtoa_r+0x654>)
 8011dcc:	2000      	movs	r0, #0
 8011dce:	f7ee fd3d 	bl	800084c <__aeabi_ddiv>
 8011dd2:	ec53 2b19 	vmov	r2, r3, d9
 8011dd6:	f7ee fa57 	bl	8000288 <__aeabi_dsub>
 8011dda:	9d00      	ldr	r5, [sp, #0]
 8011ddc:	ec41 0b19 	vmov	d9, r0, r1
 8011de0:	4649      	mov	r1, r9
 8011de2:	4640      	mov	r0, r8
 8011de4:	f7ee feb8 	bl	8000b58 <__aeabi_d2iz>
 8011de8:	4606      	mov	r6, r0
 8011dea:	f7ee fb9b 	bl	8000524 <__aeabi_i2d>
 8011dee:	4602      	mov	r2, r0
 8011df0:	460b      	mov	r3, r1
 8011df2:	4640      	mov	r0, r8
 8011df4:	4649      	mov	r1, r9
 8011df6:	f7ee fa47 	bl	8000288 <__aeabi_dsub>
 8011dfa:	3630      	adds	r6, #48	; 0x30
 8011dfc:	f805 6b01 	strb.w	r6, [r5], #1
 8011e00:	ec53 2b19 	vmov	r2, r3, d9
 8011e04:	4680      	mov	r8, r0
 8011e06:	4689      	mov	r9, r1
 8011e08:	f7ee fe68 	bl	8000adc <__aeabi_dcmplt>
 8011e0c:	2800      	cmp	r0, #0
 8011e0e:	d164      	bne.n	8011eda <_dtoa_r+0x62a>
 8011e10:	4642      	mov	r2, r8
 8011e12:	464b      	mov	r3, r9
 8011e14:	4937      	ldr	r1, [pc, #220]	; (8011ef4 <_dtoa_r+0x644>)
 8011e16:	2000      	movs	r0, #0
 8011e18:	f7ee fa36 	bl	8000288 <__aeabi_dsub>
 8011e1c:	ec53 2b19 	vmov	r2, r3, d9
 8011e20:	f7ee fe5c 	bl	8000adc <__aeabi_dcmplt>
 8011e24:	2800      	cmp	r0, #0
 8011e26:	f040 80b6 	bne.w	8011f96 <_dtoa_r+0x6e6>
 8011e2a:	9b02      	ldr	r3, [sp, #8]
 8011e2c:	429d      	cmp	r5, r3
 8011e2e:	f43f af7c 	beq.w	8011d2a <_dtoa_r+0x47a>
 8011e32:	4b31      	ldr	r3, [pc, #196]	; (8011ef8 <_dtoa_r+0x648>)
 8011e34:	ec51 0b19 	vmov	r0, r1, d9
 8011e38:	2200      	movs	r2, #0
 8011e3a:	f7ee fbdd 	bl	80005f8 <__aeabi_dmul>
 8011e3e:	4b2e      	ldr	r3, [pc, #184]	; (8011ef8 <_dtoa_r+0x648>)
 8011e40:	ec41 0b19 	vmov	d9, r0, r1
 8011e44:	2200      	movs	r2, #0
 8011e46:	4640      	mov	r0, r8
 8011e48:	4649      	mov	r1, r9
 8011e4a:	f7ee fbd5 	bl	80005f8 <__aeabi_dmul>
 8011e4e:	4680      	mov	r8, r0
 8011e50:	4689      	mov	r9, r1
 8011e52:	e7c5      	b.n	8011de0 <_dtoa_r+0x530>
 8011e54:	ec51 0b17 	vmov	r0, r1, d7
 8011e58:	f7ee fbce 	bl	80005f8 <__aeabi_dmul>
 8011e5c:	9b02      	ldr	r3, [sp, #8]
 8011e5e:	9d00      	ldr	r5, [sp, #0]
 8011e60:	930f      	str	r3, [sp, #60]	; 0x3c
 8011e62:	ec41 0b19 	vmov	d9, r0, r1
 8011e66:	4649      	mov	r1, r9
 8011e68:	4640      	mov	r0, r8
 8011e6a:	f7ee fe75 	bl	8000b58 <__aeabi_d2iz>
 8011e6e:	4606      	mov	r6, r0
 8011e70:	f7ee fb58 	bl	8000524 <__aeabi_i2d>
 8011e74:	3630      	adds	r6, #48	; 0x30
 8011e76:	4602      	mov	r2, r0
 8011e78:	460b      	mov	r3, r1
 8011e7a:	4640      	mov	r0, r8
 8011e7c:	4649      	mov	r1, r9
 8011e7e:	f7ee fa03 	bl	8000288 <__aeabi_dsub>
 8011e82:	f805 6b01 	strb.w	r6, [r5], #1
 8011e86:	9b02      	ldr	r3, [sp, #8]
 8011e88:	429d      	cmp	r5, r3
 8011e8a:	4680      	mov	r8, r0
 8011e8c:	4689      	mov	r9, r1
 8011e8e:	f04f 0200 	mov.w	r2, #0
 8011e92:	d124      	bne.n	8011ede <_dtoa_r+0x62e>
 8011e94:	4b1b      	ldr	r3, [pc, #108]	; (8011f04 <_dtoa_r+0x654>)
 8011e96:	ec51 0b19 	vmov	r0, r1, d9
 8011e9a:	f7ee f9f7 	bl	800028c <__adddf3>
 8011e9e:	4602      	mov	r2, r0
 8011ea0:	460b      	mov	r3, r1
 8011ea2:	4640      	mov	r0, r8
 8011ea4:	4649      	mov	r1, r9
 8011ea6:	f7ee fe37 	bl	8000b18 <__aeabi_dcmpgt>
 8011eaa:	2800      	cmp	r0, #0
 8011eac:	d173      	bne.n	8011f96 <_dtoa_r+0x6e6>
 8011eae:	ec53 2b19 	vmov	r2, r3, d9
 8011eb2:	4914      	ldr	r1, [pc, #80]	; (8011f04 <_dtoa_r+0x654>)
 8011eb4:	2000      	movs	r0, #0
 8011eb6:	f7ee f9e7 	bl	8000288 <__aeabi_dsub>
 8011eba:	4602      	mov	r2, r0
 8011ebc:	460b      	mov	r3, r1
 8011ebe:	4640      	mov	r0, r8
 8011ec0:	4649      	mov	r1, r9
 8011ec2:	f7ee fe0b 	bl	8000adc <__aeabi_dcmplt>
 8011ec6:	2800      	cmp	r0, #0
 8011ec8:	f43f af2f 	beq.w	8011d2a <_dtoa_r+0x47a>
 8011ecc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011ece:	1e6b      	subs	r3, r5, #1
 8011ed0:	930f      	str	r3, [sp, #60]	; 0x3c
 8011ed2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011ed6:	2b30      	cmp	r3, #48	; 0x30
 8011ed8:	d0f8      	beq.n	8011ecc <_dtoa_r+0x61c>
 8011eda:	46bb      	mov	fp, r7
 8011edc:	e04a      	b.n	8011f74 <_dtoa_r+0x6c4>
 8011ede:	4b06      	ldr	r3, [pc, #24]	; (8011ef8 <_dtoa_r+0x648>)
 8011ee0:	f7ee fb8a 	bl	80005f8 <__aeabi_dmul>
 8011ee4:	4680      	mov	r8, r0
 8011ee6:	4689      	mov	r9, r1
 8011ee8:	e7bd      	b.n	8011e66 <_dtoa_r+0x5b6>
 8011eea:	bf00      	nop
 8011eec:	080151b8 	.word	0x080151b8
 8011ef0:	08015190 	.word	0x08015190
 8011ef4:	3ff00000 	.word	0x3ff00000
 8011ef8:	40240000 	.word	0x40240000
 8011efc:	401c0000 	.word	0x401c0000
 8011f00:	40140000 	.word	0x40140000
 8011f04:	3fe00000 	.word	0x3fe00000
 8011f08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011f0c:	9d00      	ldr	r5, [sp, #0]
 8011f0e:	4642      	mov	r2, r8
 8011f10:	464b      	mov	r3, r9
 8011f12:	4630      	mov	r0, r6
 8011f14:	4639      	mov	r1, r7
 8011f16:	f7ee fc99 	bl	800084c <__aeabi_ddiv>
 8011f1a:	f7ee fe1d 	bl	8000b58 <__aeabi_d2iz>
 8011f1e:	9001      	str	r0, [sp, #4]
 8011f20:	f7ee fb00 	bl	8000524 <__aeabi_i2d>
 8011f24:	4642      	mov	r2, r8
 8011f26:	464b      	mov	r3, r9
 8011f28:	f7ee fb66 	bl	80005f8 <__aeabi_dmul>
 8011f2c:	4602      	mov	r2, r0
 8011f2e:	460b      	mov	r3, r1
 8011f30:	4630      	mov	r0, r6
 8011f32:	4639      	mov	r1, r7
 8011f34:	f7ee f9a8 	bl	8000288 <__aeabi_dsub>
 8011f38:	9e01      	ldr	r6, [sp, #4]
 8011f3a:	9f04      	ldr	r7, [sp, #16]
 8011f3c:	3630      	adds	r6, #48	; 0x30
 8011f3e:	f805 6b01 	strb.w	r6, [r5], #1
 8011f42:	9e00      	ldr	r6, [sp, #0]
 8011f44:	1bae      	subs	r6, r5, r6
 8011f46:	42b7      	cmp	r7, r6
 8011f48:	4602      	mov	r2, r0
 8011f4a:	460b      	mov	r3, r1
 8011f4c:	d134      	bne.n	8011fb8 <_dtoa_r+0x708>
 8011f4e:	f7ee f99d 	bl	800028c <__adddf3>
 8011f52:	4642      	mov	r2, r8
 8011f54:	464b      	mov	r3, r9
 8011f56:	4606      	mov	r6, r0
 8011f58:	460f      	mov	r7, r1
 8011f5a:	f7ee fddd 	bl	8000b18 <__aeabi_dcmpgt>
 8011f5e:	b9c8      	cbnz	r0, 8011f94 <_dtoa_r+0x6e4>
 8011f60:	4642      	mov	r2, r8
 8011f62:	464b      	mov	r3, r9
 8011f64:	4630      	mov	r0, r6
 8011f66:	4639      	mov	r1, r7
 8011f68:	f7ee fdae 	bl	8000ac8 <__aeabi_dcmpeq>
 8011f6c:	b110      	cbz	r0, 8011f74 <_dtoa_r+0x6c4>
 8011f6e:	9b01      	ldr	r3, [sp, #4]
 8011f70:	07db      	lsls	r3, r3, #31
 8011f72:	d40f      	bmi.n	8011f94 <_dtoa_r+0x6e4>
 8011f74:	4651      	mov	r1, sl
 8011f76:	4620      	mov	r0, r4
 8011f78:	f000 fbcc 	bl	8012714 <_Bfree>
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011f80:	702b      	strb	r3, [r5, #0]
 8011f82:	f10b 0301 	add.w	r3, fp, #1
 8011f86:	6013      	str	r3, [r2, #0]
 8011f88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	f43f ace2 	beq.w	8011954 <_dtoa_r+0xa4>
 8011f90:	601d      	str	r5, [r3, #0]
 8011f92:	e4df      	b.n	8011954 <_dtoa_r+0xa4>
 8011f94:	465f      	mov	r7, fp
 8011f96:	462b      	mov	r3, r5
 8011f98:	461d      	mov	r5, r3
 8011f9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011f9e:	2a39      	cmp	r2, #57	; 0x39
 8011fa0:	d106      	bne.n	8011fb0 <_dtoa_r+0x700>
 8011fa2:	9a00      	ldr	r2, [sp, #0]
 8011fa4:	429a      	cmp	r2, r3
 8011fa6:	d1f7      	bne.n	8011f98 <_dtoa_r+0x6e8>
 8011fa8:	9900      	ldr	r1, [sp, #0]
 8011faa:	2230      	movs	r2, #48	; 0x30
 8011fac:	3701      	adds	r7, #1
 8011fae:	700a      	strb	r2, [r1, #0]
 8011fb0:	781a      	ldrb	r2, [r3, #0]
 8011fb2:	3201      	adds	r2, #1
 8011fb4:	701a      	strb	r2, [r3, #0]
 8011fb6:	e790      	b.n	8011eda <_dtoa_r+0x62a>
 8011fb8:	4ba3      	ldr	r3, [pc, #652]	; (8012248 <_dtoa_r+0x998>)
 8011fba:	2200      	movs	r2, #0
 8011fbc:	f7ee fb1c 	bl	80005f8 <__aeabi_dmul>
 8011fc0:	2200      	movs	r2, #0
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	4606      	mov	r6, r0
 8011fc6:	460f      	mov	r7, r1
 8011fc8:	f7ee fd7e 	bl	8000ac8 <__aeabi_dcmpeq>
 8011fcc:	2800      	cmp	r0, #0
 8011fce:	d09e      	beq.n	8011f0e <_dtoa_r+0x65e>
 8011fd0:	e7d0      	b.n	8011f74 <_dtoa_r+0x6c4>
 8011fd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011fd4:	2a00      	cmp	r2, #0
 8011fd6:	f000 80ca 	beq.w	801216e <_dtoa_r+0x8be>
 8011fda:	9a07      	ldr	r2, [sp, #28]
 8011fdc:	2a01      	cmp	r2, #1
 8011fde:	f300 80ad 	bgt.w	801213c <_dtoa_r+0x88c>
 8011fe2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011fe4:	2a00      	cmp	r2, #0
 8011fe6:	f000 80a5 	beq.w	8012134 <_dtoa_r+0x884>
 8011fea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011fee:	9e08      	ldr	r6, [sp, #32]
 8011ff0:	9d05      	ldr	r5, [sp, #20]
 8011ff2:	9a05      	ldr	r2, [sp, #20]
 8011ff4:	441a      	add	r2, r3
 8011ff6:	9205      	str	r2, [sp, #20]
 8011ff8:	9a06      	ldr	r2, [sp, #24]
 8011ffa:	2101      	movs	r1, #1
 8011ffc:	441a      	add	r2, r3
 8011ffe:	4620      	mov	r0, r4
 8012000:	9206      	str	r2, [sp, #24]
 8012002:	f000 fc87 	bl	8012914 <__i2b>
 8012006:	4607      	mov	r7, r0
 8012008:	b165      	cbz	r5, 8012024 <_dtoa_r+0x774>
 801200a:	9b06      	ldr	r3, [sp, #24]
 801200c:	2b00      	cmp	r3, #0
 801200e:	dd09      	ble.n	8012024 <_dtoa_r+0x774>
 8012010:	42ab      	cmp	r3, r5
 8012012:	9a05      	ldr	r2, [sp, #20]
 8012014:	bfa8      	it	ge
 8012016:	462b      	movge	r3, r5
 8012018:	1ad2      	subs	r2, r2, r3
 801201a:	9205      	str	r2, [sp, #20]
 801201c:	9a06      	ldr	r2, [sp, #24]
 801201e:	1aed      	subs	r5, r5, r3
 8012020:	1ad3      	subs	r3, r2, r3
 8012022:	9306      	str	r3, [sp, #24]
 8012024:	9b08      	ldr	r3, [sp, #32]
 8012026:	b1f3      	cbz	r3, 8012066 <_dtoa_r+0x7b6>
 8012028:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801202a:	2b00      	cmp	r3, #0
 801202c:	f000 80a3 	beq.w	8012176 <_dtoa_r+0x8c6>
 8012030:	2e00      	cmp	r6, #0
 8012032:	dd10      	ble.n	8012056 <_dtoa_r+0x7a6>
 8012034:	4639      	mov	r1, r7
 8012036:	4632      	mov	r2, r6
 8012038:	4620      	mov	r0, r4
 801203a:	f000 fd2b 	bl	8012a94 <__pow5mult>
 801203e:	4652      	mov	r2, sl
 8012040:	4601      	mov	r1, r0
 8012042:	4607      	mov	r7, r0
 8012044:	4620      	mov	r0, r4
 8012046:	f000 fc7b 	bl	8012940 <__multiply>
 801204a:	4651      	mov	r1, sl
 801204c:	4680      	mov	r8, r0
 801204e:	4620      	mov	r0, r4
 8012050:	f000 fb60 	bl	8012714 <_Bfree>
 8012054:	46c2      	mov	sl, r8
 8012056:	9b08      	ldr	r3, [sp, #32]
 8012058:	1b9a      	subs	r2, r3, r6
 801205a:	d004      	beq.n	8012066 <_dtoa_r+0x7b6>
 801205c:	4651      	mov	r1, sl
 801205e:	4620      	mov	r0, r4
 8012060:	f000 fd18 	bl	8012a94 <__pow5mult>
 8012064:	4682      	mov	sl, r0
 8012066:	2101      	movs	r1, #1
 8012068:	4620      	mov	r0, r4
 801206a:	f000 fc53 	bl	8012914 <__i2b>
 801206e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012070:	2b00      	cmp	r3, #0
 8012072:	4606      	mov	r6, r0
 8012074:	f340 8081 	ble.w	801217a <_dtoa_r+0x8ca>
 8012078:	461a      	mov	r2, r3
 801207a:	4601      	mov	r1, r0
 801207c:	4620      	mov	r0, r4
 801207e:	f000 fd09 	bl	8012a94 <__pow5mult>
 8012082:	9b07      	ldr	r3, [sp, #28]
 8012084:	2b01      	cmp	r3, #1
 8012086:	4606      	mov	r6, r0
 8012088:	dd7a      	ble.n	8012180 <_dtoa_r+0x8d0>
 801208a:	f04f 0800 	mov.w	r8, #0
 801208e:	6933      	ldr	r3, [r6, #16]
 8012090:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012094:	6918      	ldr	r0, [r3, #16]
 8012096:	f000 fbef 	bl	8012878 <__hi0bits>
 801209a:	f1c0 0020 	rsb	r0, r0, #32
 801209e:	9b06      	ldr	r3, [sp, #24]
 80120a0:	4418      	add	r0, r3
 80120a2:	f010 001f 	ands.w	r0, r0, #31
 80120a6:	f000 8094 	beq.w	80121d2 <_dtoa_r+0x922>
 80120aa:	f1c0 0320 	rsb	r3, r0, #32
 80120ae:	2b04      	cmp	r3, #4
 80120b0:	f340 8085 	ble.w	80121be <_dtoa_r+0x90e>
 80120b4:	9b05      	ldr	r3, [sp, #20]
 80120b6:	f1c0 001c 	rsb	r0, r0, #28
 80120ba:	4403      	add	r3, r0
 80120bc:	9305      	str	r3, [sp, #20]
 80120be:	9b06      	ldr	r3, [sp, #24]
 80120c0:	4403      	add	r3, r0
 80120c2:	4405      	add	r5, r0
 80120c4:	9306      	str	r3, [sp, #24]
 80120c6:	9b05      	ldr	r3, [sp, #20]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	dd05      	ble.n	80120d8 <_dtoa_r+0x828>
 80120cc:	4651      	mov	r1, sl
 80120ce:	461a      	mov	r2, r3
 80120d0:	4620      	mov	r0, r4
 80120d2:	f000 fd39 	bl	8012b48 <__lshift>
 80120d6:	4682      	mov	sl, r0
 80120d8:	9b06      	ldr	r3, [sp, #24]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	dd05      	ble.n	80120ea <_dtoa_r+0x83a>
 80120de:	4631      	mov	r1, r6
 80120e0:	461a      	mov	r2, r3
 80120e2:	4620      	mov	r0, r4
 80120e4:	f000 fd30 	bl	8012b48 <__lshift>
 80120e8:	4606      	mov	r6, r0
 80120ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d072      	beq.n	80121d6 <_dtoa_r+0x926>
 80120f0:	4631      	mov	r1, r6
 80120f2:	4650      	mov	r0, sl
 80120f4:	f000 fd94 	bl	8012c20 <__mcmp>
 80120f8:	2800      	cmp	r0, #0
 80120fa:	da6c      	bge.n	80121d6 <_dtoa_r+0x926>
 80120fc:	2300      	movs	r3, #0
 80120fe:	4651      	mov	r1, sl
 8012100:	220a      	movs	r2, #10
 8012102:	4620      	mov	r0, r4
 8012104:	f000 fb28 	bl	8012758 <__multadd>
 8012108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801210a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801210e:	4682      	mov	sl, r0
 8012110:	2b00      	cmp	r3, #0
 8012112:	f000 81b0 	beq.w	8012476 <_dtoa_r+0xbc6>
 8012116:	2300      	movs	r3, #0
 8012118:	4639      	mov	r1, r7
 801211a:	220a      	movs	r2, #10
 801211c:	4620      	mov	r0, r4
 801211e:	f000 fb1b 	bl	8012758 <__multadd>
 8012122:	9b01      	ldr	r3, [sp, #4]
 8012124:	2b00      	cmp	r3, #0
 8012126:	4607      	mov	r7, r0
 8012128:	f300 8096 	bgt.w	8012258 <_dtoa_r+0x9a8>
 801212c:	9b07      	ldr	r3, [sp, #28]
 801212e:	2b02      	cmp	r3, #2
 8012130:	dc59      	bgt.n	80121e6 <_dtoa_r+0x936>
 8012132:	e091      	b.n	8012258 <_dtoa_r+0x9a8>
 8012134:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012136:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801213a:	e758      	b.n	8011fee <_dtoa_r+0x73e>
 801213c:	9b04      	ldr	r3, [sp, #16]
 801213e:	1e5e      	subs	r6, r3, #1
 8012140:	9b08      	ldr	r3, [sp, #32]
 8012142:	42b3      	cmp	r3, r6
 8012144:	bfbf      	itttt	lt
 8012146:	9b08      	ldrlt	r3, [sp, #32]
 8012148:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 801214a:	9608      	strlt	r6, [sp, #32]
 801214c:	1af3      	sublt	r3, r6, r3
 801214e:	bfb4      	ite	lt
 8012150:	18d2      	addlt	r2, r2, r3
 8012152:	1b9e      	subge	r6, r3, r6
 8012154:	9b04      	ldr	r3, [sp, #16]
 8012156:	bfbc      	itt	lt
 8012158:	920b      	strlt	r2, [sp, #44]	; 0x2c
 801215a:	2600      	movlt	r6, #0
 801215c:	2b00      	cmp	r3, #0
 801215e:	bfb7      	itett	lt
 8012160:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8012164:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8012168:	1a9d      	sublt	r5, r3, r2
 801216a:	2300      	movlt	r3, #0
 801216c:	e741      	b.n	8011ff2 <_dtoa_r+0x742>
 801216e:	9e08      	ldr	r6, [sp, #32]
 8012170:	9d05      	ldr	r5, [sp, #20]
 8012172:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8012174:	e748      	b.n	8012008 <_dtoa_r+0x758>
 8012176:	9a08      	ldr	r2, [sp, #32]
 8012178:	e770      	b.n	801205c <_dtoa_r+0x7ac>
 801217a:	9b07      	ldr	r3, [sp, #28]
 801217c:	2b01      	cmp	r3, #1
 801217e:	dc19      	bgt.n	80121b4 <_dtoa_r+0x904>
 8012180:	9b02      	ldr	r3, [sp, #8]
 8012182:	b9bb      	cbnz	r3, 80121b4 <_dtoa_r+0x904>
 8012184:	9b03      	ldr	r3, [sp, #12]
 8012186:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801218a:	b99b      	cbnz	r3, 80121b4 <_dtoa_r+0x904>
 801218c:	9b03      	ldr	r3, [sp, #12]
 801218e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012192:	0d1b      	lsrs	r3, r3, #20
 8012194:	051b      	lsls	r3, r3, #20
 8012196:	b183      	cbz	r3, 80121ba <_dtoa_r+0x90a>
 8012198:	9b05      	ldr	r3, [sp, #20]
 801219a:	3301      	adds	r3, #1
 801219c:	9305      	str	r3, [sp, #20]
 801219e:	9b06      	ldr	r3, [sp, #24]
 80121a0:	3301      	adds	r3, #1
 80121a2:	9306      	str	r3, [sp, #24]
 80121a4:	f04f 0801 	mov.w	r8, #1
 80121a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	f47f af6f 	bne.w	801208e <_dtoa_r+0x7de>
 80121b0:	2001      	movs	r0, #1
 80121b2:	e774      	b.n	801209e <_dtoa_r+0x7ee>
 80121b4:	f04f 0800 	mov.w	r8, #0
 80121b8:	e7f6      	b.n	80121a8 <_dtoa_r+0x8f8>
 80121ba:	4698      	mov	r8, r3
 80121bc:	e7f4      	b.n	80121a8 <_dtoa_r+0x8f8>
 80121be:	d082      	beq.n	80120c6 <_dtoa_r+0x816>
 80121c0:	9a05      	ldr	r2, [sp, #20]
 80121c2:	331c      	adds	r3, #28
 80121c4:	441a      	add	r2, r3
 80121c6:	9205      	str	r2, [sp, #20]
 80121c8:	9a06      	ldr	r2, [sp, #24]
 80121ca:	441a      	add	r2, r3
 80121cc:	441d      	add	r5, r3
 80121ce:	9206      	str	r2, [sp, #24]
 80121d0:	e779      	b.n	80120c6 <_dtoa_r+0x816>
 80121d2:	4603      	mov	r3, r0
 80121d4:	e7f4      	b.n	80121c0 <_dtoa_r+0x910>
 80121d6:	9b04      	ldr	r3, [sp, #16]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	dc37      	bgt.n	801224c <_dtoa_r+0x99c>
 80121dc:	9b07      	ldr	r3, [sp, #28]
 80121de:	2b02      	cmp	r3, #2
 80121e0:	dd34      	ble.n	801224c <_dtoa_r+0x99c>
 80121e2:	9b04      	ldr	r3, [sp, #16]
 80121e4:	9301      	str	r3, [sp, #4]
 80121e6:	9b01      	ldr	r3, [sp, #4]
 80121e8:	b963      	cbnz	r3, 8012204 <_dtoa_r+0x954>
 80121ea:	4631      	mov	r1, r6
 80121ec:	2205      	movs	r2, #5
 80121ee:	4620      	mov	r0, r4
 80121f0:	f000 fab2 	bl	8012758 <__multadd>
 80121f4:	4601      	mov	r1, r0
 80121f6:	4606      	mov	r6, r0
 80121f8:	4650      	mov	r0, sl
 80121fa:	f000 fd11 	bl	8012c20 <__mcmp>
 80121fe:	2800      	cmp	r0, #0
 8012200:	f73f adbb 	bgt.w	8011d7a <_dtoa_r+0x4ca>
 8012204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012206:	9d00      	ldr	r5, [sp, #0]
 8012208:	ea6f 0b03 	mvn.w	fp, r3
 801220c:	f04f 0800 	mov.w	r8, #0
 8012210:	4631      	mov	r1, r6
 8012212:	4620      	mov	r0, r4
 8012214:	f000 fa7e 	bl	8012714 <_Bfree>
 8012218:	2f00      	cmp	r7, #0
 801221a:	f43f aeab 	beq.w	8011f74 <_dtoa_r+0x6c4>
 801221e:	f1b8 0f00 	cmp.w	r8, #0
 8012222:	d005      	beq.n	8012230 <_dtoa_r+0x980>
 8012224:	45b8      	cmp	r8, r7
 8012226:	d003      	beq.n	8012230 <_dtoa_r+0x980>
 8012228:	4641      	mov	r1, r8
 801222a:	4620      	mov	r0, r4
 801222c:	f000 fa72 	bl	8012714 <_Bfree>
 8012230:	4639      	mov	r1, r7
 8012232:	4620      	mov	r0, r4
 8012234:	f000 fa6e 	bl	8012714 <_Bfree>
 8012238:	e69c      	b.n	8011f74 <_dtoa_r+0x6c4>
 801223a:	2600      	movs	r6, #0
 801223c:	4637      	mov	r7, r6
 801223e:	e7e1      	b.n	8012204 <_dtoa_r+0x954>
 8012240:	46bb      	mov	fp, r7
 8012242:	4637      	mov	r7, r6
 8012244:	e599      	b.n	8011d7a <_dtoa_r+0x4ca>
 8012246:	bf00      	nop
 8012248:	40240000 	.word	0x40240000
 801224c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801224e:	2b00      	cmp	r3, #0
 8012250:	f000 80c8 	beq.w	80123e4 <_dtoa_r+0xb34>
 8012254:	9b04      	ldr	r3, [sp, #16]
 8012256:	9301      	str	r3, [sp, #4]
 8012258:	2d00      	cmp	r5, #0
 801225a:	dd05      	ble.n	8012268 <_dtoa_r+0x9b8>
 801225c:	4639      	mov	r1, r7
 801225e:	462a      	mov	r2, r5
 8012260:	4620      	mov	r0, r4
 8012262:	f000 fc71 	bl	8012b48 <__lshift>
 8012266:	4607      	mov	r7, r0
 8012268:	f1b8 0f00 	cmp.w	r8, #0
 801226c:	d05b      	beq.n	8012326 <_dtoa_r+0xa76>
 801226e:	6879      	ldr	r1, [r7, #4]
 8012270:	4620      	mov	r0, r4
 8012272:	f000 fa0f 	bl	8012694 <_Balloc>
 8012276:	4605      	mov	r5, r0
 8012278:	b928      	cbnz	r0, 8012286 <_dtoa_r+0x9d6>
 801227a:	4b83      	ldr	r3, [pc, #524]	; (8012488 <_dtoa_r+0xbd8>)
 801227c:	4602      	mov	r2, r0
 801227e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8012282:	f7ff bb2e 	b.w	80118e2 <_dtoa_r+0x32>
 8012286:	693a      	ldr	r2, [r7, #16]
 8012288:	3202      	adds	r2, #2
 801228a:	0092      	lsls	r2, r2, #2
 801228c:	f107 010c 	add.w	r1, r7, #12
 8012290:	300c      	adds	r0, #12
 8012292:	f7ff fa6f 	bl	8011774 <memcpy>
 8012296:	2201      	movs	r2, #1
 8012298:	4629      	mov	r1, r5
 801229a:	4620      	mov	r0, r4
 801229c:	f000 fc54 	bl	8012b48 <__lshift>
 80122a0:	9b00      	ldr	r3, [sp, #0]
 80122a2:	3301      	adds	r3, #1
 80122a4:	9304      	str	r3, [sp, #16]
 80122a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80122aa:	4413      	add	r3, r2
 80122ac:	9308      	str	r3, [sp, #32]
 80122ae:	9b02      	ldr	r3, [sp, #8]
 80122b0:	f003 0301 	and.w	r3, r3, #1
 80122b4:	46b8      	mov	r8, r7
 80122b6:	9306      	str	r3, [sp, #24]
 80122b8:	4607      	mov	r7, r0
 80122ba:	9b04      	ldr	r3, [sp, #16]
 80122bc:	4631      	mov	r1, r6
 80122be:	3b01      	subs	r3, #1
 80122c0:	4650      	mov	r0, sl
 80122c2:	9301      	str	r3, [sp, #4]
 80122c4:	f7ff fa6a 	bl	801179c <quorem>
 80122c8:	4641      	mov	r1, r8
 80122ca:	9002      	str	r0, [sp, #8]
 80122cc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80122d0:	4650      	mov	r0, sl
 80122d2:	f000 fca5 	bl	8012c20 <__mcmp>
 80122d6:	463a      	mov	r2, r7
 80122d8:	9005      	str	r0, [sp, #20]
 80122da:	4631      	mov	r1, r6
 80122dc:	4620      	mov	r0, r4
 80122de:	f000 fcbb 	bl	8012c58 <__mdiff>
 80122e2:	68c2      	ldr	r2, [r0, #12]
 80122e4:	4605      	mov	r5, r0
 80122e6:	bb02      	cbnz	r2, 801232a <_dtoa_r+0xa7a>
 80122e8:	4601      	mov	r1, r0
 80122ea:	4650      	mov	r0, sl
 80122ec:	f000 fc98 	bl	8012c20 <__mcmp>
 80122f0:	4602      	mov	r2, r0
 80122f2:	4629      	mov	r1, r5
 80122f4:	4620      	mov	r0, r4
 80122f6:	9209      	str	r2, [sp, #36]	; 0x24
 80122f8:	f000 fa0c 	bl	8012714 <_Bfree>
 80122fc:	9b07      	ldr	r3, [sp, #28]
 80122fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012300:	9d04      	ldr	r5, [sp, #16]
 8012302:	ea43 0102 	orr.w	r1, r3, r2
 8012306:	9b06      	ldr	r3, [sp, #24]
 8012308:	4319      	orrs	r1, r3
 801230a:	d110      	bne.n	801232e <_dtoa_r+0xa7e>
 801230c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012310:	d029      	beq.n	8012366 <_dtoa_r+0xab6>
 8012312:	9b05      	ldr	r3, [sp, #20]
 8012314:	2b00      	cmp	r3, #0
 8012316:	dd02      	ble.n	801231e <_dtoa_r+0xa6e>
 8012318:	9b02      	ldr	r3, [sp, #8]
 801231a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 801231e:	9b01      	ldr	r3, [sp, #4]
 8012320:	f883 9000 	strb.w	r9, [r3]
 8012324:	e774      	b.n	8012210 <_dtoa_r+0x960>
 8012326:	4638      	mov	r0, r7
 8012328:	e7ba      	b.n	80122a0 <_dtoa_r+0x9f0>
 801232a:	2201      	movs	r2, #1
 801232c:	e7e1      	b.n	80122f2 <_dtoa_r+0xa42>
 801232e:	9b05      	ldr	r3, [sp, #20]
 8012330:	2b00      	cmp	r3, #0
 8012332:	db04      	blt.n	801233e <_dtoa_r+0xa8e>
 8012334:	9907      	ldr	r1, [sp, #28]
 8012336:	430b      	orrs	r3, r1
 8012338:	9906      	ldr	r1, [sp, #24]
 801233a:	430b      	orrs	r3, r1
 801233c:	d120      	bne.n	8012380 <_dtoa_r+0xad0>
 801233e:	2a00      	cmp	r2, #0
 8012340:	dded      	ble.n	801231e <_dtoa_r+0xa6e>
 8012342:	4651      	mov	r1, sl
 8012344:	2201      	movs	r2, #1
 8012346:	4620      	mov	r0, r4
 8012348:	f000 fbfe 	bl	8012b48 <__lshift>
 801234c:	4631      	mov	r1, r6
 801234e:	4682      	mov	sl, r0
 8012350:	f000 fc66 	bl	8012c20 <__mcmp>
 8012354:	2800      	cmp	r0, #0
 8012356:	dc03      	bgt.n	8012360 <_dtoa_r+0xab0>
 8012358:	d1e1      	bne.n	801231e <_dtoa_r+0xa6e>
 801235a:	f019 0f01 	tst.w	r9, #1
 801235e:	d0de      	beq.n	801231e <_dtoa_r+0xa6e>
 8012360:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012364:	d1d8      	bne.n	8012318 <_dtoa_r+0xa68>
 8012366:	9a01      	ldr	r2, [sp, #4]
 8012368:	2339      	movs	r3, #57	; 0x39
 801236a:	7013      	strb	r3, [r2, #0]
 801236c:	462b      	mov	r3, r5
 801236e:	461d      	mov	r5, r3
 8012370:	3b01      	subs	r3, #1
 8012372:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012376:	2a39      	cmp	r2, #57	; 0x39
 8012378:	d06c      	beq.n	8012454 <_dtoa_r+0xba4>
 801237a:	3201      	adds	r2, #1
 801237c:	701a      	strb	r2, [r3, #0]
 801237e:	e747      	b.n	8012210 <_dtoa_r+0x960>
 8012380:	2a00      	cmp	r2, #0
 8012382:	dd07      	ble.n	8012394 <_dtoa_r+0xae4>
 8012384:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012388:	d0ed      	beq.n	8012366 <_dtoa_r+0xab6>
 801238a:	9a01      	ldr	r2, [sp, #4]
 801238c:	f109 0301 	add.w	r3, r9, #1
 8012390:	7013      	strb	r3, [r2, #0]
 8012392:	e73d      	b.n	8012210 <_dtoa_r+0x960>
 8012394:	9b04      	ldr	r3, [sp, #16]
 8012396:	9a08      	ldr	r2, [sp, #32]
 8012398:	f803 9c01 	strb.w	r9, [r3, #-1]
 801239c:	4293      	cmp	r3, r2
 801239e:	d043      	beq.n	8012428 <_dtoa_r+0xb78>
 80123a0:	4651      	mov	r1, sl
 80123a2:	2300      	movs	r3, #0
 80123a4:	220a      	movs	r2, #10
 80123a6:	4620      	mov	r0, r4
 80123a8:	f000 f9d6 	bl	8012758 <__multadd>
 80123ac:	45b8      	cmp	r8, r7
 80123ae:	4682      	mov	sl, r0
 80123b0:	f04f 0300 	mov.w	r3, #0
 80123b4:	f04f 020a 	mov.w	r2, #10
 80123b8:	4641      	mov	r1, r8
 80123ba:	4620      	mov	r0, r4
 80123bc:	d107      	bne.n	80123ce <_dtoa_r+0xb1e>
 80123be:	f000 f9cb 	bl	8012758 <__multadd>
 80123c2:	4680      	mov	r8, r0
 80123c4:	4607      	mov	r7, r0
 80123c6:	9b04      	ldr	r3, [sp, #16]
 80123c8:	3301      	adds	r3, #1
 80123ca:	9304      	str	r3, [sp, #16]
 80123cc:	e775      	b.n	80122ba <_dtoa_r+0xa0a>
 80123ce:	f000 f9c3 	bl	8012758 <__multadd>
 80123d2:	4639      	mov	r1, r7
 80123d4:	4680      	mov	r8, r0
 80123d6:	2300      	movs	r3, #0
 80123d8:	220a      	movs	r2, #10
 80123da:	4620      	mov	r0, r4
 80123dc:	f000 f9bc 	bl	8012758 <__multadd>
 80123e0:	4607      	mov	r7, r0
 80123e2:	e7f0      	b.n	80123c6 <_dtoa_r+0xb16>
 80123e4:	9b04      	ldr	r3, [sp, #16]
 80123e6:	9301      	str	r3, [sp, #4]
 80123e8:	9d00      	ldr	r5, [sp, #0]
 80123ea:	4631      	mov	r1, r6
 80123ec:	4650      	mov	r0, sl
 80123ee:	f7ff f9d5 	bl	801179c <quorem>
 80123f2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80123f6:	9b00      	ldr	r3, [sp, #0]
 80123f8:	f805 9b01 	strb.w	r9, [r5], #1
 80123fc:	1aea      	subs	r2, r5, r3
 80123fe:	9b01      	ldr	r3, [sp, #4]
 8012400:	4293      	cmp	r3, r2
 8012402:	dd07      	ble.n	8012414 <_dtoa_r+0xb64>
 8012404:	4651      	mov	r1, sl
 8012406:	2300      	movs	r3, #0
 8012408:	220a      	movs	r2, #10
 801240a:	4620      	mov	r0, r4
 801240c:	f000 f9a4 	bl	8012758 <__multadd>
 8012410:	4682      	mov	sl, r0
 8012412:	e7ea      	b.n	80123ea <_dtoa_r+0xb3a>
 8012414:	9b01      	ldr	r3, [sp, #4]
 8012416:	2b00      	cmp	r3, #0
 8012418:	bfc8      	it	gt
 801241a:	461d      	movgt	r5, r3
 801241c:	9b00      	ldr	r3, [sp, #0]
 801241e:	bfd8      	it	le
 8012420:	2501      	movle	r5, #1
 8012422:	441d      	add	r5, r3
 8012424:	f04f 0800 	mov.w	r8, #0
 8012428:	4651      	mov	r1, sl
 801242a:	2201      	movs	r2, #1
 801242c:	4620      	mov	r0, r4
 801242e:	f000 fb8b 	bl	8012b48 <__lshift>
 8012432:	4631      	mov	r1, r6
 8012434:	4682      	mov	sl, r0
 8012436:	f000 fbf3 	bl	8012c20 <__mcmp>
 801243a:	2800      	cmp	r0, #0
 801243c:	dc96      	bgt.n	801236c <_dtoa_r+0xabc>
 801243e:	d102      	bne.n	8012446 <_dtoa_r+0xb96>
 8012440:	f019 0f01 	tst.w	r9, #1
 8012444:	d192      	bne.n	801236c <_dtoa_r+0xabc>
 8012446:	462b      	mov	r3, r5
 8012448:	461d      	mov	r5, r3
 801244a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801244e:	2a30      	cmp	r2, #48	; 0x30
 8012450:	d0fa      	beq.n	8012448 <_dtoa_r+0xb98>
 8012452:	e6dd      	b.n	8012210 <_dtoa_r+0x960>
 8012454:	9a00      	ldr	r2, [sp, #0]
 8012456:	429a      	cmp	r2, r3
 8012458:	d189      	bne.n	801236e <_dtoa_r+0xabe>
 801245a:	f10b 0b01 	add.w	fp, fp, #1
 801245e:	2331      	movs	r3, #49	; 0x31
 8012460:	e796      	b.n	8012390 <_dtoa_r+0xae0>
 8012462:	4b0a      	ldr	r3, [pc, #40]	; (801248c <_dtoa_r+0xbdc>)
 8012464:	f7ff ba99 	b.w	801199a <_dtoa_r+0xea>
 8012468:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801246a:	2b00      	cmp	r3, #0
 801246c:	f47f aa6d 	bne.w	801194a <_dtoa_r+0x9a>
 8012470:	4b07      	ldr	r3, [pc, #28]	; (8012490 <_dtoa_r+0xbe0>)
 8012472:	f7ff ba92 	b.w	801199a <_dtoa_r+0xea>
 8012476:	9b01      	ldr	r3, [sp, #4]
 8012478:	2b00      	cmp	r3, #0
 801247a:	dcb5      	bgt.n	80123e8 <_dtoa_r+0xb38>
 801247c:	9b07      	ldr	r3, [sp, #28]
 801247e:	2b02      	cmp	r3, #2
 8012480:	f73f aeb1 	bgt.w	80121e6 <_dtoa_r+0x936>
 8012484:	e7b0      	b.n	80123e8 <_dtoa_r+0xb38>
 8012486:	bf00      	nop
 8012488:	0801511f 	.word	0x0801511f
 801248c:	0801507a 	.word	0x0801507a
 8012490:	080150a3 	.word	0x080150a3

08012494 <_free_r>:
 8012494:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012496:	2900      	cmp	r1, #0
 8012498:	d044      	beq.n	8012524 <_free_r+0x90>
 801249a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801249e:	9001      	str	r0, [sp, #4]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	f1a1 0404 	sub.w	r4, r1, #4
 80124a6:	bfb8      	it	lt
 80124a8:	18e4      	addlt	r4, r4, r3
 80124aa:	f000 f8e7 	bl	801267c <__malloc_lock>
 80124ae:	4a1e      	ldr	r2, [pc, #120]	; (8012528 <_free_r+0x94>)
 80124b0:	9801      	ldr	r0, [sp, #4]
 80124b2:	6813      	ldr	r3, [r2, #0]
 80124b4:	b933      	cbnz	r3, 80124c4 <_free_r+0x30>
 80124b6:	6063      	str	r3, [r4, #4]
 80124b8:	6014      	str	r4, [r2, #0]
 80124ba:	b003      	add	sp, #12
 80124bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80124c0:	f000 b8e2 	b.w	8012688 <__malloc_unlock>
 80124c4:	42a3      	cmp	r3, r4
 80124c6:	d908      	bls.n	80124da <_free_r+0x46>
 80124c8:	6825      	ldr	r5, [r4, #0]
 80124ca:	1961      	adds	r1, r4, r5
 80124cc:	428b      	cmp	r3, r1
 80124ce:	bf01      	itttt	eq
 80124d0:	6819      	ldreq	r1, [r3, #0]
 80124d2:	685b      	ldreq	r3, [r3, #4]
 80124d4:	1949      	addeq	r1, r1, r5
 80124d6:	6021      	streq	r1, [r4, #0]
 80124d8:	e7ed      	b.n	80124b6 <_free_r+0x22>
 80124da:	461a      	mov	r2, r3
 80124dc:	685b      	ldr	r3, [r3, #4]
 80124de:	b10b      	cbz	r3, 80124e4 <_free_r+0x50>
 80124e0:	42a3      	cmp	r3, r4
 80124e2:	d9fa      	bls.n	80124da <_free_r+0x46>
 80124e4:	6811      	ldr	r1, [r2, #0]
 80124e6:	1855      	adds	r5, r2, r1
 80124e8:	42a5      	cmp	r5, r4
 80124ea:	d10b      	bne.n	8012504 <_free_r+0x70>
 80124ec:	6824      	ldr	r4, [r4, #0]
 80124ee:	4421      	add	r1, r4
 80124f0:	1854      	adds	r4, r2, r1
 80124f2:	42a3      	cmp	r3, r4
 80124f4:	6011      	str	r1, [r2, #0]
 80124f6:	d1e0      	bne.n	80124ba <_free_r+0x26>
 80124f8:	681c      	ldr	r4, [r3, #0]
 80124fa:	685b      	ldr	r3, [r3, #4]
 80124fc:	6053      	str	r3, [r2, #4]
 80124fe:	440c      	add	r4, r1
 8012500:	6014      	str	r4, [r2, #0]
 8012502:	e7da      	b.n	80124ba <_free_r+0x26>
 8012504:	d902      	bls.n	801250c <_free_r+0x78>
 8012506:	230c      	movs	r3, #12
 8012508:	6003      	str	r3, [r0, #0]
 801250a:	e7d6      	b.n	80124ba <_free_r+0x26>
 801250c:	6825      	ldr	r5, [r4, #0]
 801250e:	1961      	adds	r1, r4, r5
 8012510:	428b      	cmp	r3, r1
 8012512:	bf04      	itt	eq
 8012514:	6819      	ldreq	r1, [r3, #0]
 8012516:	685b      	ldreq	r3, [r3, #4]
 8012518:	6063      	str	r3, [r4, #4]
 801251a:	bf04      	itt	eq
 801251c:	1949      	addeq	r1, r1, r5
 801251e:	6021      	streq	r1, [r4, #0]
 8012520:	6054      	str	r4, [r2, #4]
 8012522:	e7ca      	b.n	80124ba <_free_r+0x26>
 8012524:	b003      	add	sp, #12
 8012526:	bd30      	pop	{r4, r5, pc}
 8012528:	20002878 	.word	0x20002878

0801252c <malloc>:
 801252c:	4b02      	ldr	r3, [pc, #8]	; (8012538 <malloc+0xc>)
 801252e:	4601      	mov	r1, r0
 8012530:	6818      	ldr	r0, [r3, #0]
 8012532:	f000 b823 	b.w	801257c <_malloc_r>
 8012536:	bf00      	nop
 8012538:	20000164 	.word	0x20000164

0801253c <sbrk_aligned>:
 801253c:	b570      	push	{r4, r5, r6, lr}
 801253e:	4e0e      	ldr	r6, [pc, #56]	; (8012578 <sbrk_aligned+0x3c>)
 8012540:	460c      	mov	r4, r1
 8012542:	6831      	ldr	r1, [r6, #0]
 8012544:	4605      	mov	r5, r0
 8012546:	b911      	cbnz	r1, 801254e <sbrk_aligned+0x12>
 8012548:	f001 fe00 	bl	801414c <_sbrk_r>
 801254c:	6030      	str	r0, [r6, #0]
 801254e:	4621      	mov	r1, r4
 8012550:	4628      	mov	r0, r5
 8012552:	f001 fdfb 	bl	801414c <_sbrk_r>
 8012556:	1c43      	adds	r3, r0, #1
 8012558:	d00a      	beq.n	8012570 <sbrk_aligned+0x34>
 801255a:	1cc4      	adds	r4, r0, #3
 801255c:	f024 0403 	bic.w	r4, r4, #3
 8012560:	42a0      	cmp	r0, r4
 8012562:	d007      	beq.n	8012574 <sbrk_aligned+0x38>
 8012564:	1a21      	subs	r1, r4, r0
 8012566:	4628      	mov	r0, r5
 8012568:	f001 fdf0 	bl	801414c <_sbrk_r>
 801256c:	3001      	adds	r0, #1
 801256e:	d101      	bne.n	8012574 <sbrk_aligned+0x38>
 8012570:	f04f 34ff 	mov.w	r4, #4294967295
 8012574:	4620      	mov	r0, r4
 8012576:	bd70      	pop	{r4, r5, r6, pc}
 8012578:	2000287c 	.word	0x2000287c

0801257c <_malloc_r>:
 801257c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012580:	1ccd      	adds	r5, r1, #3
 8012582:	f025 0503 	bic.w	r5, r5, #3
 8012586:	3508      	adds	r5, #8
 8012588:	2d0c      	cmp	r5, #12
 801258a:	bf38      	it	cc
 801258c:	250c      	movcc	r5, #12
 801258e:	2d00      	cmp	r5, #0
 8012590:	4607      	mov	r7, r0
 8012592:	db01      	blt.n	8012598 <_malloc_r+0x1c>
 8012594:	42a9      	cmp	r1, r5
 8012596:	d905      	bls.n	80125a4 <_malloc_r+0x28>
 8012598:	230c      	movs	r3, #12
 801259a:	603b      	str	r3, [r7, #0]
 801259c:	2600      	movs	r6, #0
 801259e:	4630      	mov	r0, r6
 80125a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8012678 <_malloc_r+0xfc>
 80125a8:	f000 f868 	bl	801267c <__malloc_lock>
 80125ac:	f8d8 3000 	ldr.w	r3, [r8]
 80125b0:	461c      	mov	r4, r3
 80125b2:	bb5c      	cbnz	r4, 801260c <_malloc_r+0x90>
 80125b4:	4629      	mov	r1, r5
 80125b6:	4638      	mov	r0, r7
 80125b8:	f7ff ffc0 	bl	801253c <sbrk_aligned>
 80125bc:	1c43      	adds	r3, r0, #1
 80125be:	4604      	mov	r4, r0
 80125c0:	d155      	bne.n	801266e <_malloc_r+0xf2>
 80125c2:	f8d8 4000 	ldr.w	r4, [r8]
 80125c6:	4626      	mov	r6, r4
 80125c8:	2e00      	cmp	r6, #0
 80125ca:	d145      	bne.n	8012658 <_malloc_r+0xdc>
 80125cc:	2c00      	cmp	r4, #0
 80125ce:	d048      	beq.n	8012662 <_malloc_r+0xe6>
 80125d0:	6823      	ldr	r3, [r4, #0]
 80125d2:	4631      	mov	r1, r6
 80125d4:	4638      	mov	r0, r7
 80125d6:	eb04 0903 	add.w	r9, r4, r3
 80125da:	f001 fdb7 	bl	801414c <_sbrk_r>
 80125de:	4581      	cmp	r9, r0
 80125e0:	d13f      	bne.n	8012662 <_malloc_r+0xe6>
 80125e2:	6821      	ldr	r1, [r4, #0]
 80125e4:	1a6d      	subs	r5, r5, r1
 80125e6:	4629      	mov	r1, r5
 80125e8:	4638      	mov	r0, r7
 80125ea:	f7ff ffa7 	bl	801253c <sbrk_aligned>
 80125ee:	3001      	adds	r0, #1
 80125f0:	d037      	beq.n	8012662 <_malloc_r+0xe6>
 80125f2:	6823      	ldr	r3, [r4, #0]
 80125f4:	442b      	add	r3, r5
 80125f6:	6023      	str	r3, [r4, #0]
 80125f8:	f8d8 3000 	ldr.w	r3, [r8]
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d038      	beq.n	8012672 <_malloc_r+0xf6>
 8012600:	685a      	ldr	r2, [r3, #4]
 8012602:	42a2      	cmp	r2, r4
 8012604:	d12b      	bne.n	801265e <_malloc_r+0xe2>
 8012606:	2200      	movs	r2, #0
 8012608:	605a      	str	r2, [r3, #4]
 801260a:	e00f      	b.n	801262c <_malloc_r+0xb0>
 801260c:	6822      	ldr	r2, [r4, #0]
 801260e:	1b52      	subs	r2, r2, r5
 8012610:	d41f      	bmi.n	8012652 <_malloc_r+0xd6>
 8012612:	2a0b      	cmp	r2, #11
 8012614:	d917      	bls.n	8012646 <_malloc_r+0xca>
 8012616:	1961      	adds	r1, r4, r5
 8012618:	42a3      	cmp	r3, r4
 801261a:	6025      	str	r5, [r4, #0]
 801261c:	bf18      	it	ne
 801261e:	6059      	strne	r1, [r3, #4]
 8012620:	6863      	ldr	r3, [r4, #4]
 8012622:	bf08      	it	eq
 8012624:	f8c8 1000 	streq.w	r1, [r8]
 8012628:	5162      	str	r2, [r4, r5]
 801262a:	604b      	str	r3, [r1, #4]
 801262c:	4638      	mov	r0, r7
 801262e:	f104 060b 	add.w	r6, r4, #11
 8012632:	f000 f829 	bl	8012688 <__malloc_unlock>
 8012636:	f026 0607 	bic.w	r6, r6, #7
 801263a:	1d23      	adds	r3, r4, #4
 801263c:	1af2      	subs	r2, r6, r3
 801263e:	d0ae      	beq.n	801259e <_malloc_r+0x22>
 8012640:	1b9b      	subs	r3, r3, r6
 8012642:	50a3      	str	r3, [r4, r2]
 8012644:	e7ab      	b.n	801259e <_malloc_r+0x22>
 8012646:	42a3      	cmp	r3, r4
 8012648:	6862      	ldr	r2, [r4, #4]
 801264a:	d1dd      	bne.n	8012608 <_malloc_r+0x8c>
 801264c:	f8c8 2000 	str.w	r2, [r8]
 8012650:	e7ec      	b.n	801262c <_malloc_r+0xb0>
 8012652:	4623      	mov	r3, r4
 8012654:	6864      	ldr	r4, [r4, #4]
 8012656:	e7ac      	b.n	80125b2 <_malloc_r+0x36>
 8012658:	4634      	mov	r4, r6
 801265a:	6876      	ldr	r6, [r6, #4]
 801265c:	e7b4      	b.n	80125c8 <_malloc_r+0x4c>
 801265e:	4613      	mov	r3, r2
 8012660:	e7cc      	b.n	80125fc <_malloc_r+0x80>
 8012662:	230c      	movs	r3, #12
 8012664:	603b      	str	r3, [r7, #0]
 8012666:	4638      	mov	r0, r7
 8012668:	f000 f80e 	bl	8012688 <__malloc_unlock>
 801266c:	e797      	b.n	801259e <_malloc_r+0x22>
 801266e:	6025      	str	r5, [r4, #0]
 8012670:	e7dc      	b.n	801262c <_malloc_r+0xb0>
 8012672:	605b      	str	r3, [r3, #4]
 8012674:	deff      	udf	#255	; 0xff
 8012676:	bf00      	nop
 8012678:	20002878 	.word	0x20002878

0801267c <__malloc_lock>:
 801267c:	4801      	ldr	r0, [pc, #4]	; (8012684 <__malloc_lock+0x8>)
 801267e:	f7ff b877 	b.w	8011770 <__retarget_lock_acquire_recursive>
 8012682:	bf00      	nop
 8012684:	20002874 	.word	0x20002874

08012688 <__malloc_unlock>:
 8012688:	4801      	ldr	r0, [pc, #4]	; (8012690 <__malloc_unlock+0x8>)
 801268a:	f7ff b872 	b.w	8011772 <__retarget_lock_release_recursive>
 801268e:	bf00      	nop
 8012690:	20002874 	.word	0x20002874

08012694 <_Balloc>:
 8012694:	b570      	push	{r4, r5, r6, lr}
 8012696:	69c6      	ldr	r6, [r0, #28]
 8012698:	4604      	mov	r4, r0
 801269a:	460d      	mov	r5, r1
 801269c:	b976      	cbnz	r6, 80126bc <_Balloc+0x28>
 801269e:	2010      	movs	r0, #16
 80126a0:	f7ff ff44 	bl	801252c <malloc>
 80126a4:	4602      	mov	r2, r0
 80126a6:	61e0      	str	r0, [r4, #28]
 80126a8:	b920      	cbnz	r0, 80126b4 <_Balloc+0x20>
 80126aa:	4b18      	ldr	r3, [pc, #96]	; (801270c <_Balloc+0x78>)
 80126ac:	4818      	ldr	r0, [pc, #96]	; (8012710 <_Balloc+0x7c>)
 80126ae:	216b      	movs	r1, #107	; 0x6b
 80126b0:	f001 fd66 	bl	8014180 <__assert_func>
 80126b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80126b8:	6006      	str	r6, [r0, #0]
 80126ba:	60c6      	str	r6, [r0, #12]
 80126bc:	69e6      	ldr	r6, [r4, #28]
 80126be:	68f3      	ldr	r3, [r6, #12]
 80126c0:	b183      	cbz	r3, 80126e4 <_Balloc+0x50>
 80126c2:	69e3      	ldr	r3, [r4, #28]
 80126c4:	68db      	ldr	r3, [r3, #12]
 80126c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80126ca:	b9b8      	cbnz	r0, 80126fc <_Balloc+0x68>
 80126cc:	2101      	movs	r1, #1
 80126ce:	fa01 f605 	lsl.w	r6, r1, r5
 80126d2:	1d72      	adds	r2, r6, #5
 80126d4:	0092      	lsls	r2, r2, #2
 80126d6:	4620      	mov	r0, r4
 80126d8:	f001 fd70 	bl	80141bc <_calloc_r>
 80126dc:	b160      	cbz	r0, 80126f8 <_Balloc+0x64>
 80126de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80126e2:	e00e      	b.n	8012702 <_Balloc+0x6e>
 80126e4:	2221      	movs	r2, #33	; 0x21
 80126e6:	2104      	movs	r1, #4
 80126e8:	4620      	mov	r0, r4
 80126ea:	f001 fd67 	bl	80141bc <_calloc_r>
 80126ee:	69e3      	ldr	r3, [r4, #28]
 80126f0:	60f0      	str	r0, [r6, #12]
 80126f2:	68db      	ldr	r3, [r3, #12]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d1e4      	bne.n	80126c2 <_Balloc+0x2e>
 80126f8:	2000      	movs	r0, #0
 80126fa:	bd70      	pop	{r4, r5, r6, pc}
 80126fc:	6802      	ldr	r2, [r0, #0]
 80126fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012702:	2300      	movs	r3, #0
 8012704:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012708:	e7f7      	b.n	80126fa <_Balloc+0x66>
 801270a:	bf00      	nop
 801270c:	080150b0 	.word	0x080150b0
 8012710:	08015130 	.word	0x08015130

08012714 <_Bfree>:
 8012714:	b570      	push	{r4, r5, r6, lr}
 8012716:	69c6      	ldr	r6, [r0, #28]
 8012718:	4605      	mov	r5, r0
 801271a:	460c      	mov	r4, r1
 801271c:	b976      	cbnz	r6, 801273c <_Bfree+0x28>
 801271e:	2010      	movs	r0, #16
 8012720:	f7ff ff04 	bl	801252c <malloc>
 8012724:	4602      	mov	r2, r0
 8012726:	61e8      	str	r0, [r5, #28]
 8012728:	b920      	cbnz	r0, 8012734 <_Bfree+0x20>
 801272a:	4b09      	ldr	r3, [pc, #36]	; (8012750 <_Bfree+0x3c>)
 801272c:	4809      	ldr	r0, [pc, #36]	; (8012754 <_Bfree+0x40>)
 801272e:	218f      	movs	r1, #143	; 0x8f
 8012730:	f001 fd26 	bl	8014180 <__assert_func>
 8012734:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012738:	6006      	str	r6, [r0, #0]
 801273a:	60c6      	str	r6, [r0, #12]
 801273c:	b13c      	cbz	r4, 801274e <_Bfree+0x3a>
 801273e:	69eb      	ldr	r3, [r5, #28]
 8012740:	6862      	ldr	r2, [r4, #4]
 8012742:	68db      	ldr	r3, [r3, #12]
 8012744:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012748:	6021      	str	r1, [r4, #0]
 801274a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801274e:	bd70      	pop	{r4, r5, r6, pc}
 8012750:	080150b0 	.word	0x080150b0
 8012754:	08015130 	.word	0x08015130

08012758 <__multadd>:
 8012758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801275c:	690d      	ldr	r5, [r1, #16]
 801275e:	4607      	mov	r7, r0
 8012760:	460c      	mov	r4, r1
 8012762:	461e      	mov	r6, r3
 8012764:	f101 0c14 	add.w	ip, r1, #20
 8012768:	2000      	movs	r0, #0
 801276a:	f8dc 3000 	ldr.w	r3, [ip]
 801276e:	b299      	uxth	r1, r3
 8012770:	fb02 6101 	mla	r1, r2, r1, r6
 8012774:	0c1e      	lsrs	r6, r3, #16
 8012776:	0c0b      	lsrs	r3, r1, #16
 8012778:	fb02 3306 	mla	r3, r2, r6, r3
 801277c:	b289      	uxth	r1, r1
 801277e:	3001      	adds	r0, #1
 8012780:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012784:	4285      	cmp	r5, r0
 8012786:	f84c 1b04 	str.w	r1, [ip], #4
 801278a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801278e:	dcec      	bgt.n	801276a <__multadd+0x12>
 8012790:	b30e      	cbz	r6, 80127d6 <__multadd+0x7e>
 8012792:	68a3      	ldr	r3, [r4, #8]
 8012794:	42ab      	cmp	r3, r5
 8012796:	dc19      	bgt.n	80127cc <__multadd+0x74>
 8012798:	6861      	ldr	r1, [r4, #4]
 801279a:	4638      	mov	r0, r7
 801279c:	3101      	adds	r1, #1
 801279e:	f7ff ff79 	bl	8012694 <_Balloc>
 80127a2:	4680      	mov	r8, r0
 80127a4:	b928      	cbnz	r0, 80127b2 <__multadd+0x5a>
 80127a6:	4602      	mov	r2, r0
 80127a8:	4b0c      	ldr	r3, [pc, #48]	; (80127dc <__multadd+0x84>)
 80127aa:	480d      	ldr	r0, [pc, #52]	; (80127e0 <__multadd+0x88>)
 80127ac:	21ba      	movs	r1, #186	; 0xba
 80127ae:	f001 fce7 	bl	8014180 <__assert_func>
 80127b2:	6922      	ldr	r2, [r4, #16]
 80127b4:	3202      	adds	r2, #2
 80127b6:	f104 010c 	add.w	r1, r4, #12
 80127ba:	0092      	lsls	r2, r2, #2
 80127bc:	300c      	adds	r0, #12
 80127be:	f7fe ffd9 	bl	8011774 <memcpy>
 80127c2:	4621      	mov	r1, r4
 80127c4:	4638      	mov	r0, r7
 80127c6:	f7ff ffa5 	bl	8012714 <_Bfree>
 80127ca:	4644      	mov	r4, r8
 80127cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80127d0:	3501      	adds	r5, #1
 80127d2:	615e      	str	r6, [r3, #20]
 80127d4:	6125      	str	r5, [r4, #16]
 80127d6:	4620      	mov	r0, r4
 80127d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127dc:	0801511f 	.word	0x0801511f
 80127e0:	08015130 	.word	0x08015130

080127e4 <__s2b>:
 80127e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127e8:	460c      	mov	r4, r1
 80127ea:	4615      	mov	r5, r2
 80127ec:	461f      	mov	r7, r3
 80127ee:	2209      	movs	r2, #9
 80127f0:	3308      	adds	r3, #8
 80127f2:	4606      	mov	r6, r0
 80127f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80127f8:	2100      	movs	r1, #0
 80127fa:	2201      	movs	r2, #1
 80127fc:	429a      	cmp	r2, r3
 80127fe:	db09      	blt.n	8012814 <__s2b+0x30>
 8012800:	4630      	mov	r0, r6
 8012802:	f7ff ff47 	bl	8012694 <_Balloc>
 8012806:	b940      	cbnz	r0, 801281a <__s2b+0x36>
 8012808:	4602      	mov	r2, r0
 801280a:	4b19      	ldr	r3, [pc, #100]	; (8012870 <__s2b+0x8c>)
 801280c:	4819      	ldr	r0, [pc, #100]	; (8012874 <__s2b+0x90>)
 801280e:	21d3      	movs	r1, #211	; 0xd3
 8012810:	f001 fcb6 	bl	8014180 <__assert_func>
 8012814:	0052      	lsls	r2, r2, #1
 8012816:	3101      	adds	r1, #1
 8012818:	e7f0      	b.n	80127fc <__s2b+0x18>
 801281a:	9b08      	ldr	r3, [sp, #32]
 801281c:	6143      	str	r3, [r0, #20]
 801281e:	2d09      	cmp	r5, #9
 8012820:	f04f 0301 	mov.w	r3, #1
 8012824:	6103      	str	r3, [r0, #16]
 8012826:	dd16      	ble.n	8012856 <__s2b+0x72>
 8012828:	f104 0909 	add.w	r9, r4, #9
 801282c:	46c8      	mov	r8, r9
 801282e:	442c      	add	r4, r5
 8012830:	f818 3b01 	ldrb.w	r3, [r8], #1
 8012834:	4601      	mov	r1, r0
 8012836:	3b30      	subs	r3, #48	; 0x30
 8012838:	220a      	movs	r2, #10
 801283a:	4630      	mov	r0, r6
 801283c:	f7ff ff8c 	bl	8012758 <__multadd>
 8012840:	45a0      	cmp	r8, r4
 8012842:	d1f5      	bne.n	8012830 <__s2b+0x4c>
 8012844:	f1a5 0408 	sub.w	r4, r5, #8
 8012848:	444c      	add	r4, r9
 801284a:	1b2d      	subs	r5, r5, r4
 801284c:	1963      	adds	r3, r4, r5
 801284e:	42bb      	cmp	r3, r7
 8012850:	db04      	blt.n	801285c <__s2b+0x78>
 8012852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012856:	340a      	adds	r4, #10
 8012858:	2509      	movs	r5, #9
 801285a:	e7f6      	b.n	801284a <__s2b+0x66>
 801285c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012860:	4601      	mov	r1, r0
 8012862:	3b30      	subs	r3, #48	; 0x30
 8012864:	220a      	movs	r2, #10
 8012866:	4630      	mov	r0, r6
 8012868:	f7ff ff76 	bl	8012758 <__multadd>
 801286c:	e7ee      	b.n	801284c <__s2b+0x68>
 801286e:	bf00      	nop
 8012870:	0801511f 	.word	0x0801511f
 8012874:	08015130 	.word	0x08015130

08012878 <__hi0bits>:
 8012878:	0c03      	lsrs	r3, r0, #16
 801287a:	041b      	lsls	r3, r3, #16
 801287c:	b9d3      	cbnz	r3, 80128b4 <__hi0bits+0x3c>
 801287e:	0400      	lsls	r0, r0, #16
 8012880:	2310      	movs	r3, #16
 8012882:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012886:	bf04      	itt	eq
 8012888:	0200      	lsleq	r0, r0, #8
 801288a:	3308      	addeq	r3, #8
 801288c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012890:	bf04      	itt	eq
 8012892:	0100      	lsleq	r0, r0, #4
 8012894:	3304      	addeq	r3, #4
 8012896:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801289a:	bf04      	itt	eq
 801289c:	0080      	lsleq	r0, r0, #2
 801289e:	3302      	addeq	r3, #2
 80128a0:	2800      	cmp	r0, #0
 80128a2:	db05      	blt.n	80128b0 <__hi0bits+0x38>
 80128a4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80128a8:	f103 0301 	add.w	r3, r3, #1
 80128ac:	bf08      	it	eq
 80128ae:	2320      	moveq	r3, #32
 80128b0:	4618      	mov	r0, r3
 80128b2:	4770      	bx	lr
 80128b4:	2300      	movs	r3, #0
 80128b6:	e7e4      	b.n	8012882 <__hi0bits+0xa>

080128b8 <__lo0bits>:
 80128b8:	6803      	ldr	r3, [r0, #0]
 80128ba:	f013 0207 	ands.w	r2, r3, #7
 80128be:	d00c      	beq.n	80128da <__lo0bits+0x22>
 80128c0:	07d9      	lsls	r1, r3, #31
 80128c2:	d422      	bmi.n	801290a <__lo0bits+0x52>
 80128c4:	079a      	lsls	r2, r3, #30
 80128c6:	bf49      	itett	mi
 80128c8:	085b      	lsrmi	r3, r3, #1
 80128ca:	089b      	lsrpl	r3, r3, #2
 80128cc:	6003      	strmi	r3, [r0, #0]
 80128ce:	2201      	movmi	r2, #1
 80128d0:	bf5c      	itt	pl
 80128d2:	6003      	strpl	r3, [r0, #0]
 80128d4:	2202      	movpl	r2, #2
 80128d6:	4610      	mov	r0, r2
 80128d8:	4770      	bx	lr
 80128da:	b299      	uxth	r1, r3
 80128dc:	b909      	cbnz	r1, 80128e2 <__lo0bits+0x2a>
 80128de:	0c1b      	lsrs	r3, r3, #16
 80128e0:	2210      	movs	r2, #16
 80128e2:	b2d9      	uxtb	r1, r3
 80128e4:	b909      	cbnz	r1, 80128ea <__lo0bits+0x32>
 80128e6:	3208      	adds	r2, #8
 80128e8:	0a1b      	lsrs	r3, r3, #8
 80128ea:	0719      	lsls	r1, r3, #28
 80128ec:	bf04      	itt	eq
 80128ee:	091b      	lsreq	r3, r3, #4
 80128f0:	3204      	addeq	r2, #4
 80128f2:	0799      	lsls	r1, r3, #30
 80128f4:	bf04      	itt	eq
 80128f6:	089b      	lsreq	r3, r3, #2
 80128f8:	3202      	addeq	r2, #2
 80128fa:	07d9      	lsls	r1, r3, #31
 80128fc:	d403      	bmi.n	8012906 <__lo0bits+0x4e>
 80128fe:	085b      	lsrs	r3, r3, #1
 8012900:	f102 0201 	add.w	r2, r2, #1
 8012904:	d003      	beq.n	801290e <__lo0bits+0x56>
 8012906:	6003      	str	r3, [r0, #0]
 8012908:	e7e5      	b.n	80128d6 <__lo0bits+0x1e>
 801290a:	2200      	movs	r2, #0
 801290c:	e7e3      	b.n	80128d6 <__lo0bits+0x1e>
 801290e:	2220      	movs	r2, #32
 8012910:	e7e1      	b.n	80128d6 <__lo0bits+0x1e>
	...

08012914 <__i2b>:
 8012914:	b510      	push	{r4, lr}
 8012916:	460c      	mov	r4, r1
 8012918:	2101      	movs	r1, #1
 801291a:	f7ff febb 	bl	8012694 <_Balloc>
 801291e:	4602      	mov	r2, r0
 8012920:	b928      	cbnz	r0, 801292e <__i2b+0x1a>
 8012922:	4b05      	ldr	r3, [pc, #20]	; (8012938 <__i2b+0x24>)
 8012924:	4805      	ldr	r0, [pc, #20]	; (801293c <__i2b+0x28>)
 8012926:	f240 1145 	movw	r1, #325	; 0x145
 801292a:	f001 fc29 	bl	8014180 <__assert_func>
 801292e:	2301      	movs	r3, #1
 8012930:	6144      	str	r4, [r0, #20]
 8012932:	6103      	str	r3, [r0, #16]
 8012934:	bd10      	pop	{r4, pc}
 8012936:	bf00      	nop
 8012938:	0801511f 	.word	0x0801511f
 801293c:	08015130 	.word	0x08015130

08012940 <__multiply>:
 8012940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012944:	4691      	mov	r9, r2
 8012946:	690a      	ldr	r2, [r1, #16]
 8012948:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801294c:	429a      	cmp	r2, r3
 801294e:	bfb8      	it	lt
 8012950:	460b      	movlt	r3, r1
 8012952:	460c      	mov	r4, r1
 8012954:	bfbc      	itt	lt
 8012956:	464c      	movlt	r4, r9
 8012958:	4699      	movlt	r9, r3
 801295a:	6927      	ldr	r7, [r4, #16]
 801295c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012960:	68a3      	ldr	r3, [r4, #8]
 8012962:	6861      	ldr	r1, [r4, #4]
 8012964:	eb07 060a 	add.w	r6, r7, sl
 8012968:	42b3      	cmp	r3, r6
 801296a:	b085      	sub	sp, #20
 801296c:	bfb8      	it	lt
 801296e:	3101      	addlt	r1, #1
 8012970:	f7ff fe90 	bl	8012694 <_Balloc>
 8012974:	b930      	cbnz	r0, 8012984 <__multiply+0x44>
 8012976:	4602      	mov	r2, r0
 8012978:	4b44      	ldr	r3, [pc, #272]	; (8012a8c <__multiply+0x14c>)
 801297a:	4845      	ldr	r0, [pc, #276]	; (8012a90 <__multiply+0x150>)
 801297c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8012980:	f001 fbfe 	bl	8014180 <__assert_func>
 8012984:	f100 0514 	add.w	r5, r0, #20
 8012988:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801298c:	462b      	mov	r3, r5
 801298e:	2200      	movs	r2, #0
 8012990:	4543      	cmp	r3, r8
 8012992:	d321      	bcc.n	80129d8 <__multiply+0x98>
 8012994:	f104 0314 	add.w	r3, r4, #20
 8012998:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801299c:	f109 0314 	add.w	r3, r9, #20
 80129a0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80129a4:	9202      	str	r2, [sp, #8]
 80129a6:	1b3a      	subs	r2, r7, r4
 80129a8:	3a15      	subs	r2, #21
 80129aa:	f022 0203 	bic.w	r2, r2, #3
 80129ae:	3204      	adds	r2, #4
 80129b0:	f104 0115 	add.w	r1, r4, #21
 80129b4:	428f      	cmp	r7, r1
 80129b6:	bf38      	it	cc
 80129b8:	2204      	movcc	r2, #4
 80129ba:	9201      	str	r2, [sp, #4]
 80129bc:	9a02      	ldr	r2, [sp, #8]
 80129be:	9303      	str	r3, [sp, #12]
 80129c0:	429a      	cmp	r2, r3
 80129c2:	d80c      	bhi.n	80129de <__multiply+0x9e>
 80129c4:	2e00      	cmp	r6, #0
 80129c6:	dd03      	ble.n	80129d0 <__multiply+0x90>
 80129c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d05b      	beq.n	8012a88 <__multiply+0x148>
 80129d0:	6106      	str	r6, [r0, #16]
 80129d2:	b005      	add	sp, #20
 80129d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129d8:	f843 2b04 	str.w	r2, [r3], #4
 80129dc:	e7d8      	b.n	8012990 <__multiply+0x50>
 80129de:	f8b3 a000 	ldrh.w	sl, [r3]
 80129e2:	f1ba 0f00 	cmp.w	sl, #0
 80129e6:	d024      	beq.n	8012a32 <__multiply+0xf2>
 80129e8:	f104 0e14 	add.w	lr, r4, #20
 80129ec:	46a9      	mov	r9, r5
 80129ee:	f04f 0c00 	mov.w	ip, #0
 80129f2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80129f6:	f8d9 1000 	ldr.w	r1, [r9]
 80129fa:	fa1f fb82 	uxth.w	fp, r2
 80129fe:	b289      	uxth	r1, r1
 8012a00:	fb0a 110b 	mla	r1, sl, fp, r1
 8012a04:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012a08:	f8d9 2000 	ldr.w	r2, [r9]
 8012a0c:	4461      	add	r1, ip
 8012a0e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012a12:	fb0a c20b 	mla	r2, sl, fp, ip
 8012a16:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012a1a:	b289      	uxth	r1, r1
 8012a1c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012a20:	4577      	cmp	r7, lr
 8012a22:	f849 1b04 	str.w	r1, [r9], #4
 8012a26:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012a2a:	d8e2      	bhi.n	80129f2 <__multiply+0xb2>
 8012a2c:	9a01      	ldr	r2, [sp, #4]
 8012a2e:	f845 c002 	str.w	ip, [r5, r2]
 8012a32:	9a03      	ldr	r2, [sp, #12]
 8012a34:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012a38:	3304      	adds	r3, #4
 8012a3a:	f1b9 0f00 	cmp.w	r9, #0
 8012a3e:	d021      	beq.n	8012a84 <__multiply+0x144>
 8012a40:	6829      	ldr	r1, [r5, #0]
 8012a42:	f104 0c14 	add.w	ip, r4, #20
 8012a46:	46ae      	mov	lr, r5
 8012a48:	f04f 0a00 	mov.w	sl, #0
 8012a4c:	f8bc b000 	ldrh.w	fp, [ip]
 8012a50:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012a54:	fb09 220b 	mla	r2, r9, fp, r2
 8012a58:	4452      	add	r2, sl
 8012a5a:	b289      	uxth	r1, r1
 8012a5c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012a60:	f84e 1b04 	str.w	r1, [lr], #4
 8012a64:	f85c 1b04 	ldr.w	r1, [ip], #4
 8012a68:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012a6c:	f8be 1000 	ldrh.w	r1, [lr]
 8012a70:	fb09 110a 	mla	r1, r9, sl, r1
 8012a74:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8012a78:	4567      	cmp	r7, ip
 8012a7a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012a7e:	d8e5      	bhi.n	8012a4c <__multiply+0x10c>
 8012a80:	9a01      	ldr	r2, [sp, #4]
 8012a82:	50a9      	str	r1, [r5, r2]
 8012a84:	3504      	adds	r5, #4
 8012a86:	e799      	b.n	80129bc <__multiply+0x7c>
 8012a88:	3e01      	subs	r6, #1
 8012a8a:	e79b      	b.n	80129c4 <__multiply+0x84>
 8012a8c:	0801511f 	.word	0x0801511f
 8012a90:	08015130 	.word	0x08015130

08012a94 <__pow5mult>:
 8012a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a98:	4615      	mov	r5, r2
 8012a9a:	f012 0203 	ands.w	r2, r2, #3
 8012a9e:	4606      	mov	r6, r0
 8012aa0:	460f      	mov	r7, r1
 8012aa2:	d007      	beq.n	8012ab4 <__pow5mult+0x20>
 8012aa4:	4c25      	ldr	r4, [pc, #148]	; (8012b3c <__pow5mult+0xa8>)
 8012aa6:	3a01      	subs	r2, #1
 8012aa8:	2300      	movs	r3, #0
 8012aaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012aae:	f7ff fe53 	bl	8012758 <__multadd>
 8012ab2:	4607      	mov	r7, r0
 8012ab4:	10ad      	asrs	r5, r5, #2
 8012ab6:	d03d      	beq.n	8012b34 <__pow5mult+0xa0>
 8012ab8:	69f4      	ldr	r4, [r6, #28]
 8012aba:	b97c      	cbnz	r4, 8012adc <__pow5mult+0x48>
 8012abc:	2010      	movs	r0, #16
 8012abe:	f7ff fd35 	bl	801252c <malloc>
 8012ac2:	4602      	mov	r2, r0
 8012ac4:	61f0      	str	r0, [r6, #28]
 8012ac6:	b928      	cbnz	r0, 8012ad4 <__pow5mult+0x40>
 8012ac8:	4b1d      	ldr	r3, [pc, #116]	; (8012b40 <__pow5mult+0xac>)
 8012aca:	481e      	ldr	r0, [pc, #120]	; (8012b44 <__pow5mult+0xb0>)
 8012acc:	f240 11b3 	movw	r1, #435	; 0x1b3
 8012ad0:	f001 fb56 	bl	8014180 <__assert_func>
 8012ad4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012ad8:	6004      	str	r4, [r0, #0]
 8012ada:	60c4      	str	r4, [r0, #12]
 8012adc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8012ae0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012ae4:	b94c      	cbnz	r4, 8012afa <__pow5mult+0x66>
 8012ae6:	f240 2171 	movw	r1, #625	; 0x271
 8012aea:	4630      	mov	r0, r6
 8012aec:	f7ff ff12 	bl	8012914 <__i2b>
 8012af0:	2300      	movs	r3, #0
 8012af2:	f8c8 0008 	str.w	r0, [r8, #8]
 8012af6:	4604      	mov	r4, r0
 8012af8:	6003      	str	r3, [r0, #0]
 8012afa:	f04f 0900 	mov.w	r9, #0
 8012afe:	07eb      	lsls	r3, r5, #31
 8012b00:	d50a      	bpl.n	8012b18 <__pow5mult+0x84>
 8012b02:	4639      	mov	r1, r7
 8012b04:	4622      	mov	r2, r4
 8012b06:	4630      	mov	r0, r6
 8012b08:	f7ff ff1a 	bl	8012940 <__multiply>
 8012b0c:	4639      	mov	r1, r7
 8012b0e:	4680      	mov	r8, r0
 8012b10:	4630      	mov	r0, r6
 8012b12:	f7ff fdff 	bl	8012714 <_Bfree>
 8012b16:	4647      	mov	r7, r8
 8012b18:	106d      	asrs	r5, r5, #1
 8012b1a:	d00b      	beq.n	8012b34 <__pow5mult+0xa0>
 8012b1c:	6820      	ldr	r0, [r4, #0]
 8012b1e:	b938      	cbnz	r0, 8012b30 <__pow5mult+0x9c>
 8012b20:	4622      	mov	r2, r4
 8012b22:	4621      	mov	r1, r4
 8012b24:	4630      	mov	r0, r6
 8012b26:	f7ff ff0b 	bl	8012940 <__multiply>
 8012b2a:	6020      	str	r0, [r4, #0]
 8012b2c:	f8c0 9000 	str.w	r9, [r0]
 8012b30:	4604      	mov	r4, r0
 8012b32:	e7e4      	b.n	8012afe <__pow5mult+0x6a>
 8012b34:	4638      	mov	r0, r7
 8012b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b3a:	bf00      	nop
 8012b3c:	08015280 	.word	0x08015280
 8012b40:	080150b0 	.word	0x080150b0
 8012b44:	08015130 	.word	0x08015130

08012b48 <__lshift>:
 8012b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b4c:	460c      	mov	r4, r1
 8012b4e:	6849      	ldr	r1, [r1, #4]
 8012b50:	6923      	ldr	r3, [r4, #16]
 8012b52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012b56:	68a3      	ldr	r3, [r4, #8]
 8012b58:	4607      	mov	r7, r0
 8012b5a:	4691      	mov	r9, r2
 8012b5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012b60:	f108 0601 	add.w	r6, r8, #1
 8012b64:	42b3      	cmp	r3, r6
 8012b66:	db0b      	blt.n	8012b80 <__lshift+0x38>
 8012b68:	4638      	mov	r0, r7
 8012b6a:	f7ff fd93 	bl	8012694 <_Balloc>
 8012b6e:	4605      	mov	r5, r0
 8012b70:	b948      	cbnz	r0, 8012b86 <__lshift+0x3e>
 8012b72:	4602      	mov	r2, r0
 8012b74:	4b28      	ldr	r3, [pc, #160]	; (8012c18 <__lshift+0xd0>)
 8012b76:	4829      	ldr	r0, [pc, #164]	; (8012c1c <__lshift+0xd4>)
 8012b78:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8012b7c:	f001 fb00 	bl	8014180 <__assert_func>
 8012b80:	3101      	adds	r1, #1
 8012b82:	005b      	lsls	r3, r3, #1
 8012b84:	e7ee      	b.n	8012b64 <__lshift+0x1c>
 8012b86:	2300      	movs	r3, #0
 8012b88:	f100 0114 	add.w	r1, r0, #20
 8012b8c:	f100 0210 	add.w	r2, r0, #16
 8012b90:	4618      	mov	r0, r3
 8012b92:	4553      	cmp	r3, sl
 8012b94:	db33      	blt.n	8012bfe <__lshift+0xb6>
 8012b96:	6920      	ldr	r0, [r4, #16]
 8012b98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012b9c:	f104 0314 	add.w	r3, r4, #20
 8012ba0:	f019 091f 	ands.w	r9, r9, #31
 8012ba4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012ba8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012bac:	d02b      	beq.n	8012c06 <__lshift+0xbe>
 8012bae:	f1c9 0e20 	rsb	lr, r9, #32
 8012bb2:	468a      	mov	sl, r1
 8012bb4:	2200      	movs	r2, #0
 8012bb6:	6818      	ldr	r0, [r3, #0]
 8012bb8:	fa00 f009 	lsl.w	r0, r0, r9
 8012bbc:	4310      	orrs	r0, r2
 8012bbe:	f84a 0b04 	str.w	r0, [sl], #4
 8012bc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bc6:	459c      	cmp	ip, r3
 8012bc8:	fa22 f20e 	lsr.w	r2, r2, lr
 8012bcc:	d8f3      	bhi.n	8012bb6 <__lshift+0x6e>
 8012bce:	ebac 0304 	sub.w	r3, ip, r4
 8012bd2:	3b15      	subs	r3, #21
 8012bd4:	f023 0303 	bic.w	r3, r3, #3
 8012bd8:	3304      	adds	r3, #4
 8012bda:	f104 0015 	add.w	r0, r4, #21
 8012bde:	4584      	cmp	ip, r0
 8012be0:	bf38      	it	cc
 8012be2:	2304      	movcc	r3, #4
 8012be4:	50ca      	str	r2, [r1, r3]
 8012be6:	b10a      	cbz	r2, 8012bec <__lshift+0xa4>
 8012be8:	f108 0602 	add.w	r6, r8, #2
 8012bec:	3e01      	subs	r6, #1
 8012bee:	4638      	mov	r0, r7
 8012bf0:	612e      	str	r6, [r5, #16]
 8012bf2:	4621      	mov	r1, r4
 8012bf4:	f7ff fd8e 	bl	8012714 <_Bfree>
 8012bf8:	4628      	mov	r0, r5
 8012bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bfe:	f842 0f04 	str.w	r0, [r2, #4]!
 8012c02:	3301      	adds	r3, #1
 8012c04:	e7c5      	b.n	8012b92 <__lshift+0x4a>
 8012c06:	3904      	subs	r1, #4
 8012c08:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c0c:	f841 2f04 	str.w	r2, [r1, #4]!
 8012c10:	459c      	cmp	ip, r3
 8012c12:	d8f9      	bhi.n	8012c08 <__lshift+0xc0>
 8012c14:	e7ea      	b.n	8012bec <__lshift+0xa4>
 8012c16:	bf00      	nop
 8012c18:	0801511f 	.word	0x0801511f
 8012c1c:	08015130 	.word	0x08015130

08012c20 <__mcmp>:
 8012c20:	b530      	push	{r4, r5, lr}
 8012c22:	6902      	ldr	r2, [r0, #16]
 8012c24:	690c      	ldr	r4, [r1, #16]
 8012c26:	1b12      	subs	r2, r2, r4
 8012c28:	d10e      	bne.n	8012c48 <__mcmp+0x28>
 8012c2a:	f100 0314 	add.w	r3, r0, #20
 8012c2e:	3114      	adds	r1, #20
 8012c30:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012c34:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012c38:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012c3c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012c40:	42a5      	cmp	r5, r4
 8012c42:	d003      	beq.n	8012c4c <__mcmp+0x2c>
 8012c44:	d305      	bcc.n	8012c52 <__mcmp+0x32>
 8012c46:	2201      	movs	r2, #1
 8012c48:	4610      	mov	r0, r2
 8012c4a:	bd30      	pop	{r4, r5, pc}
 8012c4c:	4283      	cmp	r3, r0
 8012c4e:	d3f3      	bcc.n	8012c38 <__mcmp+0x18>
 8012c50:	e7fa      	b.n	8012c48 <__mcmp+0x28>
 8012c52:	f04f 32ff 	mov.w	r2, #4294967295
 8012c56:	e7f7      	b.n	8012c48 <__mcmp+0x28>

08012c58 <__mdiff>:
 8012c58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c5c:	460c      	mov	r4, r1
 8012c5e:	4606      	mov	r6, r0
 8012c60:	4611      	mov	r1, r2
 8012c62:	4620      	mov	r0, r4
 8012c64:	4690      	mov	r8, r2
 8012c66:	f7ff ffdb 	bl	8012c20 <__mcmp>
 8012c6a:	1e05      	subs	r5, r0, #0
 8012c6c:	d110      	bne.n	8012c90 <__mdiff+0x38>
 8012c6e:	4629      	mov	r1, r5
 8012c70:	4630      	mov	r0, r6
 8012c72:	f7ff fd0f 	bl	8012694 <_Balloc>
 8012c76:	b930      	cbnz	r0, 8012c86 <__mdiff+0x2e>
 8012c78:	4b3a      	ldr	r3, [pc, #232]	; (8012d64 <__mdiff+0x10c>)
 8012c7a:	4602      	mov	r2, r0
 8012c7c:	f240 2137 	movw	r1, #567	; 0x237
 8012c80:	4839      	ldr	r0, [pc, #228]	; (8012d68 <__mdiff+0x110>)
 8012c82:	f001 fa7d 	bl	8014180 <__assert_func>
 8012c86:	2301      	movs	r3, #1
 8012c88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012c8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c90:	bfa4      	itt	ge
 8012c92:	4643      	movge	r3, r8
 8012c94:	46a0      	movge	r8, r4
 8012c96:	4630      	mov	r0, r6
 8012c98:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012c9c:	bfa6      	itte	ge
 8012c9e:	461c      	movge	r4, r3
 8012ca0:	2500      	movge	r5, #0
 8012ca2:	2501      	movlt	r5, #1
 8012ca4:	f7ff fcf6 	bl	8012694 <_Balloc>
 8012ca8:	b920      	cbnz	r0, 8012cb4 <__mdiff+0x5c>
 8012caa:	4b2e      	ldr	r3, [pc, #184]	; (8012d64 <__mdiff+0x10c>)
 8012cac:	4602      	mov	r2, r0
 8012cae:	f240 2145 	movw	r1, #581	; 0x245
 8012cb2:	e7e5      	b.n	8012c80 <__mdiff+0x28>
 8012cb4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012cb8:	6926      	ldr	r6, [r4, #16]
 8012cba:	60c5      	str	r5, [r0, #12]
 8012cbc:	f104 0914 	add.w	r9, r4, #20
 8012cc0:	f108 0514 	add.w	r5, r8, #20
 8012cc4:	f100 0e14 	add.w	lr, r0, #20
 8012cc8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012ccc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012cd0:	f108 0210 	add.w	r2, r8, #16
 8012cd4:	46f2      	mov	sl, lr
 8012cd6:	2100      	movs	r1, #0
 8012cd8:	f859 3b04 	ldr.w	r3, [r9], #4
 8012cdc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012ce0:	fa11 f88b 	uxtah	r8, r1, fp
 8012ce4:	b299      	uxth	r1, r3
 8012ce6:	0c1b      	lsrs	r3, r3, #16
 8012ce8:	eba8 0801 	sub.w	r8, r8, r1
 8012cec:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012cf0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012cf4:	fa1f f888 	uxth.w	r8, r8
 8012cf8:	1419      	asrs	r1, r3, #16
 8012cfa:	454e      	cmp	r6, r9
 8012cfc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012d00:	f84a 3b04 	str.w	r3, [sl], #4
 8012d04:	d8e8      	bhi.n	8012cd8 <__mdiff+0x80>
 8012d06:	1b33      	subs	r3, r6, r4
 8012d08:	3b15      	subs	r3, #21
 8012d0a:	f023 0303 	bic.w	r3, r3, #3
 8012d0e:	3304      	adds	r3, #4
 8012d10:	3415      	adds	r4, #21
 8012d12:	42a6      	cmp	r6, r4
 8012d14:	bf38      	it	cc
 8012d16:	2304      	movcc	r3, #4
 8012d18:	441d      	add	r5, r3
 8012d1a:	4473      	add	r3, lr
 8012d1c:	469e      	mov	lr, r3
 8012d1e:	462e      	mov	r6, r5
 8012d20:	4566      	cmp	r6, ip
 8012d22:	d30e      	bcc.n	8012d42 <__mdiff+0xea>
 8012d24:	f10c 0203 	add.w	r2, ip, #3
 8012d28:	1b52      	subs	r2, r2, r5
 8012d2a:	f022 0203 	bic.w	r2, r2, #3
 8012d2e:	3d03      	subs	r5, #3
 8012d30:	45ac      	cmp	ip, r5
 8012d32:	bf38      	it	cc
 8012d34:	2200      	movcc	r2, #0
 8012d36:	4413      	add	r3, r2
 8012d38:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8012d3c:	b17a      	cbz	r2, 8012d5e <__mdiff+0x106>
 8012d3e:	6107      	str	r7, [r0, #16]
 8012d40:	e7a4      	b.n	8012c8c <__mdiff+0x34>
 8012d42:	f856 8b04 	ldr.w	r8, [r6], #4
 8012d46:	fa11 f288 	uxtah	r2, r1, r8
 8012d4a:	1414      	asrs	r4, r2, #16
 8012d4c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012d50:	b292      	uxth	r2, r2
 8012d52:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012d56:	f84e 2b04 	str.w	r2, [lr], #4
 8012d5a:	1421      	asrs	r1, r4, #16
 8012d5c:	e7e0      	b.n	8012d20 <__mdiff+0xc8>
 8012d5e:	3f01      	subs	r7, #1
 8012d60:	e7ea      	b.n	8012d38 <__mdiff+0xe0>
 8012d62:	bf00      	nop
 8012d64:	0801511f 	.word	0x0801511f
 8012d68:	08015130 	.word	0x08015130

08012d6c <__ulp>:
 8012d6c:	b082      	sub	sp, #8
 8012d6e:	ed8d 0b00 	vstr	d0, [sp]
 8012d72:	9a01      	ldr	r2, [sp, #4]
 8012d74:	4b0f      	ldr	r3, [pc, #60]	; (8012db4 <__ulp+0x48>)
 8012d76:	4013      	ands	r3, r2
 8012d78:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	dc08      	bgt.n	8012d92 <__ulp+0x26>
 8012d80:	425b      	negs	r3, r3
 8012d82:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8012d86:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012d8a:	da04      	bge.n	8012d96 <__ulp+0x2a>
 8012d8c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012d90:	4113      	asrs	r3, r2
 8012d92:	2200      	movs	r2, #0
 8012d94:	e008      	b.n	8012da8 <__ulp+0x3c>
 8012d96:	f1a2 0314 	sub.w	r3, r2, #20
 8012d9a:	2b1e      	cmp	r3, #30
 8012d9c:	bfda      	itte	le
 8012d9e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8012da2:	40da      	lsrle	r2, r3
 8012da4:	2201      	movgt	r2, #1
 8012da6:	2300      	movs	r3, #0
 8012da8:	4619      	mov	r1, r3
 8012daa:	4610      	mov	r0, r2
 8012dac:	ec41 0b10 	vmov	d0, r0, r1
 8012db0:	b002      	add	sp, #8
 8012db2:	4770      	bx	lr
 8012db4:	7ff00000 	.word	0x7ff00000

08012db8 <__b2d>:
 8012db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dbc:	6906      	ldr	r6, [r0, #16]
 8012dbe:	f100 0814 	add.w	r8, r0, #20
 8012dc2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8012dc6:	1f37      	subs	r7, r6, #4
 8012dc8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012dcc:	4610      	mov	r0, r2
 8012dce:	f7ff fd53 	bl	8012878 <__hi0bits>
 8012dd2:	f1c0 0320 	rsb	r3, r0, #32
 8012dd6:	280a      	cmp	r0, #10
 8012dd8:	600b      	str	r3, [r1, #0]
 8012dda:	491b      	ldr	r1, [pc, #108]	; (8012e48 <__b2d+0x90>)
 8012ddc:	dc15      	bgt.n	8012e0a <__b2d+0x52>
 8012dde:	f1c0 0c0b 	rsb	ip, r0, #11
 8012de2:	fa22 f30c 	lsr.w	r3, r2, ip
 8012de6:	45b8      	cmp	r8, r7
 8012de8:	ea43 0501 	orr.w	r5, r3, r1
 8012dec:	bf34      	ite	cc
 8012dee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012df2:	2300      	movcs	r3, #0
 8012df4:	3015      	adds	r0, #21
 8012df6:	fa02 f000 	lsl.w	r0, r2, r0
 8012dfa:	fa23 f30c 	lsr.w	r3, r3, ip
 8012dfe:	4303      	orrs	r3, r0
 8012e00:	461c      	mov	r4, r3
 8012e02:	ec45 4b10 	vmov	d0, r4, r5
 8012e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e0a:	45b8      	cmp	r8, r7
 8012e0c:	bf3a      	itte	cc
 8012e0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012e12:	f1a6 0708 	subcc.w	r7, r6, #8
 8012e16:	2300      	movcs	r3, #0
 8012e18:	380b      	subs	r0, #11
 8012e1a:	d012      	beq.n	8012e42 <__b2d+0x8a>
 8012e1c:	f1c0 0120 	rsb	r1, r0, #32
 8012e20:	fa23 f401 	lsr.w	r4, r3, r1
 8012e24:	4082      	lsls	r2, r0
 8012e26:	4322      	orrs	r2, r4
 8012e28:	4547      	cmp	r7, r8
 8012e2a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8012e2e:	bf8c      	ite	hi
 8012e30:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8012e34:	2200      	movls	r2, #0
 8012e36:	4083      	lsls	r3, r0
 8012e38:	40ca      	lsrs	r2, r1
 8012e3a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8012e3e:	4313      	orrs	r3, r2
 8012e40:	e7de      	b.n	8012e00 <__b2d+0x48>
 8012e42:	ea42 0501 	orr.w	r5, r2, r1
 8012e46:	e7db      	b.n	8012e00 <__b2d+0x48>
 8012e48:	3ff00000 	.word	0x3ff00000

08012e4c <__d2b>:
 8012e4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012e50:	460f      	mov	r7, r1
 8012e52:	2101      	movs	r1, #1
 8012e54:	ec59 8b10 	vmov	r8, r9, d0
 8012e58:	4616      	mov	r6, r2
 8012e5a:	f7ff fc1b 	bl	8012694 <_Balloc>
 8012e5e:	4604      	mov	r4, r0
 8012e60:	b930      	cbnz	r0, 8012e70 <__d2b+0x24>
 8012e62:	4602      	mov	r2, r0
 8012e64:	4b24      	ldr	r3, [pc, #144]	; (8012ef8 <__d2b+0xac>)
 8012e66:	4825      	ldr	r0, [pc, #148]	; (8012efc <__d2b+0xb0>)
 8012e68:	f240 310f 	movw	r1, #783	; 0x30f
 8012e6c:	f001 f988 	bl	8014180 <__assert_func>
 8012e70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012e74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012e78:	bb2d      	cbnz	r5, 8012ec6 <__d2b+0x7a>
 8012e7a:	9301      	str	r3, [sp, #4]
 8012e7c:	f1b8 0300 	subs.w	r3, r8, #0
 8012e80:	d026      	beq.n	8012ed0 <__d2b+0x84>
 8012e82:	4668      	mov	r0, sp
 8012e84:	9300      	str	r3, [sp, #0]
 8012e86:	f7ff fd17 	bl	80128b8 <__lo0bits>
 8012e8a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012e8e:	b1e8      	cbz	r0, 8012ecc <__d2b+0x80>
 8012e90:	f1c0 0320 	rsb	r3, r0, #32
 8012e94:	fa02 f303 	lsl.w	r3, r2, r3
 8012e98:	430b      	orrs	r3, r1
 8012e9a:	40c2      	lsrs	r2, r0
 8012e9c:	6163      	str	r3, [r4, #20]
 8012e9e:	9201      	str	r2, [sp, #4]
 8012ea0:	9b01      	ldr	r3, [sp, #4]
 8012ea2:	61a3      	str	r3, [r4, #24]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	bf14      	ite	ne
 8012ea8:	2202      	movne	r2, #2
 8012eaa:	2201      	moveq	r2, #1
 8012eac:	6122      	str	r2, [r4, #16]
 8012eae:	b1bd      	cbz	r5, 8012ee0 <__d2b+0x94>
 8012eb0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012eb4:	4405      	add	r5, r0
 8012eb6:	603d      	str	r5, [r7, #0]
 8012eb8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012ebc:	6030      	str	r0, [r6, #0]
 8012ebe:	4620      	mov	r0, r4
 8012ec0:	b003      	add	sp, #12
 8012ec2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012ec6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012eca:	e7d6      	b.n	8012e7a <__d2b+0x2e>
 8012ecc:	6161      	str	r1, [r4, #20]
 8012ece:	e7e7      	b.n	8012ea0 <__d2b+0x54>
 8012ed0:	a801      	add	r0, sp, #4
 8012ed2:	f7ff fcf1 	bl	80128b8 <__lo0bits>
 8012ed6:	9b01      	ldr	r3, [sp, #4]
 8012ed8:	6163      	str	r3, [r4, #20]
 8012eda:	3020      	adds	r0, #32
 8012edc:	2201      	movs	r2, #1
 8012ede:	e7e5      	b.n	8012eac <__d2b+0x60>
 8012ee0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012ee4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012ee8:	6038      	str	r0, [r7, #0]
 8012eea:	6918      	ldr	r0, [r3, #16]
 8012eec:	f7ff fcc4 	bl	8012878 <__hi0bits>
 8012ef0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012ef4:	e7e2      	b.n	8012ebc <__d2b+0x70>
 8012ef6:	bf00      	nop
 8012ef8:	0801511f 	.word	0x0801511f
 8012efc:	08015130 	.word	0x08015130

08012f00 <__ratio>:
 8012f00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f04:	4688      	mov	r8, r1
 8012f06:	4669      	mov	r1, sp
 8012f08:	4681      	mov	r9, r0
 8012f0a:	f7ff ff55 	bl	8012db8 <__b2d>
 8012f0e:	a901      	add	r1, sp, #4
 8012f10:	4640      	mov	r0, r8
 8012f12:	ec55 4b10 	vmov	r4, r5, d0
 8012f16:	f7ff ff4f 	bl	8012db8 <__b2d>
 8012f1a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012f1e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012f22:	eba3 0c02 	sub.w	ip, r3, r2
 8012f26:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012f2a:	1a9b      	subs	r3, r3, r2
 8012f2c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012f30:	ec51 0b10 	vmov	r0, r1, d0
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	bfd6      	itet	le
 8012f38:	460a      	movle	r2, r1
 8012f3a:	462a      	movgt	r2, r5
 8012f3c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012f40:	468b      	mov	fp, r1
 8012f42:	462f      	mov	r7, r5
 8012f44:	bfd4      	ite	le
 8012f46:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012f4a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012f4e:	4620      	mov	r0, r4
 8012f50:	ee10 2a10 	vmov	r2, s0
 8012f54:	465b      	mov	r3, fp
 8012f56:	4639      	mov	r1, r7
 8012f58:	f7ed fc78 	bl	800084c <__aeabi_ddiv>
 8012f5c:	ec41 0b10 	vmov	d0, r0, r1
 8012f60:	b003      	add	sp, #12
 8012f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012f66 <__copybits>:
 8012f66:	3901      	subs	r1, #1
 8012f68:	b570      	push	{r4, r5, r6, lr}
 8012f6a:	1149      	asrs	r1, r1, #5
 8012f6c:	6914      	ldr	r4, [r2, #16]
 8012f6e:	3101      	adds	r1, #1
 8012f70:	f102 0314 	add.w	r3, r2, #20
 8012f74:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012f78:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012f7c:	1f05      	subs	r5, r0, #4
 8012f7e:	42a3      	cmp	r3, r4
 8012f80:	d30c      	bcc.n	8012f9c <__copybits+0x36>
 8012f82:	1aa3      	subs	r3, r4, r2
 8012f84:	3b11      	subs	r3, #17
 8012f86:	f023 0303 	bic.w	r3, r3, #3
 8012f8a:	3211      	adds	r2, #17
 8012f8c:	42a2      	cmp	r2, r4
 8012f8e:	bf88      	it	hi
 8012f90:	2300      	movhi	r3, #0
 8012f92:	4418      	add	r0, r3
 8012f94:	2300      	movs	r3, #0
 8012f96:	4288      	cmp	r0, r1
 8012f98:	d305      	bcc.n	8012fa6 <__copybits+0x40>
 8012f9a:	bd70      	pop	{r4, r5, r6, pc}
 8012f9c:	f853 6b04 	ldr.w	r6, [r3], #4
 8012fa0:	f845 6f04 	str.w	r6, [r5, #4]!
 8012fa4:	e7eb      	b.n	8012f7e <__copybits+0x18>
 8012fa6:	f840 3b04 	str.w	r3, [r0], #4
 8012faa:	e7f4      	b.n	8012f96 <__copybits+0x30>

08012fac <__any_on>:
 8012fac:	f100 0214 	add.w	r2, r0, #20
 8012fb0:	6900      	ldr	r0, [r0, #16]
 8012fb2:	114b      	asrs	r3, r1, #5
 8012fb4:	4298      	cmp	r0, r3
 8012fb6:	b510      	push	{r4, lr}
 8012fb8:	db11      	blt.n	8012fde <__any_on+0x32>
 8012fba:	dd0a      	ble.n	8012fd2 <__any_on+0x26>
 8012fbc:	f011 011f 	ands.w	r1, r1, #31
 8012fc0:	d007      	beq.n	8012fd2 <__any_on+0x26>
 8012fc2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012fc6:	fa24 f001 	lsr.w	r0, r4, r1
 8012fca:	fa00 f101 	lsl.w	r1, r0, r1
 8012fce:	428c      	cmp	r4, r1
 8012fd0:	d10b      	bne.n	8012fea <__any_on+0x3e>
 8012fd2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012fd6:	4293      	cmp	r3, r2
 8012fd8:	d803      	bhi.n	8012fe2 <__any_on+0x36>
 8012fda:	2000      	movs	r0, #0
 8012fdc:	bd10      	pop	{r4, pc}
 8012fde:	4603      	mov	r3, r0
 8012fe0:	e7f7      	b.n	8012fd2 <__any_on+0x26>
 8012fe2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012fe6:	2900      	cmp	r1, #0
 8012fe8:	d0f5      	beq.n	8012fd6 <__any_on+0x2a>
 8012fea:	2001      	movs	r0, #1
 8012fec:	e7f6      	b.n	8012fdc <__any_on+0x30>

08012fee <sulp>:
 8012fee:	b570      	push	{r4, r5, r6, lr}
 8012ff0:	4604      	mov	r4, r0
 8012ff2:	460d      	mov	r5, r1
 8012ff4:	ec45 4b10 	vmov	d0, r4, r5
 8012ff8:	4616      	mov	r6, r2
 8012ffa:	f7ff feb7 	bl	8012d6c <__ulp>
 8012ffe:	ec51 0b10 	vmov	r0, r1, d0
 8013002:	b17e      	cbz	r6, 8013024 <sulp+0x36>
 8013004:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013008:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801300c:	2b00      	cmp	r3, #0
 801300e:	dd09      	ble.n	8013024 <sulp+0x36>
 8013010:	051b      	lsls	r3, r3, #20
 8013012:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013016:	2400      	movs	r4, #0
 8013018:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801301c:	4622      	mov	r2, r4
 801301e:	462b      	mov	r3, r5
 8013020:	f7ed faea 	bl	80005f8 <__aeabi_dmul>
 8013024:	bd70      	pop	{r4, r5, r6, pc}
	...

08013028 <_strtod_l>:
 8013028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801302c:	ed2d 8b02 	vpush	{d8}
 8013030:	b09b      	sub	sp, #108	; 0x6c
 8013032:	4604      	mov	r4, r0
 8013034:	9213      	str	r2, [sp, #76]	; 0x4c
 8013036:	2200      	movs	r2, #0
 8013038:	9216      	str	r2, [sp, #88]	; 0x58
 801303a:	460d      	mov	r5, r1
 801303c:	f04f 0800 	mov.w	r8, #0
 8013040:	f04f 0900 	mov.w	r9, #0
 8013044:	460a      	mov	r2, r1
 8013046:	9215      	str	r2, [sp, #84]	; 0x54
 8013048:	7811      	ldrb	r1, [r2, #0]
 801304a:	292b      	cmp	r1, #43	; 0x2b
 801304c:	d04c      	beq.n	80130e8 <_strtod_l+0xc0>
 801304e:	d83a      	bhi.n	80130c6 <_strtod_l+0x9e>
 8013050:	290d      	cmp	r1, #13
 8013052:	d834      	bhi.n	80130be <_strtod_l+0x96>
 8013054:	2908      	cmp	r1, #8
 8013056:	d834      	bhi.n	80130c2 <_strtod_l+0x9a>
 8013058:	2900      	cmp	r1, #0
 801305a:	d03d      	beq.n	80130d8 <_strtod_l+0xb0>
 801305c:	2200      	movs	r2, #0
 801305e:	920a      	str	r2, [sp, #40]	; 0x28
 8013060:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8013062:	7832      	ldrb	r2, [r6, #0]
 8013064:	2a30      	cmp	r2, #48	; 0x30
 8013066:	f040 80b4 	bne.w	80131d2 <_strtod_l+0x1aa>
 801306a:	7872      	ldrb	r2, [r6, #1]
 801306c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8013070:	2a58      	cmp	r2, #88	; 0x58
 8013072:	d170      	bne.n	8013156 <_strtod_l+0x12e>
 8013074:	9302      	str	r3, [sp, #8]
 8013076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013078:	9301      	str	r3, [sp, #4]
 801307a:	ab16      	add	r3, sp, #88	; 0x58
 801307c:	9300      	str	r3, [sp, #0]
 801307e:	4a8e      	ldr	r2, [pc, #568]	; (80132b8 <_strtod_l+0x290>)
 8013080:	ab17      	add	r3, sp, #92	; 0x5c
 8013082:	a915      	add	r1, sp, #84	; 0x54
 8013084:	4620      	mov	r0, r4
 8013086:	f001 f917 	bl	80142b8 <__gethex>
 801308a:	f010 070f 	ands.w	r7, r0, #15
 801308e:	4605      	mov	r5, r0
 8013090:	d005      	beq.n	801309e <_strtod_l+0x76>
 8013092:	2f06      	cmp	r7, #6
 8013094:	d12a      	bne.n	80130ec <_strtod_l+0xc4>
 8013096:	3601      	adds	r6, #1
 8013098:	2300      	movs	r3, #0
 801309a:	9615      	str	r6, [sp, #84]	; 0x54
 801309c:	930a      	str	r3, [sp, #40]	; 0x28
 801309e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	f040 857f 	bne.w	8013ba4 <_strtod_l+0xb7c>
 80130a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130a8:	b1db      	cbz	r3, 80130e2 <_strtod_l+0xba>
 80130aa:	4642      	mov	r2, r8
 80130ac:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80130b0:	ec43 2b10 	vmov	d0, r2, r3
 80130b4:	b01b      	add	sp, #108	; 0x6c
 80130b6:	ecbd 8b02 	vpop	{d8}
 80130ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130be:	2920      	cmp	r1, #32
 80130c0:	d1cc      	bne.n	801305c <_strtod_l+0x34>
 80130c2:	3201      	adds	r2, #1
 80130c4:	e7bf      	b.n	8013046 <_strtod_l+0x1e>
 80130c6:	292d      	cmp	r1, #45	; 0x2d
 80130c8:	d1c8      	bne.n	801305c <_strtod_l+0x34>
 80130ca:	2101      	movs	r1, #1
 80130cc:	910a      	str	r1, [sp, #40]	; 0x28
 80130ce:	1c51      	adds	r1, r2, #1
 80130d0:	9115      	str	r1, [sp, #84]	; 0x54
 80130d2:	7852      	ldrb	r2, [r2, #1]
 80130d4:	2a00      	cmp	r2, #0
 80130d6:	d1c3      	bne.n	8013060 <_strtod_l+0x38>
 80130d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80130da:	9515      	str	r5, [sp, #84]	; 0x54
 80130dc:	2b00      	cmp	r3, #0
 80130de:	f040 855f 	bne.w	8013ba0 <_strtod_l+0xb78>
 80130e2:	4642      	mov	r2, r8
 80130e4:	464b      	mov	r3, r9
 80130e6:	e7e3      	b.n	80130b0 <_strtod_l+0x88>
 80130e8:	2100      	movs	r1, #0
 80130ea:	e7ef      	b.n	80130cc <_strtod_l+0xa4>
 80130ec:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80130ee:	b13a      	cbz	r2, 8013100 <_strtod_l+0xd8>
 80130f0:	2135      	movs	r1, #53	; 0x35
 80130f2:	a818      	add	r0, sp, #96	; 0x60
 80130f4:	f7ff ff37 	bl	8012f66 <__copybits>
 80130f8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80130fa:	4620      	mov	r0, r4
 80130fc:	f7ff fb0a 	bl	8012714 <_Bfree>
 8013100:	3f01      	subs	r7, #1
 8013102:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013104:	2f04      	cmp	r7, #4
 8013106:	d806      	bhi.n	8013116 <_strtod_l+0xee>
 8013108:	e8df f007 	tbb	[pc, r7]
 801310c:	201d0314 	.word	0x201d0314
 8013110:	14          	.byte	0x14
 8013111:	00          	.byte	0x00
 8013112:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8013116:	05e9      	lsls	r1, r5, #23
 8013118:	bf48      	it	mi
 801311a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801311e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013122:	0d1b      	lsrs	r3, r3, #20
 8013124:	051b      	lsls	r3, r3, #20
 8013126:	2b00      	cmp	r3, #0
 8013128:	d1b9      	bne.n	801309e <_strtod_l+0x76>
 801312a:	f7fe faf7 	bl	801171c <__errno>
 801312e:	2322      	movs	r3, #34	; 0x22
 8013130:	6003      	str	r3, [r0, #0]
 8013132:	e7b4      	b.n	801309e <_strtod_l+0x76>
 8013134:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8013138:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801313c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013140:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8013144:	e7e7      	b.n	8013116 <_strtod_l+0xee>
 8013146:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80132c0 <_strtod_l+0x298>
 801314a:	e7e4      	b.n	8013116 <_strtod_l+0xee>
 801314c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8013150:	f04f 38ff 	mov.w	r8, #4294967295
 8013154:	e7df      	b.n	8013116 <_strtod_l+0xee>
 8013156:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013158:	1c5a      	adds	r2, r3, #1
 801315a:	9215      	str	r2, [sp, #84]	; 0x54
 801315c:	785b      	ldrb	r3, [r3, #1]
 801315e:	2b30      	cmp	r3, #48	; 0x30
 8013160:	d0f9      	beq.n	8013156 <_strtod_l+0x12e>
 8013162:	2b00      	cmp	r3, #0
 8013164:	d09b      	beq.n	801309e <_strtod_l+0x76>
 8013166:	2301      	movs	r3, #1
 8013168:	f04f 0a00 	mov.w	sl, #0
 801316c:	9304      	str	r3, [sp, #16]
 801316e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013170:	930b      	str	r3, [sp, #44]	; 0x2c
 8013172:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8013176:	46d3      	mov	fp, sl
 8013178:	220a      	movs	r2, #10
 801317a:	9815      	ldr	r0, [sp, #84]	; 0x54
 801317c:	7806      	ldrb	r6, [r0, #0]
 801317e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8013182:	b2d9      	uxtb	r1, r3
 8013184:	2909      	cmp	r1, #9
 8013186:	d926      	bls.n	80131d6 <_strtod_l+0x1ae>
 8013188:	494c      	ldr	r1, [pc, #304]	; (80132bc <_strtod_l+0x294>)
 801318a:	2201      	movs	r2, #1
 801318c:	f000 ffcc 	bl	8014128 <strncmp>
 8013190:	2800      	cmp	r0, #0
 8013192:	d030      	beq.n	80131f6 <_strtod_l+0x1ce>
 8013194:	2000      	movs	r0, #0
 8013196:	4632      	mov	r2, r6
 8013198:	9005      	str	r0, [sp, #20]
 801319a:	465e      	mov	r6, fp
 801319c:	4603      	mov	r3, r0
 801319e:	2a65      	cmp	r2, #101	; 0x65
 80131a0:	d001      	beq.n	80131a6 <_strtod_l+0x17e>
 80131a2:	2a45      	cmp	r2, #69	; 0x45
 80131a4:	d113      	bne.n	80131ce <_strtod_l+0x1a6>
 80131a6:	b91e      	cbnz	r6, 80131b0 <_strtod_l+0x188>
 80131a8:	9a04      	ldr	r2, [sp, #16]
 80131aa:	4302      	orrs	r2, r0
 80131ac:	d094      	beq.n	80130d8 <_strtod_l+0xb0>
 80131ae:	2600      	movs	r6, #0
 80131b0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80131b2:	1c6a      	adds	r2, r5, #1
 80131b4:	9215      	str	r2, [sp, #84]	; 0x54
 80131b6:	786a      	ldrb	r2, [r5, #1]
 80131b8:	2a2b      	cmp	r2, #43	; 0x2b
 80131ba:	d074      	beq.n	80132a6 <_strtod_l+0x27e>
 80131bc:	2a2d      	cmp	r2, #45	; 0x2d
 80131be:	d078      	beq.n	80132b2 <_strtod_l+0x28a>
 80131c0:	f04f 0c00 	mov.w	ip, #0
 80131c4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80131c8:	2909      	cmp	r1, #9
 80131ca:	d97f      	bls.n	80132cc <_strtod_l+0x2a4>
 80131cc:	9515      	str	r5, [sp, #84]	; 0x54
 80131ce:	2700      	movs	r7, #0
 80131d0:	e09e      	b.n	8013310 <_strtod_l+0x2e8>
 80131d2:	2300      	movs	r3, #0
 80131d4:	e7c8      	b.n	8013168 <_strtod_l+0x140>
 80131d6:	f1bb 0f08 	cmp.w	fp, #8
 80131da:	bfd8      	it	le
 80131dc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80131de:	f100 0001 	add.w	r0, r0, #1
 80131e2:	bfda      	itte	le
 80131e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80131e8:	9309      	strle	r3, [sp, #36]	; 0x24
 80131ea:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80131ee:	f10b 0b01 	add.w	fp, fp, #1
 80131f2:	9015      	str	r0, [sp, #84]	; 0x54
 80131f4:	e7c1      	b.n	801317a <_strtod_l+0x152>
 80131f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80131f8:	1c5a      	adds	r2, r3, #1
 80131fa:	9215      	str	r2, [sp, #84]	; 0x54
 80131fc:	785a      	ldrb	r2, [r3, #1]
 80131fe:	f1bb 0f00 	cmp.w	fp, #0
 8013202:	d037      	beq.n	8013274 <_strtod_l+0x24c>
 8013204:	9005      	str	r0, [sp, #20]
 8013206:	465e      	mov	r6, fp
 8013208:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 801320c:	2b09      	cmp	r3, #9
 801320e:	d912      	bls.n	8013236 <_strtod_l+0x20e>
 8013210:	2301      	movs	r3, #1
 8013212:	e7c4      	b.n	801319e <_strtod_l+0x176>
 8013214:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013216:	1c5a      	adds	r2, r3, #1
 8013218:	9215      	str	r2, [sp, #84]	; 0x54
 801321a:	785a      	ldrb	r2, [r3, #1]
 801321c:	3001      	adds	r0, #1
 801321e:	2a30      	cmp	r2, #48	; 0x30
 8013220:	d0f8      	beq.n	8013214 <_strtod_l+0x1ec>
 8013222:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8013226:	2b08      	cmp	r3, #8
 8013228:	f200 84c1 	bhi.w	8013bae <_strtod_l+0xb86>
 801322c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801322e:	9005      	str	r0, [sp, #20]
 8013230:	2000      	movs	r0, #0
 8013232:	930b      	str	r3, [sp, #44]	; 0x2c
 8013234:	4606      	mov	r6, r0
 8013236:	3a30      	subs	r2, #48	; 0x30
 8013238:	f100 0301 	add.w	r3, r0, #1
 801323c:	d014      	beq.n	8013268 <_strtod_l+0x240>
 801323e:	9905      	ldr	r1, [sp, #20]
 8013240:	4419      	add	r1, r3
 8013242:	9105      	str	r1, [sp, #20]
 8013244:	4633      	mov	r3, r6
 8013246:	eb00 0c06 	add.w	ip, r0, r6
 801324a:	210a      	movs	r1, #10
 801324c:	4563      	cmp	r3, ip
 801324e:	d113      	bne.n	8013278 <_strtod_l+0x250>
 8013250:	1833      	adds	r3, r6, r0
 8013252:	2b08      	cmp	r3, #8
 8013254:	f106 0601 	add.w	r6, r6, #1
 8013258:	4406      	add	r6, r0
 801325a:	dc1a      	bgt.n	8013292 <_strtod_l+0x26a>
 801325c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801325e:	230a      	movs	r3, #10
 8013260:	fb03 2301 	mla	r3, r3, r1, r2
 8013264:	9309      	str	r3, [sp, #36]	; 0x24
 8013266:	2300      	movs	r3, #0
 8013268:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801326a:	1c51      	adds	r1, r2, #1
 801326c:	9115      	str	r1, [sp, #84]	; 0x54
 801326e:	7852      	ldrb	r2, [r2, #1]
 8013270:	4618      	mov	r0, r3
 8013272:	e7c9      	b.n	8013208 <_strtod_l+0x1e0>
 8013274:	4658      	mov	r0, fp
 8013276:	e7d2      	b.n	801321e <_strtod_l+0x1f6>
 8013278:	2b08      	cmp	r3, #8
 801327a:	f103 0301 	add.w	r3, r3, #1
 801327e:	dc03      	bgt.n	8013288 <_strtod_l+0x260>
 8013280:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8013282:	434f      	muls	r7, r1
 8013284:	9709      	str	r7, [sp, #36]	; 0x24
 8013286:	e7e1      	b.n	801324c <_strtod_l+0x224>
 8013288:	2b10      	cmp	r3, #16
 801328a:	bfd8      	it	le
 801328c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8013290:	e7dc      	b.n	801324c <_strtod_l+0x224>
 8013292:	2e10      	cmp	r6, #16
 8013294:	bfdc      	itt	le
 8013296:	230a      	movle	r3, #10
 8013298:	fb03 2a0a 	mlale	sl, r3, sl, r2
 801329c:	e7e3      	b.n	8013266 <_strtod_l+0x23e>
 801329e:	2300      	movs	r3, #0
 80132a0:	9305      	str	r3, [sp, #20]
 80132a2:	2301      	movs	r3, #1
 80132a4:	e780      	b.n	80131a8 <_strtod_l+0x180>
 80132a6:	f04f 0c00 	mov.w	ip, #0
 80132aa:	1caa      	adds	r2, r5, #2
 80132ac:	9215      	str	r2, [sp, #84]	; 0x54
 80132ae:	78aa      	ldrb	r2, [r5, #2]
 80132b0:	e788      	b.n	80131c4 <_strtod_l+0x19c>
 80132b2:	f04f 0c01 	mov.w	ip, #1
 80132b6:	e7f8      	b.n	80132aa <_strtod_l+0x282>
 80132b8:	08015290 	.word	0x08015290
 80132bc:	0801528c 	.word	0x0801528c
 80132c0:	7ff00000 	.word	0x7ff00000
 80132c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80132c6:	1c51      	adds	r1, r2, #1
 80132c8:	9115      	str	r1, [sp, #84]	; 0x54
 80132ca:	7852      	ldrb	r2, [r2, #1]
 80132cc:	2a30      	cmp	r2, #48	; 0x30
 80132ce:	d0f9      	beq.n	80132c4 <_strtod_l+0x29c>
 80132d0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80132d4:	2908      	cmp	r1, #8
 80132d6:	f63f af7a 	bhi.w	80131ce <_strtod_l+0x1a6>
 80132da:	3a30      	subs	r2, #48	; 0x30
 80132dc:	9208      	str	r2, [sp, #32]
 80132de:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80132e0:	920c      	str	r2, [sp, #48]	; 0x30
 80132e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80132e4:	1c57      	adds	r7, r2, #1
 80132e6:	9715      	str	r7, [sp, #84]	; 0x54
 80132e8:	7852      	ldrb	r2, [r2, #1]
 80132ea:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80132ee:	f1be 0f09 	cmp.w	lr, #9
 80132f2:	d938      	bls.n	8013366 <_strtod_l+0x33e>
 80132f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80132f6:	1a7f      	subs	r7, r7, r1
 80132f8:	2f08      	cmp	r7, #8
 80132fa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80132fe:	dc03      	bgt.n	8013308 <_strtod_l+0x2e0>
 8013300:	9908      	ldr	r1, [sp, #32]
 8013302:	428f      	cmp	r7, r1
 8013304:	bfa8      	it	ge
 8013306:	460f      	movge	r7, r1
 8013308:	f1bc 0f00 	cmp.w	ip, #0
 801330c:	d000      	beq.n	8013310 <_strtod_l+0x2e8>
 801330e:	427f      	negs	r7, r7
 8013310:	2e00      	cmp	r6, #0
 8013312:	d14f      	bne.n	80133b4 <_strtod_l+0x38c>
 8013314:	9904      	ldr	r1, [sp, #16]
 8013316:	4301      	orrs	r1, r0
 8013318:	f47f aec1 	bne.w	801309e <_strtod_l+0x76>
 801331c:	2b00      	cmp	r3, #0
 801331e:	f47f aedb 	bne.w	80130d8 <_strtod_l+0xb0>
 8013322:	2a69      	cmp	r2, #105	; 0x69
 8013324:	d029      	beq.n	801337a <_strtod_l+0x352>
 8013326:	dc26      	bgt.n	8013376 <_strtod_l+0x34e>
 8013328:	2a49      	cmp	r2, #73	; 0x49
 801332a:	d026      	beq.n	801337a <_strtod_l+0x352>
 801332c:	2a4e      	cmp	r2, #78	; 0x4e
 801332e:	f47f aed3 	bne.w	80130d8 <_strtod_l+0xb0>
 8013332:	499b      	ldr	r1, [pc, #620]	; (80135a0 <_strtod_l+0x578>)
 8013334:	a815      	add	r0, sp, #84	; 0x54
 8013336:	f001 f9ff 	bl	8014738 <__match>
 801333a:	2800      	cmp	r0, #0
 801333c:	f43f aecc 	beq.w	80130d8 <_strtod_l+0xb0>
 8013340:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013342:	781b      	ldrb	r3, [r3, #0]
 8013344:	2b28      	cmp	r3, #40	; 0x28
 8013346:	d12f      	bne.n	80133a8 <_strtod_l+0x380>
 8013348:	4996      	ldr	r1, [pc, #600]	; (80135a4 <_strtod_l+0x57c>)
 801334a:	aa18      	add	r2, sp, #96	; 0x60
 801334c:	a815      	add	r0, sp, #84	; 0x54
 801334e:	f001 fa07 	bl	8014760 <__hexnan>
 8013352:	2805      	cmp	r0, #5
 8013354:	d128      	bne.n	80133a8 <_strtod_l+0x380>
 8013356:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8013358:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801335c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8013360:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8013364:	e69b      	b.n	801309e <_strtod_l+0x76>
 8013366:	9f08      	ldr	r7, [sp, #32]
 8013368:	210a      	movs	r1, #10
 801336a:	fb01 2107 	mla	r1, r1, r7, r2
 801336e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8013372:	9208      	str	r2, [sp, #32]
 8013374:	e7b5      	b.n	80132e2 <_strtod_l+0x2ba>
 8013376:	2a6e      	cmp	r2, #110	; 0x6e
 8013378:	e7d9      	b.n	801332e <_strtod_l+0x306>
 801337a:	498b      	ldr	r1, [pc, #556]	; (80135a8 <_strtod_l+0x580>)
 801337c:	a815      	add	r0, sp, #84	; 0x54
 801337e:	f001 f9db 	bl	8014738 <__match>
 8013382:	2800      	cmp	r0, #0
 8013384:	f43f aea8 	beq.w	80130d8 <_strtod_l+0xb0>
 8013388:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801338a:	4988      	ldr	r1, [pc, #544]	; (80135ac <_strtod_l+0x584>)
 801338c:	3b01      	subs	r3, #1
 801338e:	a815      	add	r0, sp, #84	; 0x54
 8013390:	9315      	str	r3, [sp, #84]	; 0x54
 8013392:	f001 f9d1 	bl	8014738 <__match>
 8013396:	b910      	cbnz	r0, 801339e <_strtod_l+0x376>
 8013398:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801339a:	3301      	adds	r3, #1
 801339c:	9315      	str	r3, [sp, #84]	; 0x54
 801339e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80135bc <_strtod_l+0x594>
 80133a2:	f04f 0800 	mov.w	r8, #0
 80133a6:	e67a      	b.n	801309e <_strtod_l+0x76>
 80133a8:	4881      	ldr	r0, [pc, #516]	; (80135b0 <_strtod_l+0x588>)
 80133aa:	f000 fee1 	bl	8014170 <nan>
 80133ae:	ec59 8b10 	vmov	r8, r9, d0
 80133b2:	e674      	b.n	801309e <_strtod_l+0x76>
 80133b4:	9b05      	ldr	r3, [sp, #20]
 80133b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80133b8:	1afb      	subs	r3, r7, r3
 80133ba:	f1bb 0f00 	cmp.w	fp, #0
 80133be:	bf08      	it	eq
 80133c0:	46b3      	moveq	fp, r6
 80133c2:	2e10      	cmp	r6, #16
 80133c4:	9308      	str	r3, [sp, #32]
 80133c6:	4635      	mov	r5, r6
 80133c8:	bfa8      	it	ge
 80133ca:	2510      	movge	r5, #16
 80133cc:	f7ed f89a 	bl	8000504 <__aeabi_ui2d>
 80133d0:	2e09      	cmp	r6, #9
 80133d2:	4680      	mov	r8, r0
 80133d4:	4689      	mov	r9, r1
 80133d6:	dd13      	ble.n	8013400 <_strtod_l+0x3d8>
 80133d8:	4b76      	ldr	r3, [pc, #472]	; (80135b4 <_strtod_l+0x58c>)
 80133da:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80133de:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80133e2:	f7ed f909 	bl	80005f8 <__aeabi_dmul>
 80133e6:	4680      	mov	r8, r0
 80133e8:	4650      	mov	r0, sl
 80133ea:	4689      	mov	r9, r1
 80133ec:	f7ed f88a 	bl	8000504 <__aeabi_ui2d>
 80133f0:	4602      	mov	r2, r0
 80133f2:	460b      	mov	r3, r1
 80133f4:	4640      	mov	r0, r8
 80133f6:	4649      	mov	r1, r9
 80133f8:	f7ec ff48 	bl	800028c <__adddf3>
 80133fc:	4680      	mov	r8, r0
 80133fe:	4689      	mov	r9, r1
 8013400:	2e0f      	cmp	r6, #15
 8013402:	dc38      	bgt.n	8013476 <_strtod_l+0x44e>
 8013404:	9b08      	ldr	r3, [sp, #32]
 8013406:	2b00      	cmp	r3, #0
 8013408:	f43f ae49 	beq.w	801309e <_strtod_l+0x76>
 801340c:	dd24      	ble.n	8013458 <_strtod_l+0x430>
 801340e:	2b16      	cmp	r3, #22
 8013410:	dc0b      	bgt.n	801342a <_strtod_l+0x402>
 8013412:	4968      	ldr	r1, [pc, #416]	; (80135b4 <_strtod_l+0x58c>)
 8013414:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013418:	e9d1 0100 	ldrd	r0, r1, [r1]
 801341c:	4642      	mov	r2, r8
 801341e:	464b      	mov	r3, r9
 8013420:	f7ed f8ea 	bl	80005f8 <__aeabi_dmul>
 8013424:	4680      	mov	r8, r0
 8013426:	4689      	mov	r9, r1
 8013428:	e639      	b.n	801309e <_strtod_l+0x76>
 801342a:	9a08      	ldr	r2, [sp, #32]
 801342c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8013430:	4293      	cmp	r3, r2
 8013432:	db20      	blt.n	8013476 <_strtod_l+0x44e>
 8013434:	4c5f      	ldr	r4, [pc, #380]	; (80135b4 <_strtod_l+0x58c>)
 8013436:	f1c6 060f 	rsb	r6, r6, #15
 801343a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 801343e:	4642      	mov	r2, r8
 8013440:	464b      	mov	r3, r9
 8013442:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013446:	f7ed f8d7 	bl	80005f8 <__aeabi_dmul>
 801344a:	9b08      	ldr	r3, [sp, #32]
 801344c:	1b9e      	subs	r6, r3, r6
 801344e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8013452:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013456:	e7e3      	b.n	8013420 <_strtod_l+0x3f8>
 8013458:	9b08      	ldr	r3, [sp, #32]
 801345a:	3316      	adds	r3, #22
 801345c:	db0b      	blt.n	8013476 <_strtod_l+0x44e>
 801345e:	9b05      	ldr	r3, [sp, #20]
 8013460:	1bdf      	subs	r7, r3, r7
 8013462:	4b54      	ldr	r3, [pc, #336]	; (80135b4 <_strtod_l+0x58c>)
 8013464:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8013468:	e9d7 2300 	ldrd	r2, r3, [r7]
 801346c:	4640      	mov	r0, r8
 801346e:	4649      	mov	r1, r9
 8013470:	f7ed f9ec 	bl	800084c <__aeabi_ddiv>
 8013474:	e7d6      	b.n	8013424 <_strtod_l+0x3fc>
 8013476:	9b08      	ldr	r3, [sp, #32]
 8013478:	1b75      	subs	r5, r6, r5
 801347a:	441d      	add	r5, r3
 801347c:	2d00      	cmp	r5, #0
 801347e:	dd70      	ble.n	8013562 <_strtod_l+0x53a>
 8013480:	f015 030f 	ands.w	r3, r5, #15
 8013484:	d00a      	beq.n	801349c <_strtod_l+0x474>
 8013486:	494b      	ldr	r1, [pc, #300]	; (80135b4 <_strtod_l+0x58c>)
 8013488:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801348c:	4642      	mov	r2, r8
 801348e:	464b      	mov	r3, r9
 8013490:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013494:	f7ed f8b0 	bl	80005f8 <__aeabi_dmul>
 8013498:	4680      	mov	r8, r0
 801349a:	4689      	mov	r9, r1
 801349c:	f035 050f 	bics.w	r5, r5, #15
 80134a0:	d04d      	beq.n	801353e <_strtod_l+0x516>
 80134a2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80134a6:	dd22      	ble.n	80134ee <_strtod_l+0x4c6>
 80134a8:	2500      	movs	r5, #0
 80134aa:	46ab      	mov	fp, r5
 80134ac:	9509      	str	r5, [sp, #36]	; 0x24
 80134ae:	9505      	str	r5, [sp, #20]
 80134b0:	2322      	movs	r3, #34	; 0x22
 80134b2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80135bc <_strtod_l+0x594>
 80134b6:	6023      	str	r3, [r4, #0]
 80134b8:	f04f 0800 	mov.w	r8, #0
 80134bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80134be:	2b00      	cmp	r3, #0
 80134c0:	f43f aded 	beq.w	801309e <_strtod_l+0x76>
 80134c4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80134c6:	4620      	mov	r0, r4
 80134c8:	f7ff f924 	bl	8012714 <_Bfree>
 80134cc:	9905      	ldr	r1, [sp, #20]
 80134ce:	4620      	mov	r0, r4
 80134d0:	f7ff f920 	bl	8012714 <_Bfree>
 80134d4:	4659      	mov	r1, fp
 80134d6:	4620      	mov	r0, r4
 80134d8:	f7ff f91c 	bl	8012714 <_Bfree>
 80134dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80134de:	4620      	mov	r0, r4
 80134e0:	f7ff f918 	bl	8012714 <_Bfree>
 80134e4:	4629      	mov	r1, r5
 80134e6:	4620      	mov	r0, r4
 80134e8:	f7ff f914 	bl	8012714 <_Bfree>
 80134ec:	e5d7      	b.n	801309e <_strtod_l+0x76>
 80134ee:	4b32      	ldr	r3, [pc, #200]	; (80135b8 <_strtod_l+0x590>)
 80134f0:	9304      	str	r3, [sp, #16]
 80134f2:	2300      	movs	r3, #0
 80134f4:	112d      	asrs	r5, r5, #4
 80134f6:	4640      	mov	r0, r8
 80134f8:	4649      	mov	r1, r9
 80134fa:	469a      	mov	sl, r3
 80134fc:	2d01      	cmp	r5, #1
 80134fe:	dc21      	bgt.n	8013544 <_strtod_l+0x51c>
 8013500:	b10b      	cbz	r3, 8013506 <_strtod_l+0x4de>
 8013502:	4680      	mov	r8, r0
 8013504:	4689      	mov	r9, r1
 8013506:	492c      	ldr	r1, [pc, #176]	; (80135b8 <_strtod_l+0x590>)
 8013508:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801350c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8013510:	4642      	mov	r2, r8
 8013512:	464b      	mov	r3, r9
 8013514:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013518:	f7ed f86e 	bl	80005f8 <__aeabi_dmul>
 801351c:	4b27      	ldr	r3, [pc, #156]	; (80135bc <_strtod_l+0x594>)
 801351e:	460a      	mov	r2, r1
 8013520:	400b      	ands	r3, r1
 8013522:	4927      	ldr	r1, [pc, #156]	; (80135c0 <_strtod_l+0x598>)
 8013524:	428b      	cmp	r3, r1
 8013526:	4680      	mov	r8, r0
 8013528:	d8be      	bhi.n	80134a8 <_strtod_l+0x480>
 801352a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801352e:	428b      	cmp	r3, r1
 8013530:	bf86      	itte	hi
 8013532:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80135c4 <_strtod_l+0x59c>
 8013536:	f04f 38ff 	movhi.w	r8, #4294967295
 801353a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 801353e:	2300      	movs	r3, #0
 8013540:	9304      	str	r3, [sp, #16]
 8013542:	e07b      	b.n	801363c <_strtod_l+0x614>
 8013544:	07ea      	lsls	r2, r5, #31
 8013546:	d505      	bpl.n	8013554 <_strtod_l+0x52c>
 8013548:	9b04      	ldr	r3, [sp, #16]
 801354a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801354e:	f7ed f853 	bl	80005f8 <__aeabi_dmul>
 8013552:	2301      	movs	r3, #1
 8013554:	9a04      	ldr	r2, [sp, #16]
 8013556:	3208      	adds	r2, #8
 8013558:	f10a 0a01 	add.w	sl, sl, #1
 801355c:	106d      	asrs	r5, r5, #1
 801355e:	9204      	str	r2, [sp, #16]
 8013560:	e7cc      	b.n	80134fc <_strtod_l+0x4d4>
 8013562:	d0ec      	beq.n	801353e <_strtod_l+0x516>
 8013564:	426d      	negs	r5, r5
 8013566:	f015 020f 	ands.w	r2, r5, #15
 801356a:	d00a      	beq.n	8013582 <_strtod_l+0x55a>
 801356c:	4b11      	ldr	r3, [pc, #68]	; (80135b4 <_strtod_l+0x58c>)
 801356e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013572:	4640      	mov	r0, r8
 8013574:	4649      	mov	r1, r9
 8013576:	e9d3 2300 	ldrd	r2, r3, [r3]
 801357a:	f7ed f967 	bl	800084c <__aeabi_ddiv>
 801357e:	4680      	mov	r8, r0
 8013580:	4689      	mov	r9, r1
 8013582:	112d      	asrs	r5, r5, #4
 8013584:	d0db      	beq.n	801353e <_strtod_l+0x516>
 8013586:	2d1f      	cmp	r5, #31
 8013588:	dd1e      	ble.n	80135c8 <_strtod_l+0x5a0>
 801358a:	2500      	movs	r5, #0
 801358c:	46ab      	mov	fp, r5
 801358e:	9509      	str	r5, [sp, #36]	; 0x24
 8013590:	9505      	str	r5, [sp, #20]
 8013592:	2322      	movs	r3, #34	; 0x22
 8013594:	f04f 0800 	mov.w	r8, #0
 8013598:	f04f 0900 	mov.w	r9, #0
 801359c:	6023      	str	r3, [r4, #0]
 801359e:	e78d      	b.n	80134bc <_strtod_l+0x494>
 80135a0:	08015077 	.word	0x08015077
 80135a4:	080152a4 	.word	0x080152a4
 80135a8:	0801506f 	.word	0x0801506f
 80135ac:	080150a6 	.word	0x080150a6
 80135b0:	08015435 	.word	0x08015435
 80135b4:	080151b8 	.word	0x080151b8
 80135b8:	08015190 	.word	0x08015190
 80135bc:	7ff00000 	.word	0x7ff00000
 80135c0:	7ca00000 	.word	0x7ca00000
 80135c4:	7fefffff 	.word	0x7fefffff
 80135c8:	f015 0310 	ands.w	r3, r5, #16
 80135cc:	bf18      	it	ne
 80135ce:	236a      	movne	r3, #106	; 0x6a
 80135d0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8013974 <_strtod_l+0x94c>
 80135d4:	9304      	str	r3, [sp, #16]
 80135d6:	4640      	mov	r0, r8
 80135d8:	4649      	mov	r1, r9
 80135da:	2300      	movs	r3, #0
 80135dc:	07ea      	lsls	r2, r5, #31
 80135de:	d504      	bpl.n	80135ea <_strtod_l+0x5c2>
 80135e0:	e9da 2300 	ldrd	r2, r3, [sl]
 80135e4:	f7ed f808 	bl	80005f8 <__aeabi_dmul>
 80135e8:	2301      	movs	r3, #1
 80135ea:	106d      	asrs	r5, r5, #1
 80135ec:	f10a 0a08 	add.w	sl, sl, #8
 80135f0:	d1f4      	bne.n	80135dc <_strtod_l+0x5b4>
 80135f2:	b10b      	cbz	r3, 80135f8 <_strtod_l+0x5d0>
 80135f4:	4680      	mov	r8, r0
 80135f6:	4689      	mov	r9, r1
 80135f8:	9b04      	ldr	r3, [sp, #16]
 80135fa:	b1bb      	cbz	r3, 801362c <_strtod_l+0x604>
 80135fc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8013600:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8013604:	2b00      	cmp	r3, #0
 8013606:	4649      	mov	r1, r9
 8013608:	dd10      	ble.n	801362c <_strtod_l+0x604>
 801360a:	2b1f      	cmp	r3, #31
 801360c:	f340 811e 	ble.w	801384c <_strtod_l+0x824>
 8013610:	2b34      	cmp	r3, #52	; 0x34
 8013612:	bfde      	ittt	le
 8013614:	f04f 33ff 	movle.w	r3, #4294967295
 8013618:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801361c:	4093      	lslle	r3, r2
 801361e:	f04f 0800 	mov.w	r8, #0
 8013622:	bfcc      	ite	gt
 8013624:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8013628:	ea03 0901 	andle.w	r9, r3, r1
 801362c:	2200      	movs	r2, #0
 801362e:	2300      	movs	r3, #0
 8013630:	4640      	mov	r0, r8
 8013632:	4649      	mov	r1, r9
 8013634:	f7ed fa48 	bl	8000ac8 <__aeabi_dcmpeq>
 8013638:	2800      	cmp	r0, #0
 801363a:	d1a6      	bne.n	801358a <_strtod_l+0x562>
 801363c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801363e:	9300      	str	r3, [sp, #0]
 8013640:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013642:	4633      	mov	r3, r6
 8013644:	465a      	mov	r2, fp
 8013646:	4620      	mov	r0, r4
 8013648:	f7ff f8cc 	bl	80127e4 <__s2b>
 801364c:	9009      	str	r0, [sp, #36]	; 0x24
 801364e:	2800      	cmp	r0, #0
 8013650:	f43f af2a 	beq.w	80134a8 <_strtod_l+0x480>
 8013654:	9a08      	ldr	r2, [sp, #32]
 8013656:	9b05      	ldr	r3, [sp, #20]
 8013658:	2a00      	cmp	r2, #0
 801365a:	eba3 0307 	sub.w	r3, r3, r7
 801365e:	bfa8      	it	ge
 8013660:	2300      	movge	r3, #0
 8013662:	930c      	str	r3, [sp, #48]	; 0x30
 8013664:	2500      	movs	r5, #0
 8013666:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801366a:	9312      	str	r3, [sp, #72]	; 0x48
 801366c:	46ab      	mov	fp, r5
 801366e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013670:	4620      	mov	r0, r4
 8013672:	6859      	ldr	r1, [r3, #4]
 8013674:	f7ff f80e 	bl	8012694 <_Balloc>
 8013678:	9005      	str	r0, [sp, #20]
 801367a:	2800      	cmp	r0, #0
 801367c:	f43f af18 	beq.w	80134b0 <_strtod_l+0x488>
 8013680:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013682:	691a      	ldr	r2, [r3, #16]
 8013684:	3202      	adds	r2, #2
 8013686:	f103 010c 	add.w	r1, r3, #12
 801368a:	0092      	lsls	r2, r2, #2
 801368c:	300c      	adds	r0, #12
 801368e:	f7fe f871 	bl	8011774 <memcpy>
 8013692:	ec49 8b10 	vmov	d0, r8, r9
 8013696:	aa18      	add	r2, sp, #96	; 0x60
 8013698:	a917      	add	r1, sp, #92	; 0x5c
 801369a:	4620      	mov	r0, r4
 801369c:	f7ff fbd6 	bl	8012e4c <__d2b>
 80136a0:	ec49 8b18 	vmov	d8, r8, r9
 80136a4:	9016      	str	r0, [sp, #88]	; 0x58
 80136a6:	2800      	cmp	r0, #0
 80136a8:	f43f af02 	beq.w	80134b0 <_strtod_l+0x488>
 80136ac:	2101      	movs	r1, #1
 80136ae:	4620      	mov	r0, r4
 80136b0:	f7ff f930 	bl	8012914 <__i2b>
 80136b4:	4683      	mov	fp, r0
 80136b6:	2800      	cmp	r0, #0
 80136b8:	f43f aefa 	beq.w	80134b0 <_strtod_l+0x488>
 80136bc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80136be:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80136c0:	2e00      	cmp	r6, #0
 80136c2:	bfab      	itete	ge
 80136c4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80136c6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80136c8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80136ca:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80136ce:	bfac      	ite	ge
 80136d0:	eb06 0a03 	addge.w	sl, r6, r3
 80136d4:	1b9f      	sublt	r7, r3, r6
 80136d6:	9b04      	ldr	r3, [sp, #16]
 80136d8:	1af6      	subs	r6, r6, r3
 80136da:	4416      	add	r6, r2
 80136dc:	4ba0      	ldr	r3, [pc, #640]	; (8013960 <_strtod_l+0x938>)
 80136de:	3e01      	subs	r6, #1
 80136e0:	429e      	cmp	r6, r3
 80136e2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80136e6:	f280 80c4 	bge.w	8013872 <_strtod_l+0x84a>
 80136ea:	1b9b      	subs	r3, r3, r6
 80136ec:	2b1f      	cmp	r3, #31
 80136ee:	eba2 0203 	sub.w	r2, r2, r3
 80136f2:	f04f 0101 	mov.w	r1, #1
 80136f6:	f300 80b0 	bgt.w	801385a <_strtod_l+0x832>
 80136fa:	fa01 f303 	lsl.w	r3, r1, r3
 80136fe:	930e      	str	r3, [sp, #56]	; 0x38
 8013700:	2300      	movs	r3, #0
 8013702:	930d      	str	r3, [sp, #52]	; 0x34
 8013704:	eb0a 0602 	add.w	r6, sl, r2
 8013708:	9b04      	ldr	r3, [sp, #16]
 801370a:	45b2      	cmp	sl, r6
 801370c:	4417      	add	r7, r2
 801370e:	441f      	add	r7, r3
 8013710:	4653      	mov	r3, sl
 8013712:	bfa8      	it	ge
 8013714:	4633      	movge	r3, r6
 8013716:	42bb      	cmp	r3, r7
 8013718:	bfa8      	it	ge
 801371a:	463b      	movge	r3, r7
 801371c:	2b00      	cmp	r3, #0
 801371e:	bfc2      	ittt	gt
 8013720:	1af6      	subgt	r6, r6, r3
 8013722:	1aff      	subgt	r7, r7, r3
 8013724:	ebaa 0a03 	subgt.w	sl, sl, r3
 8013728:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801372a:	2b00      	cmp	r3, #0
 801372c:	dd17      	ble.n	801375e <_strtod_l+0x736>
 801372e:	4659      	mov	r1, fp
 8013730:	461a      	mov	r2, r3
 8013732:	4620      	mov	r0, r4
 8013734:	f7ff f9ae 	bl	8012a94 <__pow5mult>
 8013738:	4683      	mov	fp, r0
 801373a:	2800      	cmp	r0, #0
 801373c:	f43f aeb8 	beq.w	80134b0 <_strtod_l+0x488>
 8013740:	4601      	mov	r1, r0
 8013742:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013744:	4620      	mov	r0, r4
 8013746:	f7ff f8fb 	bl	8012940 <__multiply>
 801374a:	900b      	str	r0, [sp, #44]	; 0x2c
 801374c:	2800      	cmp	r0, #0
 801374e:	f43f aeaf 	beq.w	80134b0 <_strtod_l+0x488>
 8013752:	9916      	ldr	r1, [sp, #88]	; 0x58
 8013754:	4620      	mov	r0, r4
 8013756:	f7fe ffdd 	bl	8012714 <_Bfree>
 801375a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801375c:	9316      	str	r3, [sp, #88]	; 0x58
 801375e:	2e00      	cmp	r6, #0
 8013760:	f300 808c 	bgt.w	801387c <_strtod_l+0x854>
 8013764:	9b08      	ldr	r3, [sp, #32]
 8013766:	2b00      	cmp	r3, #0
 8013768:	dd08      	ble.n	801377c <_strtod_l+0x754>
 801376a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801376c:	9905      	ldr	r1, [sp, #20]
 801376e:	4620      	mov	r0, r4
 8013770:	f7ff f990 	bl	8012a94 <__pow5mult>
 8013774:	9005      	str	r0, [sp, #20]
 8013776:	2800      	cmp	r0, #0
 8013778:	f43f ae9a 	beq.w	80134b0 <_strtod_l+0x488>
 801377c:	2f00      	cmp	r7, #0
 801377e:	dd08      	ble.n	8013792 <_strtod_l+0x76a>
 8013780:	9905      	ldr	r1, [sp, #20]
 8013782:	463a      	mov	r2, r7
 8013784:	4620      	mov	r0, r4
 8013786:	f7ff f9df 	bl	8012b48 <__lshift>
 801378a:	9005      	str	r0, [sp, #20]
 801378c:	2800      	cmp	r0, #0
 801378e:	f43f ae8f 	beq.w	80134b0 <_strtod_l+0x488>
 8013792:	f1ba 0f00 	cmp.w	sl, #0
 8013796:	dd08      	ble.n	80137aa <_strtod_l+0x782>
 8013798:	4659      	mov	r1, fp
 801379a:	4652      	mov	r2, sl
 801379c:	4620      	mov	r0, r4
 801379e:	f7ff f9d3 	bl	8012b48 <__lshift>
 80137a2:	4683      	mov	fp, r0
 80137a4:	2800      	cmp	r0, #0
 80137a6:	f43f ae83 	beq.w	80134b0 <_strtod_l+0x488>
 80137aa:	9a05      	ldr	r2, [sp, #20]
 80137ac:	9916      	ldr	r1, [sp, #88]	; 0x58
 80137ae:	4620      	mov	r0, r4
 80137b0:	f7ff fa52 	bl	8012c58 <__mdiff>
 80137b4:	4605      	mov	r5, r0
 80137b6:	2800      	cmp	r0, #0
 80137b8:	f43f ae7a 	beq.w	80134b0 <_strtod_l+0x488>
 80137bc:	68c3      	ldr	r3, [r0, #12]
 80137be:	930b      	str	r3, [sp, #44]	; 0x2c
 80137c0:	2300      	movs	r3, #0
 80137c2:	60c3      	str	r3, [r0, #12]
 80137c4:	4659      	mov	r1, fp
 80137c6:	f7ff fa2b 	bl	8012c20 <__mcmp>
 80137ca:	2800      	cmp	r0, #0
 80137cc:	da60      	bge.n	8013890 <_strtod_l+0x868>
 80137ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80137d0:	ea53 0308 	orrs.w	r3, r3, r8
 80137d4:	f040 8084 	bne.w	80138e0 <_strtod_l+0x8b8>
 80137d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d17f      	bne.n	80138e0 <_strtod_l+0x8b8>
 80137e0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80137e4:	0d1b      	lsrs	r3, r3, #20
 80137e6:	051b      	lsls	r3, r3, #20
 80137e8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80137ec:	d978      	bls.n	80138e0 <_strtod_l+0x8b8>
 80137ee:	696b      	ldr	r3, [r5, #20]
 80137f0:	b913      	cbnz	r3, 80137f8 <_strtod_l+0x7d0>
 80137f2:	692b      	ldr	r3, [r5, #16]
 80137f4:	2b01      	cmp	r3, #1
 80137f6:	dd73      	ble.n	80138e0 <_strtod_l+0x8b8>
 80137f8:	4629      	mov	r1, r5
 80137fa:	2201      	movs	r2, #1
 80137fc:	4620      	mov	r0, r4
 80137fe:	f7ff f9a3 	bl	8012b48 <__lshift>
 8013802:	4659      	mov	r1, fp
 8013804:	4605      	mov	r5, r0
 8013806:	f7ff fa0b 	bl	8012c20 <__mcmp>
 801380a:	2800      	cmp	r0, #0
 801380c:	dd68      	ble.n	80138e0 <_strtod_l+0x8b8>
 801380e:	9904      	ldr	r1, [sp, #16]
 8013810:	4a54      	ldr	r2, [pc, #336]	; (8013964 <_strtod_l+0x93c>)
 8013812:	464b      	mov	r3, r9
 8013814:	2900      	cmp	r1, #0
 8013816:	f000 8084 	beq.w	8013922 <_strtod_l+0x8fa>
 801381a:	ea02 0109 	and.w	r1, r2, r9
 801381e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8013822:	dc7e      	bgt.n	8013922 <_strtod_l+0x8fa>
 8013824:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8013828:	f77f aeb3 	ble.w	8013592 <_strtod_l+0x56a>
 801382c:	4b4e      	ldr	r3, [pc, #312]	; (8013968 <_strtod_l+0x940>)
 801382e:	4640      	mov	r0, r8
 8013830:	4649      	mov	r1, r9
 8013832:	2200      	movs	r2, #0
 8013834:	f7ec fee0 	bl	80005f8 <__aeabi_dmul>
 8013838:	4b4a      	ldr	r3, [pc, #296]	; (8013964 <_strtod_l+0x93c>)
 801383a:	400b      	ands	r3, r1
 801383c:	4680      	mov	r8, r0
 801383e:	4689      	mov	r9, r1
 8013840:	2b00      	cmp	r3, #0
 8013842:	f47f ae3f 	bne.w	80134c4 <_strtod_l+0x49c>
 8013846:	2322      	movs	r3, #34	; 0x22
 8013848:	6023      	str	r3, [r4, #0]
 801384a:	e63b      	b.n	80134c4 <_strtod_l+0x49c>
 801384c:	f04f 32ff 	mov.w	r2, #4294967295
 8013850:	fa02 f303 	lsl.w	r3, r2, r3
 8013854:	ea03 0808 	and.w	r8, r3, r8
 8013858:	e6e8      	b.n	801362c <_strtod_l+0x604>
 801385a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801385e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8013862:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8013866:	36e2      	adds	r6, #226	; 0xe2
 8013868:	fa01 f306 	lsl.w	r3, r1, r6
 801386c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8013870:	e748      	b.n	8013704 <_strtod_l+0x6dc>
 8013872:	2100      	movs	r1, #0
 8013874:	2301      	movs	r3, #1
 8013876:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801387a:	e743      	b.n	8013704 <_strtod_l+0x6dc>
 801387c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801387e:	4632      	mov	r2, r6
 8013880:	4620      	mov	r0, r4
 8013882:	f7ff f961 	bl	8012b48 <__lshift>
 8013886:	9016      	str	r0, [sp, #88]	; 0x58
 8013888:	2800      	cmp	r0, #0
 801388a:	f47f af6b 	bne.w	8013764 <_strtod_l+0x73c>
 801388e:	e60f      	b.n	80134b0 <_strtod_l+0x488>
 8013890:	46ca      	mov	sl, r9
 8013892:	d171      	bne.n	8013978 <_strtod_l+0x950>
 8013894:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013896:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801389a:	b352      	cbz	r2, 80138f2 <_strtod_l+0x8ca>
 801389c:	4a33      	ldr	r2, [pc, #204]	; (801396c <_strtod_l+0x944>)
 801389e:	4293      	cmp	r3, r2
 80138a0:	d12a      	bne.n	80138f8 <_strtod_l+0x8d0>
 80138a2:	9b04      	ldr	r3, [sp, #16]
 80138a4:	4641      	mov	r1, r8
 80138a6:	b1fb      	cbz	r3, 80138e8 <_strtod_l+0x8c0>
 80138a8:	4b2e      	ldr	r3, [pc, #184]	; (8013964 <_strtod_l+0x93c>)
 80138aa:	ea09 0303 	and.w	r3, r9, r3
 80138ae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80138b2:	f04f 32ff 	mov.w	r2, #4294967295
 80138b6:	d81a      	bhi.n	80138ee <_strtod_l+0x8c6>
 80138b8:	0d1b      	lsrs	r3, r3, #20
 80138ba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80138be:	fa02 f303 	lsl.w	r3, r2, r3
 80138c2:	4299      	cmp	r1, r3
 80138c4:	d118      	bne.n	80138f8 <_strtod_l+0x8d0>
 80138c6:	4b2a      	ldr	r3, [pc, #168]	; (8013970 <_strtod_l+0x948>)
 80138c8:	459a      	cmp	sl, r3
 80138ca:	d102      	bne.n	80138d2 <_strtod_l+0x8aa>
 80138cc:	3101      	adds	r1, #1
 80138ce:	f43f adef 	beq.w	80134b0 <_strtod_l+0x488>
 80138d2:	4b24      	ldr	r3, [pc, #144]	; (8013964 <_strtod_l+0x93c>)
 80138d4:	ea0a 0303 	and.w	r3, sl, r3
 80138d8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80138dc:	f04f 0800 	mov.w	r8, #0
 80138e0:	9b04      	ldr	r3, [sp, #16]
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d1a2      	bne.n	801382c <_strtod_l+0x804>
 80138e6:	e5ed      	b.n	80134c4 <_strtod_l+0x49c>
 80138e8:	f04f 33ff 	mov.w	r3, #4294967295
 80138ec:	e7e9      	b.n	80138c2 <_strtod_l+0x89a>
 80138ee:	4613      	mov	r3, r2
 80138f0:	e7e7      	b.n	80138c2 <_strtod_l+0x89a>
 80138f2:	ea53 0308 	orrs.w	r3, r3, r8
 80138f6:	d08a      	beq.n	801380e <_strtod_l+0x7e6>
 80138f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80138fa:	b1e3      	cbz	r3, 8013936 <_strtod_l+0x90e>
 80138fc:	ea13 0f0a 	tst.w	r3, sl
 8013900:	d0ee      	beq.n	80138e0 <_strtod_l+0x8b8>
 8013902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013904:	9a04      	ldr	r2, [sp, #16]
 8013906:	4640      	mov	r0, r8
 8013908:	4649      	mov	r1, r9
 801390a:	b1c3      	cbz	r3, 801393e <_strtod_l+0x916>
 801390c:	f7ff fb6f 	bl	8012fee <sulp>
 8013910:	4602      	mov	r2, r0
 8013912:	460b      	mov	r3, r1
 8013914:	ec51 0b18 	vmov	r0, r1, d8
 8013918:	f7ec fcb8 	bl	800028c <__adddf3>
 801391c:	4680      	mov	r8, r0
 801391e:	4689      	mov	r9, r1
 8013920:	e7de      	b.n	80138e0 <_strtod_l+0x8b8>
 8013922:	4013      	ands	r3, r2
 8013924:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8013928:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801392c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8013930:	f04f 38ff 	mov.w	r8, #4294967295
 8013934:	e7d4      	b.n	80138e0 <_strtod_l+0x8b8>
 8013936:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013938:	ea13 0f08 	tst.w	r3, r8
 801393c:	e7e0      	b.n	8013900 <_strtod_l+0x8d8>
 801393e:	f7ff fb56 	bl	8012fee <sulp>
 8013942:	4602      	mov	r2, r0
 8013944:	460b      	mov	r3, r1
 8013946:	ec51 0b18 	vmov	r0, r1, d8
 801394a:	f7ec fc9d 	bl	8000288 <__aeabi_dsub>
 801394e:	2200      	movs	r2, #0
 8013950:	2300      	movs	r3, #0
 8013952:	4680      	mov	r8, r0
 8013954:	4689      	mov	r9, r1
 8013956:	f7ed f8b7 	bl	8000ac8 <__aeabi_dcmpeq>
 801395a:	2800      	cmp	r0, #0
 801395c:	d0c0      	beq.n	80138e0 <_strtod_l+0x8b8>
 801395e:	e618      	b.n	8013592 <_strtod_l+0x56a>
 8013960:	fffffc02 	.word	0xfffffc02
 8013964:	7ff00000 	.word	0x7ff00000
 8013968:	39500000 	.word	0x39500000
 801396c:	000fffff 	.word	0x000fffff
 8013970:	7fefffff 	.word	0x7fefffff
 8013974:	080152b8 	.word	0x080152b8
 8013978:	4659      	mov	r1, fp
 801397a:	4628      	mov	r0, r5
 801397c:	f7ff fac0 	bl	8012f00 <__ratio>
 8013980:	ec57 6b10 	vmov	r6, r7, d0
 8013984:	ee10 0a10 	vmov	r0, s0
 8013988:	2200      	movs	r2, #0
 801398a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801398e:	4639      	mov	r1, r7
 8013990:	f7ed f8ae 	bl	8000af0 <__aeabi_dcmple>
 8013994:	2800      	cmp	r0, #0
 8013996:	d071      	beq.n	8013a7c <_strtod_l+0xa54>
 8013998:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801399a:	2b00      	cmp	r3, #0
 801399c:	d17c      	bne.n	8013a98 <_strtod_l+0xa70>
 801399e:	f1b8 0f00 	cmp.w	r8, #0
 80139a2:	d15a      	bne.n	8013a5a <_strtod_l+0xa32>
 80139a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d15d      	bne.n	8013a68 <_strtod_l+0xa40>
 80139ac:	4b90      	ldr	r3, [pc, #576]	; (8013bf0 <_strtod_l+0xbc8>)
 80139ae:	2200      	movs	r2, #0
 80139b0:	4630      	mov	r0, r6
 80139b2:	4639      	mov	r1, r7
 80139b4:	f7ed f892 	bl	8000adc <__aeabi_dcmplt>
 80139b8:	2800      	cmp	r0, #0
 80139ba:	d15c      	bne.n	8013a76 <_strtod_l+0xa4e>
 80139bc:	4630      	mov	r0, r6
 80139be:	4639      	mov	r1, r7
 80139c0:	4b8c      	ldr	r3, [pc, #560]	; (8013bf4 <_strtod_l+0xbcc>)
 80139c2:	2200      	movs	r2, #0
 80139c4:	f7ec fe18 	bl	80005f8 <__aeabi_dmul>
 80139c8:	4606      	mov	r6, r0
 80139ca:	460f      	mov	r7, r1
 80139cc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80139d0:	9606      	str	r6, [sp, #24]
 80139d2:	9307      	str	r3, [sp, #28]
 80139d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80139d8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80139dc:	4b86      	ldr	r3, [pc, #536]	; (8013bf8 <_strtod_l+0xbd0>)
 80139de:	ea0a 0303 	and.w	r3, sl, r3
 80139e2:	930d      	str	r3, [sp, #52]	; 0x34
 80139e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80139e6:	4b85      	ldr	r3, [pc, #532]	; (8013bfc <_strtod_l+0xbd4>)
 80139e8:	429a      	cmp	r2, r3
 80139ea:	f040 8090 	bne.w	8013b0e <_strtod_l+0xae6>
 80139ee:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80139f2:	ec49 8b10 	vmov	d0, r8, r9
 80139f6:	f7ff f9b9 	bl	8012d6c <__ulp>
 80139fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80139fe:	ec51 0b10 	vmov	r0, r1, d0
 8013a02:	f7ec fdf9 	bl	80005f8 <__aeabi_dmul>
 8013a06:	4642      	mov	r2, r8
 8013a08:	464b      	mov	r3, r9
 8013a0a:	f7ec fc3f 	bl	800028c <__adddf3>
 8013a0e:	460b      	mov	r3, r1
 8013a10:	4979      	ldr	r1, [pc, #484]	; (8013bf8 <_strtod_l+0xbd0>)
 8013a12:	4a7b      	ldr	r2, [pc, #492]	; (8013c00 <_strtod_l+0xbd8>)
 8013a14:	4019      	ands	r1, r3
 8013a16:	4291      	cmp	r1, r2
 8013a18:	4680      	mov	r8, r0
 8013a1a:	d944      	bls.n	8013aa6 <_strtod_l+0xa7e>
 8013a1c:	ee18 2a90 	vmov	r2, s17
 8013a20:	4b78      	ldr	r3, [pc, #480]	; (8013c04 <_strtod_l+0xbdc>)
 8013a22:	429a      	cmp	r2, r3
 8013a24:	d104      	bne.n	8013a30 <_strtod_l+0xa08>
 8013a26:	ee18 3a10 	vmov	r3, s16
 8013a2a:	3301      	adds	r3, #1
 8013a2c:	f43f ad40 	beq.w	80134b0 <_strtod_l+0x488>
 8013a30:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8013c04 <_strtod_l+0xbdc>
 8013a34:	f04f 38ff 	mov.w	r8, #4294967295
 8013a38:	9916      	ldr	r1, [sp, #88]	; 0x58
 8013a3a:	4620      	mov	r0, r4
 8013a3c:	f7fe fe6a 	bl	8012714 <_Bfree>
 8013a40:	9905      	ldr	r1, [sp, #20]
 8013a42:	4620      	mov	r0, r4
 8013a44:	f7fe fe66 	bl	8012714 <_Bfree>
 8013a48:	4659      	mov	r1, fp
 8013a4a:	4620      	mov	r0, r4
 8013a4c:	f7fe fe62 	bl	8012714 <_Bfree>
 8013a50:	4629      	mov	r1, r5
 8013a52:	4620      	mov	r0, r4
 8013a54:	f7fe fe5e 	bl	8012714 <_Bfree>
 8013a58:	e609      	b.n	801366e <_strtod_l+0x646>
 8013a5a:	f1b8 0f01 	cmp.w	r8, #1
 8013a5e:	d103      	bne.n	8013a68 <_strtod_l+0xa40>
 8013a60:	f1b9 0f00 	cmp.w	r9, #0
 8013a64:	f43f ad95 	beq.w	8013592 <_strtod_l+0x56a>
 8013a68:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8013bc0 <_strtod_l+0xb98>
 8013a6c:	4f60      	ldr	r7, [pc, #384]	; (8013bf0 <_strtod_l+0xbc8>)
 8013a6e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013a72:	2600      	movs	r6, #0
 8013a74:	e7ae      	b.n	80139d4 <_strtod_l+0x9ac>
 8013a76:	4f5f      	ldr	r7, [pc, #380]	; (8013bf4 <_strtod_l+0xbcc>)
 8013a78:	2600      	movs	r6, #0
 8013a7a:	e7a7      	b.n	80139cc <_strtod_l+0x9a4>
 8013a7c:	4b5d      	ldr	r3, [pc, #372]	; (8013bf4 <_strtod_l+0xbcc>)
 8013a7e:	4630      	mov	r0, r6
 8013a80:	4639      	mov	r1, r7
 8013a82:	2200      	movs	r2, #0
 8013a84:	f7ec fdb8 	bl	80005f8 <__aeabi_dmul>
 8013a88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013a8a:	4606      	mov	r6, r0
 8013a8c:	460f      	mov	r7, r1
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d09c      	beq.n	80139cc <_strtod_l+0x9a4>
 8013a92:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8013a96:	e79d      	b.n	80139d4 <_strtod_l+0x9ac>
 8013a98:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8013bc8 <_strtod_l+0xba0>
 8013a9c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013aa0:	ec57 6b17 	vmov	r6, r7, d7
 8013aa4:	e796      	b.n	80139d4 <_strtod_l+0x9ac>
 8013aa6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8013aaa:	9b04      	ldr	r3, [sp, #16]
 8013aac:	46ca      	mov	sl, r9
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	d1c2      	bne.n	8013a38 <_strtod_l+0xa10>
 8013ab2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013ab6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013ab8:	0d1b      	lsrs	r3, r3, #20
 8013aba:	051b      	lsls	r3, r3, #20
 8013abc:	429a      	cmp	r2, r3
 8013abe:	d1bb      	bne.n	8013a38 <_strtod_l+0xa10>
 8013ac0:	4630      	mov	r0, r6
 8013ac2:	4639      	mov	r1, r7
 8013ac4:	f7ed f8e0 	bl	8000c88 <__aeabi_d2lz>
 8013ac8:	f7ec fd68 	bl	800059c <__aeabi_l2d>
 8013acc:	4602      	mov	r2, r0
 8013ace:	460b      	mov	r3, r1
 8013ad0:	4630      	mov	r0, r6
 8013ad2:	4639      	mov	r1, r7
 8013ad4:	f7ec fbd8 	bl	8000288 <__aeabi_dsub>
 8013ad8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013ada:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013ade:	ea43 0308 	orr.w	r3, r3, r8
 8013ae2:	4313      	orrs	r3, r2
 8013ae4:	4606      	mov	r6, r0
 8013ae6:	460f      	mov	r7, r1
 8013ae8:	d054      	beq.n	8013b94 <_strtod_l+0xb6c>
 8013aea:	a339      	add	r3, pc, #228	; (adr r3, 8013bd0 <_strtod_l+0xba8>)
 8013aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013af0:	f7ec fff4 	bl	8000adc <__aeabi_dcmplt>
 8013af4:	2800      	cmp	r0, #0
 8013af6:	f47f ace5 	bne.w	80134c4 <_strtod_l+0x49c>
 8013afa:	a337      	add	r3, pc, #220	; (adr r3, 8013bd8 <_strtod_l+0xbb0>)
 8013afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b00:	4630      	mov	r0, r6
 8013b02:	4639      	mov	r1, r7
 8013b04:	f7ed f808 	bl	8000b18 <__aeabi_dcmpgt>
 8013b08:	2800      	cmp	r0, #0
 8013b0a:	d095      	beq.n	8013a38 <_strtod_l+0xa10>
 8013b0c:	e4da      	b.n	80134c4 <_strtod_l+0x49c>
 8013b0e:	9b04      	ldr	r3, [sp, #16]
 8013b10:	b333      	cbz	r3, 8013b60 <_strtod_l+0xb38>
 8013b12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013b14:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013b18:	d822      	bhi.n	8013b60 <_strtod_l+0xb38>
 8013b1a:	a331      	add	r3, pc, #196	; (adr r3, 8013be0 <_strtod_l+0xbb8>)
 8013b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b20:	4630      	mov	r0, r6
 8013b22:	4639      	mov	r1, r7
 8013b24:	f7ec ffe4 	bl	8000af0 <__aeabi_dcmple>
 8013b28:	b1a0      	cbz	r0, 8013b54 <_strtod_l+0xb2c>
 8013b2a:	4639      	mov	r1, r7
 8013b2c:	4630      	mov	r0, r6
 8013b2e:	f7ed f83b 	bl	8000ba8 <__aeabi_d2uiz>
 8013b32:	2801      	cmp	r0, #1
 8013b34:	bf38      	it	cc
 8013b36:	2001      	movcc	r0, #1
 8013b38:	f7ec fce4 	bl	8000504 <__aeabi_ui2d>
 8013b3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013b3e:	4606      	mov	r6, r0
 8013b40:	460f      	mov	r7, r1
 8013b42:	bb23      	cbnz	r3, 8013b8e <_strtod_l+0xb66>
 8013b44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013b48:	9010      	str	r0, [sp, #64]	; 0x40
 8013b4a:	9311      	str	r3, [sp, #68]	; 0x44
 8013b4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013b50:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8013b54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013b56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013b58:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8013b5c:	1a9b      	subs	r3, r3, r2
 8013b5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8013b60:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8013b64:	eeb0 0a48 	vmov.f32	s0, s16
 8013b68:	eef0 0a68 	vmov.f32	s1, s17
 8013b6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8013b70:	f7ff f8fc 	bl	8012d6c <__ulp>
 8013b74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8013b78:	ec53 2b10 	vmov	r2, r3, d0
 8013b7c:	f7ec fd3c 	bl	80005f8 <__aeabi_dmul>
 8013b80:	ec53 2b18 	vmov	r2, r3, d8
 8013b84:	f7ec fb82 	bl	800028c <__adddf3>
 8013b88:	4680      	mov	r8, r0
 8013b8a:	4689      	mov	r9, r1
 8013b8c:	e78d      	b.n	8013aaa <_strtod_l+0xa82>
 8013b8e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8013b92:	e7db      	b.n	8013b4c <_strtod_l+0xb24>
 8013b94:	a314      	add	r3, pc, #80	; (adr r3, 8013be8 <_strtod_l+0xbc0>)
 8013b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b9a:	f7ec ff9f 	bl	8000adc <__aeabi_dcmplt>
 8013b9e:	e7b3      	b.n	8013b08 <_strtod_l+0xae0>
 8013ba0:	2300      	movs	r3, #0
 8013ba2:	930a      	str	r3, [sp, #40]	; 0x28
 8013ba4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013ba6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013ba8:	6013      	str	r3, [r2, #0]
 8013baa:	f7ff ba7c 	b.w	80130a6 <_strtod_l+0x7e>
 8013bae:	2a65      	cmp	r2, #101	; 0x65
 8013bb0:	f43f ab75 	beq.w	801329e <_strtod_l+0x276>
 8013bb4:	2a45      	cmp	r2, #69	; 0x45
 8013bb6:	f43f ab72 	beq.w	801329e <_strtod_l+0x276>
 8013bba:	2301      	movs	r3, #1
 8013bbc:	f7ff bbaa 	b.w	8013314 <_strtod_l+0x2ec>
 8013bc0:	00000000 	.word	0x00000000
 8013bc4:	bff00000 	.word	0xbff00000
 8013bc8:	00000000 	.word	0x00000000
 8013bcc:	3ff00000 	.word	0x3ff00000
 8013bd0:	94a03595 	.word	0x94a03595
 8013bd4:	3fdfffff 	.word	0x3fdfffff
 8013bd8:	35afe535 	.word	0x35afe535
 8013bdc:	3fe00000 	.word	0x3fe00000
 8013be0:	ffc00000 	.word	0xffc00000
 8013be4:	41dfffff 	.word	0x41dfffff
 8013be8:	94a03595 	.word	0x94a03595
 8013bec:	3fcfffff 	.word	0x3fcfffff
 8013bf0:	3ff00000 	.word	0x3ff00000
 8013bf4:	3fe00000 	.word	0x3fe00000
 8013bf8:	7ff00000 	.word	0x7ff00000
 8013bfc:	7fe00000 	.word	0x7fe00000
 8013c00:	7c9fffff 	.word	0x7c9fffff
 8013c04:	7fefffff 	.word	0x7fefffff

08013c08 <_strtod_r>:
 8013c08:	4b01      	ldr	r3, [pc, #4]	; (8013c10 <_strtod_r+0x8>)
 8013c0a:	f7ff ba0d 	b.w	8013028 <_strtod_l>
 8013c0e:	bf00      	nop
 8013c10:	20000168 	.word	0x20000168

08013c14 <_strtol_l.constprop.0>:
 8013c14:	2b01      	cmp	r3, #1
 8013c16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013c1a:	d001      	beq.n	8013c20 <_strtol_l.constprop.0+0xc>
 8013c1c:	2b24      	cmp	r3, #36	; 0x24
 8013c1e:	d906      	bls.n	8013c2e <_strtol_l.constprop.0+0x1a>
 8013c20:	f7fd fd7c 	bl	801171c <__errno>
 8013c24:	2316      	movs	r3, #22
 8013c26:	6003      	str	r3, [r0, #0]
 8013c28:	2000      	movs	r0, #0
 8013c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c2e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8013d14 <_strtol_l.constprop.0+0x100>
 8013c32:	460d      	mov	r5, r1
 8013c34:	462e      	mov	r6, r5
 8013c36:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013c3a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8013c3e:	f017 0708 	ands.w	r7, r7, #8
 8013c42:	d1f7      	bne.n	8013c34 <_strtol_l.constprop.0+0x20>
 8013c44:	2c2d      	cmp	r4, #45	; 0x2d
 8013c46:	d132      	bne.n	8013cae <_strtol_l.constprop.0+0x9a>
 8013c48:	782c      	ldrb	r4, [r5, #0]
 8013c4a:	2701      	movs	r7, #1
 8013c4c:	1cb5      	adds	r5, r6, #2
 8013c4e:	2b00      	cmp	r3, #0
 8013c50:	d05b      	beq.n	8013d0a <_strtol_l.constprop.0+0xf6>
 8013c52:	2b10      	cmp	r3, #16
 8013c54:	d109      	bne.n	8013c6a <_strtol_l.constprop.0+0x56>
 8013c56:	2c30      	cmp	r4, #48	; 0x30
 8013c58:	d107      	bne.n	8013c6a <_strtol_l.constprop.0+0x56>
 8013c5a:	782c      	ldrb	r4, [r5, #0]
 8013c5c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8013c60:	2c58      	cmp	r4, #88	; 0x58
 8013c62:	d14d      	bne.n	8013d00 <_strtol_l.constprop.0+0xec>
 8013c64:	786c      	ldrb	r4, [r5, #1]
 8013c66:	2310      	movs	r3, #16
 8013c68:	3502      	adds	r5, #2
 8013c6a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8013c6e:	f108 38ff 	add.w	r8, r8, #4294967295
 8013c72:	f04f 0e00 	mov.w	lr, #0
 8013c76:	fbb8 f9f3 	udiv	r9, r8, r3
 8013c7a:	4676      	mov	r6, lr
 8013c7c:	fb03 8a19 	mls	sl, r3, r9, r8
 8013c80:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8013c84:	f1bc 0f09 	cmp.w	ip, #9
 8013c88:	d816      	bhi.n	8013cb8 <_strtol_l.constprop.0+0xa4>
 8013c8a:	4664      	mov	r4, ip
 8013c8c:	42a3      	cmp	r3, r4
 8013c8e:	dd24      	ble.n	8013cda <_strtol_l.constprop.0+0xc6>
 8013c90:	f1be 3fff 	cmp.w	lr, #4294967295
 8013c94:	d008      	beq.n	8013ca8 <_strtol_l.constprop.0+0x94>
 8013c96:	45b1      	cmp	r9, r6
 8013c98:	d31c      	bcc.n	8013cd4 <_strtol_l.constprop.0+0xc0>
 8013c9a:	d101      	bne.n	8013ca0 <_strtol_l.constprop.0+0x8c>
 8013c9c:	45a2      	cmp	sl, r4
 8013c9e:	db19      	blt.n	8013cd4 <_strtol_l.constprop.0+0xc0>
 8013ca0:	fb06 4603 	mla	r6, r6, r3, r4
 8013ca4:	f04f 0e01 	mov.w	lr, #1
 8013ca8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013cac:	e7e8      	b.n	8013c80 <_strtol_l.constprop.0+0x6c>
 8013cae:	2c2b      	cmp	r4, #43	; 0x2b
 8013cb0:	bf04      	itt	eq
 8013cb2:	782c      	ldrbeq	r4, [r5, #0]
 8013cb4:	1cb5      	addeq	r5, r6, #2
 8013cb6:	e7ca      	b.n	8013c4e <_strtol_l.constprop.0+0x3a>
 8013cb8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8013cbc:	f1bc 0f19 	cmp.w	ip, #25
 8013cc0:	d801      	bhi.n	8013cc6 <_strtol_l.constprop.0+0xb2>
 8013cc2:	3c37      	subs	r4, #55	; 0x37
 8013cc4:	e7e2      	b.n	8013c8c <_strtol_l.constprop.0+0x78>
 8013cc6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8013cca:	f1bc 0f19 	cmp.w	ip, #25
 8013cce:	d804      	bhi.n	8013cda <_strtol_l.constprop.0+0xc6>
 8013cd0:	3c57      	subs	r4, #87	; 0x57
 8013cd2:	e7db      	b.n	8013c8c <_strtol_l.constprop.0+0x78>
 8013cd4:	f04f 3eff 	mov.w	lr, #4294967295
 8013cd8:	e7e6      	b.n	8013ca8 <_strtol_l.constprop.0+0x94>
 8013cda:	f1be 3fff 	cmp.w	lr, #4294967295
 8013cde:	d105      	bne.n	8013cec <_strtol_l.constprop.0+0xd8>
 8013ce0:	2322      	movs	r3, #34	; 0x22
 8013ce2:	6003      	str	r3, [r0, #0]
 8013ce4:	4646      	mov	r6, r8
 8013ce6:	b942      	cbnz	r2, 8013cfa <_strtol_l.constprop.0+0xe6>
 8013ce8:	4630      	mov	r0, r6
 8013cea:	e79e      	b.n	8013c2a <_strtol_l.constprop.0+0x16>
 8013cec:	b107      	cbz	r7, 8013cf0 <_strtol_l.constprop.0+0xdc>
 8013cee:	4276      	negs	r6, r6
 8013cf0:	2a00      	cmp	r2, #0
 8013cf2:	d0f9      	beq.n	8013ce8 <_strtol_l.constprop.0+0xd4>
 8013cf4:	f1be 0f00 	cmp.w	lr, #0
 8013cf8:	d000      	beq.n	8013cfc <_strtol_l.constprop.0+0xe8>
 8013cfa:	1e69      	subs	r1, r5, #1
 8013cfc:	6011      	str	r1, [r2, #0]
 8013cfe:	e7f3      	b.n	8013ce8 <_strtol_l.constprop.0+0xd4>
 8013d00:	2430      	movs	r4, #48	; 0x30
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d1b1      	bne.n	8013c6a <_strtol_l.constprop.0+0x56>
 8013d06:	2308      	movs	r3, #8
 8013d08:	e7af      	b.n	8013c6a <_strtol_l.constprop.0+0x56>
 8013d0a:	2c30      	cmp	r4, #48	; 0x30
 8013d0c:	d0a5      	beq.n	8013c5a <_strtol_l.constprop.0+0x46>
 8013d0e:	230a      	movs	r3, #10
 8013d10:	e7ab      	b.n	8013c6a <_strtol_l.constprop.0+0x56>
 8013d12:	bf00      	nop
 8013d14:	080152e1 	.word	0x080152e1

08013d18 <_strtol_r>:
 8013d18:	f7ff bf7c 	b.w	8013c14 <_strtol_l.constprop.0>

08013d1c <__ssputs_r>:
 8013d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d20:	688e      	ldr	r6, [r1, #8]
 8013d22:	461f      	mov	r7, r3
 8013d24:	42be      	cmp	r6, r7
 8013d26:	680b      	ldr	r3, [r1, #0]
 8013d28:	4682      	mov	sl, r0
 8013d2a:	460c      	mov	r4, r1
 8013d2c:	4690      	mov	r8, r2
 8013d2e:	d82c      	bhi.n	8013d8a <__ssputs_r+0x6e>
 8013d30:	898a      	ldrh	r2, [r1, #12]
 8013d32:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013d36:	d026      	beq.n	8013d86 <__ssputs_r+0x6a>
 8013d38:	6965      	ldr	r5, [r4, #20]
 8013d3a:	6909      	ldr	r1, [r1, #16]
 8013d3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013d40:	eba3 0901 	sub.w	r9, r3, r1
 8013d44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013d48:	1c7b      	adds	r3, r7, #1
 8013d4a:	444b      	add	r3, r9
 8013d4c:	106d      	asrs	r5, r5, #1
 8013d4e:	429d      	cmp	r5, r3
 8013d50:	bf38      	it	cc
 8013d52:	461d      	movcc	r5, r3
 8013d54:	0553      	lsls	r3, r2, #21
 8013d56:	d527      	bpl.n	8013da8 <__ssputs_r+0x8c>
 8013d58:	4629      	mov	r1, r5
 8013d5a:	f7fe fc0f 	bl	801257c <_malloc_r>
 8013d5e:	4606      	mov	r6, r0
 8013d60:	b360      	cbz	r0, 8013dbc <__ssputs_r+0xa0>
 8013d62:	6921      	ldr	r1, [r4, #16]
 8013d64:	464a      	mov	r2, r9
 8013d66:	f7fd fd05 	bl	8011774 <memcpy>
 8013d6a:	89a3      	ldrh	r3, [r4, #12]
 8013d6c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013d74:	81a3      	strh	r3, [r4, #12]
 8013d76:	6126      	str	r6, [r4, #16]
 8013d78:	6165      	str	r5, [r4, #20]
 8013d7a:	444e      	add	r6, r9
 8013d7c:	eba5 0509 	sub.w	r5, r5, r9
 8013d80:	6026      	str	r6, [r4, #0]
 8013d82:	60a5      	str	r5, [r4, #8]
 8013d84:	463e      	mov	r6, r7
 8013d86:	42be      	cmp	r6, r7
 8013d88:	d900      	bls.n	8013d8c <__ssputs_r+0x70>
 8013d8a:	463e      	mov	r6, r7
 8013d8c:	6820      	ldr	r0, [r4, #0]
 8013d8e:	4632      	mov	r2, r6
 8013d90:	4641      	mov	r1, r8
 8013d92:	f7fd fc56 	bl	8011642 <memmove>
 8013d96:	68a3      	ldr	r3, [r4, #8]
 8013d98:	1b9b      	subs	r3, r3, r6
 8013d9a:	60a3      	str	r3, [r4, #8]
 8013d9c:	6823      	ldr	r3, [r4, #0]
 8013d9e:	4433      	add	r3, r6
 8013da0:	6023      	str	r3, [r4, #0]
 8013da2:	2000      	movs	r0, #0
 8013da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013da8:	462a      	mov	r2, r5
 8013daa:	f000 fd86 	bl	80148ba <_realloc_r>
 8013dae:	4606      	mov	r6, r0
 8013db0:	2800      	cmp	r0, #0
 8013db2:	d1e0      	bne.n	8013d76 <__ssputs_r+0x5a>
 8013db4:	6921      	ldr	r1, [r4, #16]
 8013db6:	4650      	mov	r0, sl
 8013db8:	f7fe fb6c 	bl	8012494 <_free_r>
 8013dbc:	230c      	movs	r3, #12
 8013dbe:	f8ca 3000 	str.w	r3, [sl]
 8013dc2:	89a3      	ldrh	r3, [r4, #12]
 8013dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013dc8:	81a3      	strh	r3, [r4, #12]
 8013dca:	f04f 30ff 	mov.w	r0, #4294967295
 8013dce:	e7e9      	b.n	8013da4 <__ssputs_r+0x88>

08013dd0 <_svfiprintf_r>:
 8013dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dd4:	4698      	mov	r8, r3
 8013dd6:	898b      	ldrh	r3, [r1, #12]
 8013dd8:	061b      	lsls	r3, r3, #24
 8013dda:	b09d      	sub	sp, #116	; 0x74
 8013ddc:	4607      	mov	r7, r0
 8013dde:	460d      	mov	r5, r1
 8013de0:	4614      	mov	r4, r2
 8013de2:	d50e      	bpl.n	8013e02 <_svfiprintf_r+0x32>
 8013de4:	690b      	ldr	r3, [r1, #16]
 8013de6:	b963      	cbnz	r3, 8013e02 <_svfiprintf_r+0x32>
 8013de8:	2140      	movs	r1, #64	; 0x40
 8013dea:	f7fe fbc7 	bl	801257c <_malloc_r>
 8013dee:	6028      	str	r0, [r5, #0]
 8013df0:	6128      	str	r0, [r5, #16]
 8013df2:	b920      	cbnz	r0, 8013dfe <_svfiprintf_r+0x2e>
 8013df4:	230c      	movs	r3, #12
 8013df6:	603b      	str	r3, [r7, #0]
 8013df8:	f04f 30ff 	mov.w	r0, #4294967295
 8013dfc:	e0d0      	b.n	8013fa0 <_svfiprintf_r+0x1d0>
 8013dfe:	2340      	movs	r3, #64	; 0x40
 8013e00:	616b      	str	r3, [r5, #20]
 8013e02:	2300      	movs	r3, #0
 8013e04:	9309      	str	r3, [sp, #36]	; 0x24
 8013e06:	2320      	movs	r3, #32
 8013e08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013e0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013e10:	2330      	movs	r3, #48	; 0x30
 8013e12:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8013fb8 <_svfiprintf_r+0x1e8>
 8013e16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013e1a:	f04f 0901 	mov.w	r9, #1
 8013e1e:	4623      	mov	r3, r4
 8013e20:	469a      	mov	sl, r3
 8013e22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e26:	b10a      	cbz	r2, 8013e2c <_svfiprintf_r+0x5c>
 8013e28:	2a25      	cmp	r2, #37	; 0x25
 8013e2a:	d1f9      	bne.n	8013e20 <_svfiprintf_r+0x50>
 8013e2c:	ebba 0b04 	subs.w	fp, sl, r4
 8013e30:	d00b      	beq.n	8013e4a <_svfiprintf_r+0x7a>
 8013e32:	465b      	mov	r3, fp
 8013e34:	4622      	mov	r2, r4
 8013e36:	4629      	mov	r1, r5
 8013e38:	4638      	mov	r0, r7
 8013e3a:	f7ff ff6f 	bl	8013d1c <__ssputs_r>
 8013e3e:	3001      	adds	r0, #1
 8013e40:	f000 80a9 	beq.w	8013f96 <_svfiprintf_r+0x1c6>
 8013e44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013e46:	445a      	add	r2, fp
 8013e48:	9209      	str	r2, [sp, #36]	; 0x24
 8013e4a:	f89a 3000 	ldrb.w	r3, [sl]
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	f000 80a1 	beq.w	8013f96 <_svfiprintf_r+0x1c6>
 8013e54:	2300      	movs	r3, #0
 8013e56:	f04f 32ff 	mov.w	r2, #4294967295
 8013e5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013e5e:	f10a 0a01 	add.w	sl, sl, #1
 8013e62:	9304      	str	r3, [sp, #16]
 8013e64:	9307      	str	r3, [sp, #28]
 8013e66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013e6a:	931a      	str	r3, [sp, #104]	; 0x68
 8013e6c:	4654      	mov	r4, sl
 8013e6e:	2205      	movs	r2, #5
 8013e70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e74:	4850      	ldr	r0, [pc, #320]	; (8013fb8 <_svfiprintf_r+0x1e8>)
 8013e76:	f7ec f9ab 	bl	80001d0 <memchr>
 8013e7a:	9a04      	ldr	r2, [sp, #16]
 8013e7c:	b9d8      	cbnz	r0, 8013eb6 <_svfiprintf_r+0xe6>
 8013e7e:	06d0      	lsls	r0, r2, #27
 8013e80:	bf44      	itt	mi
 8013e82:	2320      	movmi	r3, #32
 8013e84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013e88:	0711      	lsls	r1, r2, #28
 8013e8a:	bf44      	itt	mi
 8013e8c:	232b      	movmi	r3, #43	; 0x2b
 8013e8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013e92:	f89a 3000 	ldrb.w	r3, [sl]
 8013e96:	2b2a      	cmp	r3, #42	; 0x2a
 8013e98:	d015      	beq.n	8013ec6 <_svfiprintf_r+0xf6>
 8013e9a:	9a07      	ldr	r2, [sp, #28]
 8013e9c:	4654      	mov	r4, sl
 8013e9e:	2000      	movs	r0, #0
 8013ea0:	f04f 0c0a 	mov.w	ip, #10
 8013ea4:	4621      	mov	r1, r4
 8013ea6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013eaa:	3b30      	subs	r3, #48	; 0x30
 8013eac:	2b09      	cmp	r3, #9
 8013eae:	d94d      	bls.n	8013f4c <_svfiprintf_r+0x17c>
 8013eb0:	b1b0      	cbz	r0, 8013ee0 <_svfiprintf_r+0x110>
 8013eb2:	9207      	str	r2, [sp, #28]
 8013eb4:	e014      	b.n	8013ee0 <_svfiprintf_r+0x110>
 8013eb6:	eba0 0308 	sub.w	r3, r0, r8
 8013eba:	fa09 f303 	lsl.w	r3, r9, r3
 8013ebe:	4313      	orrs	r3, r2
 8013ec0:	9304      	str	r3, [sp, #16]
 8013ec2:	46a2      	mov	sl, r4
 8013ec4:	e7d2      	b.n	8013e6c <_svfiprintf_r+0x9c>
 8013ec6:	9b03      	ldr	r3, [sp, #12]
 8013ec8:	1d19      	adds	r1, r3, #4
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	9103      	str	r1, [sp, #12]
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	bfbb      	ittet	lt
 8013ed2:	425b      	neglt	r3, r3
 8013ed4:	f042 0202 	orrlt.w	r2, r2, #2
 8013ed8:	9307      	strge	r3, [sp, #28]
 8013eda:	9307      	strlt	r3, [sp, #28]
 8013edc:	bfb8      	it	lt
 8013ede:	9204      	strlt	r2, [sp, #16]
 8013ee0:	7823      	ldrb	r3, [r4, #0]
 8013ee2:	2b2e      	cmp	r3, #46	; 0x2e
 8013ee4:	d10c      	bne.n	8013f00 <_svfiprintf_r+0x130>
 8013ee6:	7863      	ldrb	r3, [r4, #1]
 8013ee8:	2b2a      	cmp	r3, #42	; 0x2a
 8013eea:	d134      	bne.n	8013f56 <_svfiprintf_r+0x186>
 8013eec:	9b03      	ldr	r3, [sp, #12]
 8013eee:	1d1a      	adds	r2, r3, #4
 8013ef0:	681b      	ldr	r3, [r3, #0]
 8013ef2:	9203      	str	r2, [sp, #12]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	bfb8      	it	lt
 8013ef8:	f04f 33ff 	movlt.w	r3, #4294967295
 8013efc:	3402      	adds	r4, #2
 8013efe:	9305      	str	r3, [sp, #20]
 8013f00:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8013fc8 <_svfiprintf_r+0x1f8>
 8013f04:	7821      	ldrb	r1, [r4, #0]
 8013f06:	2203      	movs	r2, #3
 8013f08:	4650      	mov	r0, sl
 8013f0a:	f7ec f961 	bl	80001d0 <memchr>
 8013f0e:	b138      	cbz	r0, 8013f20 <_svfiprintf_r+0x150>
 8013f10:	9b04      	ldr	r3, [sp, #16]
 8013f12:	eba0 000a 	sub.w	r0, r0, sl
 8013f16:	2240      	movs	r2, #64	; 0x40
 8013f18:	4082      	lsls	r2, r0
 8013f1a:	4313      	orrs	r3, r2
 8013f1c:	3401      	adds	r4, #1
 8013f1e:	9304      	str	r3, [sp, #16]
 8013f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f24:	4825      	ldr	r0, [pc, #148]	; (8013fbc <_svfiprintf_r+0x1ec>)
 8013f26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013f2a:	2206      	movs	r2, #6
 8013f2c:	f7ec f950 	bl	80001d0 <memchr>
 8013f30:	2800      	cmp	r0, #0
 8013f32:	d038      	beq.n	8013fa6 <_svfiprintf_r+0x1d6>
 8013f34:	4b22      	ldr	r3, [pc, #136]	; (8013fc0 <_svfiprintf_r+0x1f0>)
 8013f36:	bb1b      	cbnz	r3, 8013f80 <_svfiprintf_r+0x1b0>
 8013f38:	9b03      	ldr	r3, [sp, #12]
 8013f3a:	3307      	adds	r3, #7
 8013f3c:	f023 0307 	bic.w	r3, r3, #7
 8013f40:	3308      	adds	r3, #8
 8013f42:	9303      	str	r3, [sp, #12]
 8013f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f46:	4433      	add	r3, r6
 8013f48:	9309      	str	r3, [sp, #36]	; 0x24
 8013f4a:	e768      	b.n	8013e1e <_svfiprintf_r+0x4e>
 8013f4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8013f50:	460c      	mov	r4, r1
 8013f52:	2001      	movs	r0, #1
 8013f54:	e7a6      	b.n	8013ea4 <_svfiprintf_r+0xd4>
 8013f56:	2300      	movs	r3, #0
 8013f58:	3401      	adds	r4, #1
 8013f5a:	9305      	str	r3, [sp, #20]
 8013f5c:	4619      	mov	r1, r3
 8013f5e:	f04f 0c0a 	mov.w	ip, #10
 8013f62:	4620      	mov	r0, r4
 8013f64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f68:	3a30      	subs	r2, #48	; 0x30
 8013f6a:	2a09      	cmp	r2, #9
 8013f6c:	d903      	bls.n	8013f76 <_svfiprintf_r+0x1a6>
 8013f6e:	2b00      	cmp	r3, #0
 8013f70:	d0c6      	beq.n	8013f00 <_svfiprintf_r+0x130>
 8013f72:	9105      	str	r1, [sp, #20]
 8013f74:	e7c4      	b.n	8013f00 <_svfiprintf_r+0x130>
 8013f76:	fb0c 2101 	mla	r1, ip, r1, r2
 8013f7a:	4604      	mov	r4, r0
 8013f7c:	2301      	movs	r3, #1
 8013f7e:	e7f0      	b.n	8013f62 <_svfiprintf_r+0x192>
 8013f80:	ab03      	add	r3, sp, #12
 8013f82:	9300      	str	r3, [sp, #0]
 8013f84:	462a      	mov	r2, r5
 8013f86:	4b0f      	ldr	r3, [pc, #60]	; (8013fc4 <_svfiprintf_r+0x1f4>)
 8013f88:	a904      	add	r1, sp, #16
 8013f8a:	4638      	mov	r0, r7
 8013f8c:	f7fc fc70 	bl	8010870 <_printf_float>
 8013f90:	1c42      	adds	r2, r0, #1
 8013f92:	4606      	mov	r6, r0
 8013f94:	d1d6      	bne.n	8013f44 <_svfiprintf_r+0x174>
 8013f96:	89ab      	ldrh	r3, [r5, #12]
 8013f98:	065b      	lsls	r3, r3, #25
 8013f9a:	f53f af2d 	bmi.w	8013df8 <_svfiprintf_r+0x28>
 8013f9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013fa0:	b01d      	add	sp, #116	; 0x74
 8013fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fa6:	ab03      	add	r3, sp, #12
 8013fa8:	9300      	str	r3, [sp, #0]
 8013faa:	462a      	mov	r2, r5
 8013fac:	4b05      	ldr	r3, [pc, #20]	; (8013fc4 <_svfiprintf_r+0x1f4>)
 8013fae:	a904      	add	r1, sp, #16
 8013fb0:	4638      	mov	r0, r7
 8013fb2:	f7fc ff01 	bl	8010db8 <_printf_i>
 8013fb6:	e7eb      	b.n	8013f90 <_svfiprintf_r+0x1c0>
 8013fb8:	080153e1 	.word	0x080153e1
 8013fbc:	080153eb 	.word	0x080153eb
 8013fc0:	08010871 	.word	0x08010871
 8013fc4:	08013d1d 	.word	0x08013d1d
 8013fc8:	080153e7 	.word	0x080153e7

08013fcc <__sflush_r>:
 8013fcc:	898a      	ldrh	r2, [r1, #12]
 8013fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fd2:	4605      	mov	r5, r0
 8013fd4:	0710      	lsls	r0, r2, #28
 8013fd6:	460c      	mov	r4, r1
 8013fd8:	d458      	bmi.n	801408c <__sflush_r+0xc0>
 8013fda:	684b      	ldr	r3, [r1, #4]
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	dc05      	bgt.n	8013fec <__sflush_r+0x20>
 8013fe0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	dc02      	bgt.n	8013fec <__sflush_r+0x20>
 8013fe6:	2000      	movs	r0, #0
 8013fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013fec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013fee:	2e00      	cmp	r6, #0
 8013ff0:	d0f9      	beq.n	8013fe6 <__sflush_r+0x1a>
 8013ff2:	2300      	movs	r3, #0
 8013ff4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013ff8:	682f      	ldr	r7, [r5, #0]
 8013ffa:	6a21      	ldr	r1, [r4, #32]
 8013ffc:	602b      	str	r3, [r5, #0]
 8013ffe:	d032      	beq.n	8014066 <__sflush_r+0x9a>
 8014000:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014002:	89a3      	ldrh	r3, [r4, #12]
 8014004:	075a      	lsls	r2, r3, #29
 8014006:	d505      	bpl.n	8014014 <__sflush_r+0x48>
 8014008:	6863      	ldr	r3, [r4, #4]
 801400a:	1ac0      	subs	r0, r0, r3
 801400c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801400e:	b10b      	cbz	r3, 8014014 <__sflush_r+0x48>
 8014010:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014012:	1ac0      	subs	r0, r0, r3
 8014014:	2300      	movs	r3, #0
 8014016:	4602      	mov	r2, r0
 8014018:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801401a:	6a21      	ldr	r1, [r4, #32]
 801401c:	4628      	mov	r0, r5
 801401e:	47b0      	blx	r6
 8014020:	1c43      	adds	r3, r0, #1
 8014022:	89a3      	ldrh	r3, [r4, #12]
 8014024:	d106      	bne.n	8014034 <__sflush_r+0x68>
 8014026:	6829      	ldr	r1, [r5, #0]
 8014028:	291d      	cmp	r1, #29
 801402a:	d82b      	bhi.n	8014084 <__sflush_r+0xb8>
 801402c:	4a29      	ldr	r2, [pc, #164]	; (80140d4 <__sflush_r+0x108>)
 801402e:	410a      	asrs	r2, r1
 8014030:	07d6      	lsls	r6, r2, #31
 8014032:	d427      	bmi.n	8014084 <__sflush_r+0xb8>
 8014034:	2200      	movs	r2, #0
 8014036:	6062      	str	r2, [r4, #4]
 8014038:	04d9      	lsls	r1, r3, #19
 801403a:	6922      	ldr	r2, [r4, #16]
 801403c:	6022      	str	r2, [r4, #0]
 801403e:	d504      	bpl.n	801404a <__sflush_r+0x7e>
 8014040:	1c42      	adds	r2, r0, #1
 8014042:	d101      	bne.n	8014048 <__sflush_r+0x7c>
 8014044:	682b      	ldr	r3, [r5, #0]
 8014046:	b903      	cbnz	r3, 801404a <__sflush_r+0x7e>
 8014048:	6560      	str	r0, [r4, #84]	; 0x54
 801404a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801404c:	602f      	str	r7, [r5, #0]
 801404e:	2900      	cmp	r1, #0
 8014050:	d0c9      	beq.n	8013fe6 <__sflush_r+0x1a>
 8014052:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014056:	4299      	cmp	r1, r3
 8014058:	d002      	beq.n	8014060 <__sflush_r+0x94>
 801405a:	4628      	mov	r0, r5
 801405c:	f7fe fa1a 	bl	8012494 <_free_r>
 8014060:	2000      	movs	r0, #0
 8014062:	6360      	str	r0, [r4, #52]	; 0x34
 8014064:	e7c0      	b.n	8013fe8 <__sflush_r+0x1c>
 8014066:	2301      	movs	r3, #1
 8014068:	4628      	mov	r0, r5
 801406a:	47b0      	blx	r6
 801406c:	1c41      	adds	r1, r0, #1
 801406e:	d1c8      	bne.n	8014002 <__sflush_r+0x36>
 8014070:	682b      	ldr	r3, [r5, #0]
 8014072:	2b00      	cmp	r3, #0
 8014074:	d0c5      	beq.n	8014002 <__sflush_r+0x36>
 8014076:	2b1d      	cmp	r3, #29
 8014078:	d001      	beq.n	801407e <__sflush_r+0xb2>
 801407a:	2b16      	cmp	r3, #22
 801407c:	d101      	bne.n	8014082 <__sflush_r+0xb6>
 801407e:	602f      	str	r7, [r5, #0]
 8014080:	e7b1      	b.n	8013fe6 <__sflush_r+0x1a>
 8014082:	89a3      	ldrh	r3, [r4, #12]
 8014084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014088:	81a3      	strh	r3, [r4, #12]
 801408a:	e7ad      	b.n	8013fe8 <__sflush_r+0x1c>
 801408c:	690f      	ldr	r7, [r1, #16]
 801408e:	2f00      	cmp	r7, #0
 8014090:	d0a9      	beq.n	8013fe6 <__sflush_r+0x1a>
 8014092:	0793      	lsls	r3, r2, #30
 8014094:	680e      	ldr	r6, [r1, #0]
 8014096:	bf08      	it	eq
 8014098:	694b      	ldreq	r3, [r1, #20]
 801409a:	600f      	str	r7, [r1, #0]
 801409c:	bf18      	it	ne
 801409e:	2300      	movne	r3, #0
 80140a0:	eba6 0807 	sub.w	r8, r6, r7
 80140a4:	608b      	str	r3, [r1, #8]
 80140a6:	f1b8 0f00 	cmp.w	r8, #0
 80140aa:	dd9c      	ble.n	8013fe6 <__sflush_r+0x1a>
 80140ac:	6a21      	ldr	r1, [r4, #32]
 80140ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80140b0:	4643      	mov	r3, r8
 80140b2:	463a      	mov	r2, r7
 80140b4:	4628      	mov	r0, r5
 80140b6:	47b0      	blx	r6
 80140b8:	2800      	cmp	r0, #0
 80140ba:	dc06      	bgt.n	80140ca <__sflush_r+0xfe>
 80140bc:	89a3      	ldrh	r3, [r4, #12]
 80140be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80140c2:	81a3      	strh	r3, [r4, #12]
 80140c4:	f04f 30ff 	mov.w	r0, #4294967295
 80140c8:	e78e      	b.n	8013fe8 <__sflush_r+0x1c>
 80140ca:	4407      	add	r7, r0
 80140cc:	eba8 0800 	sub.w	r8, r8, r0
 80140d0:	e7e9      	b.n	80140a6 <__sflush_r+0xda>
 80140d2:	bf00      	nop
 80140d4:	dfbffffe 	.word	0xdfbffffe

080140d8 <_fflush_r>:
 80140d8:	b538      	push	{r3, r4, r5, lr}
 80140da:	690b      	ldr	r3, [r1, #16]
 80140dc:	4605      	mov	r5, r0
 80140de:	460c      	mov	r4, r1
 80140e0:	b913      	cbnz	r3, 80140e8 <_fflush_r+0x10>
 80140e2:	2500      	movs	r5, #0
 80140e4:	4628      	mov	r0, r5
 80140e6:	bd38      	pop	{r3, r4, r5, pc}
 80140e8:	b118      	cbz	r0, 80140f2 <_fflush_r+0x1a>
 80140ea:	6a03      	ldr	r3, [r0, #32]
 80140ec:	b90b      	cbnz	r3, 80140f2 <_fflush_r+0x1a>
 80140ee:	f7fd fa0f 	bl	8011510 <__sinit>
 80140f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80140f6:	2b00      	cmp	r3, #0
 80140f8:	d0f3      	beq.n	80140e2 <_fflush_r+0xa>
 80140fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80140fc:	07d0      	lsls	r0, r2, #31
 80140fe:	d404      	bmi.n	801410a <_fflush_r+0x32>
 8014100:	0599      	lsls	r1, r3, #22
 8014102:	d402      	bmi.n	801410a <_fflush_r+0x32>
 8014104:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014106:	f7fd fb33 	bl	8011770 <__retarget_lock_acquire_recursive>
 801410a:	4628      	mov	r0, r5
 801410c:	4621      	mov	r1, r4
 801410e:	f7ff ff5d 	bl	8013fcc <__sflush_r>
 8014112:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014114:	07da      	lsls	r2, r3, #31
 8014116:	4605      	mov	r5, r0
 8014118:	d4e4      	bmi.n	80140e4 <_fflush_r+0xc>
 801411a:	89a3      	ldrh	r3, [r4, #12]
 801411c:	059b      	lsls	r3, r3, #22
 801411e:	d4e1      	bmi.n	80140e4 <_fflush_r+0xc>
 8014120:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014122:	f7fd fb26 	bl	8011772 <__retarget_lock_release_recursive>
 8014126:	e7dd      	b.n	80140e4 <_fflush_r+0xc>

08014128 <strncmp>:
 8014128:	b510      	push	{r4, lr}
 801412a:	b16a      	cbz	r2, 8014148 <strncmp+0x20>
 801412c:	3901      	subs	r1, #1
 801412e:	1884      	adds	r4, r0, r2
 8014130:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014134:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014138:	429a      	cmp	r2, r3
 801413a:	d103      	bne.n	8014144 <strncmp+0x1c>
 801413c:	42a0      	cmp	r0, r4
 801413e:	d001      	beq.n	8014144 <strncmp+0x1c>
 8014140:	2a00      	cmp	r2, #0
 8014142:	d1f5      	bne.n	8014130 <strncmp+0x8>
 8014144:	1ad0      	subs	r0, r2, r3
 8014146:	bd10      	pop	{r4, pc}
 8014148:	4610      	mov	r0, r2
 801414a:	e7fc      	b.n	8014146 <strncmp+0x1e>

0801414c <_sbrk_r>:
 801414c:	b538      	push	{r3, r4, r5, lr}
 801414e:	4d06      	ldr	r5, [pc, #24]	; (8014168 <_sbrk_r+0x1c>)
 8014150:	2300      	movs	r3, #0
 8014152:	4604      	mov	r4, r0
 8014154:	4608      	mov	r0, r1
 8014156:	602b      	str	r3, [r5, #0]
 8014158:	f7ed fcf0 	bl	8001b3c <_sbrk>
 801415c:	1c43      	adds	r3, r0, #1
 801415e:	d102      	bne.n	8014166 <_sbrk_r+0x1a>
 8014160:	682b      	ldr	r3, [r5, #0]
 8014162:	b103      	cbz	r3, 8014166 <_sbrk_r+0x1a>
 8014164:	6023      	str	r3, [r4, #0]
 8014166:	bd38      	pop	{r3, r4, r5, pc}
 8014168:	20002870 	.word	0x20002870
 801416c:	00000000 	.word	0x00000000

08014170 <nan>:
 8014170:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014178 <nan+0x8>
 8014174:	4770      	bx	lr
 8014176:	bf00      	nop
 8014178:	00000000 	.word	0x00000000
 801417c:	7ff80000 	.word	0x7ff80000

08014180 <__assert_func>:
 8014180:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014182:	4614      	mov	r4, r2
 8014184:	461a      	mov	r2, r3
 8014186:	4b09      	ldr	r3, [pc, #36]	; (80141ac <__assert_func+0x2c>)
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	4605      	mov	r5, r0
 801418c:	68d8      	ldr	r0, [r3, #12]
 801418e:	b14c      	cbz	r4, 80141a4 <__assert_func+0x24>
 8014190:	4b07      	ldr	r3, [pc, #28]	; (80141b0 <__assert_func+0x30>)
 8014192:	9100      	str	r1, [sp, #0]
 8014194:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014198:	4906      	ldr	r1, [pc, #24]	; (80141b4 <__assert_func+0x34>)
 801419a:	462b      	mov	r3, r5
 801419c:	f000 fbca 	bl	8014934 <fiprintf>
 80141a0:	f000 fbda 	bl	8014958 <abort>
 80141a4:	4b04      	ldr	r3, [pc, #16]	; (80141b8 <__assert_func+0x38>)
 80141a6:	461c      	mov	r4, r3
 80141a8:	e7f3      	b.n	8014192 <__assert_func+0x12>
 80141aa:	bf00      	nop
 80141ac:	20000164 	.word	0x20000164
 80141b0:	080153fa 	.word	0x080153fa
 80141b4:	08015407 	.word	0x08015407
 80141b8:	08015435 	.word	0x08015435

080141bc <_calloc_r>:
 80141bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80141be:	fba1 2402 	umull	r2, r4, r1, r2
 80141c2:	b94c      	cbnz	r4, 80141d8 <_calloc_r+0x1c>
 80141c4:	4611      	mov	r1, r2
 80141c6:	9201      	str	r2, [sp, #4]
 80141c8:	f7fe f9d8 	bl	801257c <_malloc_r>
 80141cc:	9a01      	ldr	r2, [sp, #4]
 80141ce:	4605      	mov	r5, r0
 80141d0:	b930      	cbnz	r0, 80141e0 <_calloc_r+0x24>
 80141d2:	4628      	mov	r0, r5
 80141d4:	b003      	add	sp, #12
 80141d6:	bd30      	pop	{r4, r5, pc}
 80141d8:	220c      	movs	r2, #12
 80141da:	6002      	str	r2, [r0, #0]
 80141dc:	2500      	movs	r5, #0
 80141de:	e7f8      	b.n	80141d2 <_calloc_r+0x16>
 80141e0:	4621      	mov	r1, r4
 80141e2:	f7fd fa48 	bl	8011676 <memset>
 80141e6:	e7f4      	b.n	80141d2 <_calloc_r+0x16>

080141e8 <rshift>:
 80141e8:	6903      	ldr	r3, [r0, #16]
 80141ea:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80141ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80141f2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80141f6:	f100 0414 	add.w	r4, r0, #20
 80141fa:	dd45      	ble.n	8014288 <rshift+0xa0>
 80141fc:	f011 011f 	ands.w	r1, r1, #31
 8014200:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014204:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014208:	d10c      	bne.n	8014224 <rshift+0x3c>
 801420a:	f100 0710 	add.w	r7, r0, #16
 801420e:	4629      	mov	r1, r5
 8014210:	42b1      	cmp	r1, r6
 8014212:	d334      	bcc.n	801427e <rshift+0x96>
 8014214:	1a9b      	subs	r3, r3, r2
 8014216:	009b      	lsls	r3, r3, #2
 8014218:	1eea      	subs	r2, r5, #3
 801421a:	4296      	cmp	r6, r2
 801421c:	bf38      	it	cc
 801421e:	2300      	movcc	r3, #0
 8014220:	4423      	add	r3, r4
 8014222:	e015      	b.n	8014250 <rshift+0x68>
 8014224:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014228:	f1c1 0820 	rsb	r8, r1, #32
 801422c:	40cf      	lsrs	r7, r1
 801422e:	f105 0e04 	add.w	lr, r5, #4
 8014232:	46a1      	mov	r9, r4
 8014234:	4576      	cmp	r6, lr
 8014236:	46f4      	mov	ip, lr
 8014238:	d815      	bhi.n	8014266 <rshift+0x7e>
 801423a:	1a9a      	subs	r2, r3, r2
 801423c:	0092      	lsls	r2, r2, #2
 801423e:	3a04      	subs	r2, #4
 8014240:	3501      	adds	r5, #1
 8014242:	42ae      	cmp	r6, r5
 8014244:	bf38      	it	cc
 8014246:	2200      	movcc	r2, #0
 8014248:	18a3      	adds	r3, r4, r2
 801424a:	50a7      	str	r7, [r4, r2]
 801424c:	b107      	cbz	r7, 8014250 <rshift+0x68>
 801424e:	3304      	adds	r3, #4
 8014250:	1b1a      	subs	r2, r3, r4
 8014252:	42a3      	cmp	r3, r4
 8014254:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014258:	bf08      	it	eq
 801425a:	2300      	moveq	r3, #0
 801425c:	6102      	str	r2, [r0, #16]
 801425e:	bf08      	it	eq
 8014260:	6143      	streq	r3, [r0, #20]
 8014262:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014266:	f8dc c000 	ldr.w	ip, [ip]
 801426a:	fa0c fc08 	lsl.w	ip, ip, r8
 801426e:	ea4c 0707 	orr.w	r7, ip, r7
 8014272:	f849 7b04 	str.w	r7, [r9], #4
 8014276:	f85e 7b04 	ldr.w	r7, [lr], #4
 801427a:	40cf      	lsrs	r7, r1
 801427c:	e7da      	b.n	8014234 <rshift+0x4c>
 801427e:	f851 cb04 	ldr.w	ip, [r1], #4
 8014282:	f847 cf04 	str.w	ip, [r7, #4]!
 8014286:	e7c3      	b.n	8014210 <rshift+0x28>
 8014288:	4623      	mov	r3, r4
 801428a:	e7e1      	b.n	8014250 <rshift+0x68>

0801428c <__hexdig_fun>:
 801428c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014290:	2b09      	cmp	r3, #9
 8014292:	d802      	bhi.n	801429a <__hexdig_fun+0xe>
 8014294:	3820      	subs	r0, #32
 8014296:	b2c0      	uxtb	r0, r0
 8014298:	4770      	bx	lr
 801429a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801429e:	2b05      	cmp	r3, #5
 80142a0:	d801      	bhi.n	80142a6 <__hexdig_fun+0x1a>
 80142a2:	3847      	subs	r0, #71	; 0x47
 80142a4:	e7f7      	b.n	8014296 <__hexdig_fun+0xa>
 80142a6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80142aa:	2b05      	cmp	r3, #5
 80142ac:	d801      	bhi.n	80142b2 <__hexdig_fun+0x26>
 80142ae:	3827      	subs	r0, #39	; 0x27
 80142b0:	e7f1      	b.n	8014296 <__hexdig_fun+0xa>
 80142b2:	2000      	movs	r0, #0
 80142b4:	4770      	bx	lr
	...

080142b8 <__gethex>:
 80142b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142bc:	4617      	mov	r7, r2
 80142be:	680a      	ldr	r2, [r1, #0]
 80142c0:	b085      	sub	sp, #20
 80142c2:	f102 0b02 	add.w	fp, r2, #2
 80142c6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80142ca:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80142ce:	4681      	mov	r9, r0
 80142d0:	468a      	mov	sl, r1
 80142d2:	9302      	str	r3, [sp, #8]
 80142d4:	32fe      	adds	r2, #254	; 0xfe
 80142d6:	eb02 030b 	add.w	r3, r2, fp
 80142da:	46d8      	mov	r8, fp
 80142dc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80142e0:	9301      	str	r3, [sp, #4]
 80142e2:	2830      	cmp	r0, #48	; 0x30
 80142e4:	d0f7      	beq.n	80142d6 <__gethex+0x1e>
 80142e6:	f7ff ffd1 	bl	801428c <__hexdig_fun>
 80142ea:	4604      	mov	r4, r0
 80142ec:	2800      	cmp	r0, #0
 80142ee:	d138      	bne.n	8014362 <__gethex+0xaa>
 80142f0:	49a7      	ldr	r1, [pc, #668]	; (8014590 <__gethex+0x2d8>)
 80142f2:	2201      	movs	r2, #1
 80142f4:	4640      	mov	r0, r8
 80142f6:	f7ff ff17 	bl	8014128 <strncmp>
 80142fa:	4606      	mov	r6, r0
 80142fc:	2800      	cmp	r0, #0
 80142fe:	d169      	bne.n	80143d4 <__gethex+0x11c>
 8014300:	f898 0001 	ldrb.w	r0, [r8, #1]
 8014304:	465d      	mov	r5, fp
 8014306:	f7ff ffc1 	bl	801428c <__hexdig_fun>
 801430a:	2800      	cmp	r0, #0
 801430c:	d064      	beq.n	80143d8 <__gethex+0x120>
 801430e:	465a      	mov	r2, fp
 8014310:	7810      	ldrb	r0, [r2, #0]
 8014312:	2830      	cmp	r0, #48	; 0x30
 8014314:	4690      	mov	r8, r2
 8014316:	f102 0201 	add.w	r2, r2, #1
 801431a:	d0f9      	beq.n	8014310 <__gethex+0x58>
 801431c:	f7ff ffb6 	bl	801428c <__hexdig_fun>
 8014320:	2301      	movs	r3, #1
 8014322:	fab0 f480 	clz	r4, r0
 8014326:	0964      	lsrs	r4, r4, #5
 8014328:	465e      	mov	r6, fp
 801432a:	9301      	str	r3, [sp, #4]
 801432c:	4642      	mov	r2, r8
 801432e:	4615      	mov	r5, r2
 8014330:	3201      	adds	r2, #1
 8014332:	7828      	ldrb	r0, [r5, #0]
 8014334:	f7ff ffaa 	bl	801428c <__hexdig_fun>
 8014338:	2800      	cmp	r0, #0
 801433a:	d1f8      	bne.n	801432e <__gethex+0x76>
 801433c:	4994      	ldr	r1, [pc, #592]	; (8014590 <__gethex+0x2d8>)
 801433e:	2201      	movs	r2, #1
 8014340:	4628      	mov	r0, r5
 8014342:	f7ff fef1 	bl	8014128 <strncmp>
 8014346:	b978      	cbnz	r0, 8014368 <__gethex+0xb0>
 8014348:	b946      	cbnz	r6, 801435c <__gethex+0xa4>
 801434a:	1c6e      	adds	r6, r5, #1
 801434c:	4632      	mov	r2, r6
 801434e:	4615      	mov	r5, r2
 8014350:	3201      	adds	r2, #1
 8014352:	7828      	ldrb	r0, [r5, #0]
 8014354:	f7ff ff9a 	bl	801428c <__hexdig_fun>
 8014358:	2800      	cmp	r0, #0
 801435a:	d1f8      	bne.n	801434e <__gethex+0x96>
 801435c:	1b73      	subs	r3, r6, r5
 801435e:	009e      	lsls	r6, r3, #2
 8014360:	e004      	b.n	801436c <__gethex+0xb4>
 8014362:	2400      	movs	r4, #0
 8014364:	4626      	mov	r6, r4
 8014366:	e7e1      	b.n	801432c <__gethex+0x74>
 8014368:	2e00      	cmp	r6, #0
 801436a:	d1f7      	bne.n	801435c <__gethex+0xa4>
 801436c:	782b      	ldrb	r3, [r5, #0]
 801436e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014372:	2b50      	cmp	r3, #80	; 0x50
 8014374:	d13d      	bne.n	80143f2 <__gethex+0x13a>
 8014376:	786b      	ldrb	r3, [r5, #1]
 8014378:	2b2b      	cmp	r3, #43	; 0x2b
 801437a:	d02f      	beq.n	80143dc <__gethex+0x124>
 801437c:	2b2d      	cmp	r3, #45	; 0x2d
 801437e:	d031      	beq.n	80143e4 <__gethex+0x12c>
 8014380:	1c69      	adds	r1, r5, #1
 8014382:	f04f 0b00 	mov.w	fp, #0
 8014386:	7808      	ldrb	r0, [r1, #0]
 8014388:	f7ff ff80 	bl	801428c <__hexdig_fun>
 801438c:	1e42      	subs	r2, r0, #1
 801438e:	b2d2      	uxtb	r2, r2
 8014390:	2a18      	cmp	r2, #24
 8014392:	d82e      	bhi.n	80143f2 <__gethex+0x13a>
 8014394:	f1a0 0210 	sub.w	r2, r0, #16
 8014398:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801439c:	f7ff ff76 	bl	801428c <__hexdig_fun>
 80143a0:	f100 3cff 	add.w	ip, r0, #4294967295
 80143a4:	fa5f fc8c 	uxtb.w	ip, ip
 80143a8:	f1bc 0f18 	cmp.w	ip, #24
 80143ac:	d91d      	bls.n	80143ea <__gethex+0x132>
 80143ae:	f1bb 0f00 	cmp.w	fp, #0
 80143b2:	d000      	beq.n	80143b6 <__gethex+0xfe>
 80143b4:	4252      	negs	r2, r2
 80143b6:	4416      	add	r6, r2
 80143b8:	f8ca 1000 	str.w	r1, [sl]
 80143bc:	b1dc      	cbz	r4, 80143f6 <__gethex+0x13e>
 80143be:	9b01      	ldr	r3, [sp, #4]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	bf14      	ite	ne
 80143c4:	f04f 0800 	movne.w	r8, #0
 80143c8:	f04f 0806 	moveq.w	r8, #6
 80143cc:	4640      	mov	r0, r8
 80143ce:	b005      	add	sp, #20
 80143d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143d4:	4645      	mov	r5, r8
 80143d6:	4626      	mov	r6, r4
 80143d8:	2401      	movs	r4, #1
 80143da:	e7c7      	b.n	801436c <__gethex+0xb4>
 80143dc:	f04f 0b00 	mov.w	fp, #0
 80143e0:	1ca9      	adds	r1, r5, #2
 80143e2:	e7d0      	b.n	8014386 <__gethex+0xce>
 80143e4:	f04f 0b01 	mov.w	fp, #1
 80143e8:	e7fa      	b.n	80143e0 <__gethex+0x128>
 80143ea:	230a      	movs	r3, #10
 80143ec:	fb03 0002 	mla	r0, r3, r2, r0
 80143f0:	e7d0      	b.n	8014394 <__gethex+0xdc>
 80143f2:	4629      	mov	r1, r5
 80143f4:	e7e0      	b.n	80143b8 <__gethex+0x100>
 80143f6:	eba5 0308 	sub.w	r3, r5, r8
 80143fa:	3b01      	subs	r3, #1
 80143fc:	4621      	mov	r1, r4
 80143fe:	2b07      	cmp	r3, #7
 8014400:	dc0a      	bgt.n	8014418 <__gethex+0x160>
 8014402:	4648      	mov	r0, r9
 8014404:	f7fe f946 	bl	8012694 <_Balloc>
 8014408:	4604      	mov	r4, r0
 801440a:	b940      	cbnz	r0, 801441e <__gethex+0x166>
 801440c:	4b61      	ldr	r3, [pc, #388]	; (8014594 <__gethex+0x2dc>)
 801440e:	4602      	mov	r2, r0
 8014410:	21e4      	movs	r1, #228	; 0xe4
 8014412:	4861      	ldr	r0, [pc, #388]	; (8014598 <__gethex+0x2e0>)
 8014414:	f7ff feb4 	bl	8014180 <__assert_func>
 8014418:	3101      	adds	r1, #1
 801441a:	105b      	asrs	r3, r3, #1
 801441c:	e7ef      	b.n	80143fe <__gethex+0x146>
 801441e:	f100 0a14 	add.w	sl, r0, #20
 8014422:	2300      	movs	r3, #0
 8014424:	495a      	ldr	r1, [pc, #360]	; (8014590 <__gethex+0x2d8>)
 8014426:	f8cd a004 	str.w	sl, [sp, #4]
 801442a:	469b      	mov	fp, r3
 801442c:	45a8      	cmp	r8, r5
 801442e:	d342      	bcc.n	80144b6 <__gethex+0x1fe>
 8014430:	9801      	ldr	r0, [sp, #4]
 8014432:	f840 bb04 	str.w	fp, [r0], #4
 8014436:	eba0 000a 	sub.w	r0, r0, sl
 801443a:	1080      	asrs	r0, r0, #2
 801443c:	6120      	str	r0, [r4, #16]
 801443e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8014442:	4658      	mov	r0, fp
 8014444:	f7fe fa18 	bl	8012878 <__hi0bits>
 8014448:	683d      	ldr	r5, [r7, #0]
 801444a:	eba8 0000 	sub.w	r0, r8, r0
 801444e:	42a8      	cmp	r0, r5
 8014450:	dd59      	ble.n	8014506 <__gethex+0x24e>
 8014452:	eba0 0805 	sub.w	r8, r0, r5
 8014456:	4641      	mov	r1, r8
 8014458:	4620      	mov	r0, r4
 801445a:	f7fe fda7 	bl	8012fac <__any_on>
 801445e:	4683      	mov	fp, r0
 8014460:	b1b8      	cbz	r0, 8014492 <__gethex+0x1da>
 8014462:	f108 33ff 	add.w	r3, r8, #4294967295
 8014466:	1159      	asrs	r1, r3, #5
 8014468:	f003 021f 	and.w	r2, r3, #31
 801446c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014470:	f04f 0b01 	mov.w	fp, #1
 8014474:	fa0b f202 	lsl.w	r2, fp, r2
 8014478:	420a      	tst	r2, r1
 801447a:	d00a      	beq.n	8014492 <__gethex+0x1da>
 801447c:	455b      	cmp	r3, fp
 801447e:	dd06      	ble.n	801448e <__gethex+0x1d6>
 8014480:	f1a8 0102 	sub.w	r1, r8, #2
 8014484:	4620      	mov	r0, r4
 8014486:	f7fe fd91 	bl	8012fac <__any_on>
 801448a:	2800      	cmp	r0, #0
 801448c:	d138      	bne.n	8014500 <__gethex+0x248>
 801448e:	f04f 0b02 	mov.w	fp, #2
 8014492:	4641      	mov	r1, r8
 8014494:	4620      	mov	r0, r4
 8014496:	f7ff fea7 	bl	80141e8 <rshift>
 801449a:	4446      	add	r6, r8
 801449c:	68bb      	ldr	r3, [r7, #8]
 801449e:	42b3      	cmp	r3, r6
 80144a0:	da41      	bge.n	8014526 <__gethex+0x26e>
 80144a2:	4621      	mov	r1, r4
 80144a4:	4648      	mov	r0, r9
 80144a6:	f7fe f935 	bl	8012714 <_Bfree>
 80144aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80144ac:	2300      	movs	r3, #0
 80144ae:	6013      	str	r3, [r2, #0]
 80144b0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80144b4:	e78a      	b.n	80143cc <__gethex+0x114>
 80144b6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80144ba:	2a2e      	cmp	r2, #46	; 0x2e
 80144bc:	d014      	beq.n	80144e8 <__gethex+0x230>
 80144be:	2b20      	cmp	r3, #32
 80144c0:	d106      	bne.n	80144d0 <__gethex+0x218>
 80144c2:	9b01      	ldr	r3, [sp, #4]
 80144c4:	f843 bb04 	str.w	fp, [r3], #4
 80144c8:	f04f 0b00 	mov.w	fp, #0
 80144cc:	9301      	str	r3, [sp, #4]
 80144ce:	465b      	mov	r3, fp
 80144d0:	7828      	ldrb	r0, [r5, #0]
 80144d2:	9303      	str	r3, [sp, #12]
 80144d4:	f7ff feda 	bl	801428c <__hexdig_fun>
 80144d8:	9b03      	ldr	r3, [sp, #12]
 80144da:	f000 000f 	and.w	r0, r0, #15
 80144de:	4098      	lsls	r0, r3
 80144e0:	ea4b 0b00 	orr.w	fp, fp, r0
 80144e4:	3304      	adds	r3, #4
 80144e6:	e7a1      	b.n	801442c <__gethex+0x174>
 80144e8:	45a8      	cmp	r8, r5
 80144ea:	d8e8      	bhi.n	80144be <__gethex+0x206>
 80144ec:	2201      	movs	r2, #1
 80144ee:	4628      	mov	r0, r5
 80144f0:	9303      	str	r3, [sp, #12]
 80144f2:	f7ff fe19 	bl	8014128 <strncmp>
 80144f6:	4926      	ldr	r1, [pc, #152]	; (8014590 <__gethex+0x2d8>)
 80144f8:	9b03      	ldr	r3, [sp, #12]
 80144fa:	2800      	cmp	r0, #0
 80144fc:	d1df      	bne.n	80144be <__gethex+0x206>
 80144fe:	e795      	b.n	801442c <__gethex+0x174>
 8014500:	f04f 0b03 	mov.w	fp, #3
 8014504:	e7c5      	b.n	8014492 <__gethex+0x1da>
 8014506:	da0b      	bge.n	8014520 <__gethex+0x268>
 8014508:	eba5 0800 	sub.w	r8, r5, r0
 801450c:	4621      	mov	r1, r4
 801450e:	4642      	mov	r2, r8
 8014510:	4648      	mov	r0, r9
 8014512:	f7fe fb19 	bl	8012b48 <__lshift>
 8014516:	eba6 0608 	sub.w	r6, r6, r8
 801451a:	4604      	mov	r4, r0
 801451c:	f100 0a14 	add.w	sl, r0, #20
 8014520:	f04f 0b00 	mov.w	fp, #0
 8014524:	e7ba      	b.n	801449c <__gethex+0x1e4>
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	42b3      	cmp	r3, r6
 801452a:	dd73      	ble.n	8014614 <__gethex+0x35c>
 801452c:	1b9e      	subs	r6, r3, r6
 801452e:	42b5      	cmp	r5, r6
 8014530:	dc34      	bgt.n	801459c <__gethex+0x2e4>
 8014532:	68fb      	ldr	r3, [r7, #12]
 8014534:	2b02      	cmp	r3, #2
 8014536:	d023      	beq.n	8014580 <__gethex+0x2c8>
 8014538:	2b03      	cmp	r3, #3
 801453a:	d025      	beq.n	8014588 <__gethex+0x2d0>
 801453c:	2b01      	cmp	r3, #1
 801453e:	d115      	bne.n	801456c <__gethex+0x2b4>
 8014540:	42b5      	cmp	r5, r6
 8014542:	d113      	bne.n	801456c <__gethex+0x2b4>
 8014544:	2d01      	cmp	r5, #1
 8014546:	d10b      	bne.n	8014560 <__gethex+0x2a8>
 8014548:	9a02      	ldr	r2, [sp, #8]
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	6013      	str	r3, [r2, #0]
 801454e:	2301      	movs	r3, #1
 8014550:	6123      	str	r3, [r4, #16]
 8014552:	f8ca 3000 	str.w	r3, [sl]
 8014556:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014558:	f04f 0862 	mov.w	r8, #98	; 0x62
 801455c:	601c      	str	r4, [r3, #0]
 801455e:	e735      	b.n	80143cc <__gethex+0x114>
 8014560:	1e69      	subs	r1, r5, #1
 8014562:	4620      	mov	r0, r4
 8014564:	f7fe fd22 	bl	8012fac <__any_on>
 8014568:	2800      	cmp	r0, #0
 801456a:	d1ed      	bne.n	8014548 <__gethex+0x290>
 801456c:	4621      	mov	r1, r4
 801456e:	4648      	mov	r0, r9
 8014570:	f7fe f8d0 	bl	8012714 <_Bfree>
 8014574:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014576:	2300      	movs	r3, #0
 8014578:	6013      	str	r3, [r2, #0]
 801457a:	f04f 0850 	mov.w	r8, #80	; 0x50
 801457e:	e725      	b.n	80143cc <__gethex+0x114>
 8014580:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014582:	2b00      	cmp	r3, #0
 8014584:	d1f2      	bne.n	801456c <__gethex+0x2b4>
 8014586:	e7df      	b.n	8014548 <__gethex+0x290>
 8014588:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801458a:	2b00      	cmp	r3, #0
 801458c:	d1dc      	bne.n	8014548 <__gethex+0x290>
 801458e:	e7ed      	b.n	801456c <__gethex+0x2b4>
 8014590:	0801528c 	.word	0x0801528c
 8014594:	0801511f 	.word	0x0801511f
 8014598:	08015436 	.word	0x08015436
 801459c:	f106 38ff 	add.w	r8, r6, #4294967295
 80145a0:	f1bb 0f00 	cmp.w	fp, #0
 80145a4:	d133      	bne.n	801460e <__gethex+0x356>
 80145a6:	f1b8 0f00 	cmp.w	r8, #0
 80145aa:	d004      	beq.n	80145b6 <__gethex+0x2fe>
 80145ac:	4641      	mov	r1, r8
 80145ae:	4620      	mov	r0, r4
 80145b0:	f7fe fcfc 	bl	8012fac <__any_on>
 80145b4:	4683      	mov	fp, r0
 80145b6:	ea4f 1268 	mov.w	r2, r8, asr #5
 80145ba:	2301      	movs	r3, #1
 80145bc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80145c0:	f008 081f 	and.w	r8, r8, #31
 80145c4:	fa03 f308 	lsl.w	r3, r3, r8
 80145c8:	4213      	tst	r3, r2
 80145ca:	4631      	mov	r1, r6
 80145cc:	4620      	mov	r0, r4
 80145ce:	bf18      	it	ne
 80145d0:	f04b 0b02 	orrne.w	fp, fp, #2
 80145d4:	1bad      	subs	r5, r5, r6
 80145d6:	f7ff fe07 	bl	80141e8 <rshift>
 80145da:	687e      	ldr	r6, [r7, #4]
 80145dc:	f04f 0802 	mov.w	r8, #2
 80145e0:	f1bb 0f00 	cmp.w	fp, #0
 80145e4:	d04a      	beq.n	801467c <__gethex+0x3c4>
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	2b02      	cmp	r3, #2
 80145ea:	d016      	beq.n	801461a <__gethex+0x362>
 80145ec:	2b03      	cmp	r3, #3
 80145ee:	d018      	beq.n	8014622 <__gethex+0x36a>
 80145f0:	2b01      	cmp	r3, #1
 80145f2:	d109      	bne.n	8014608 <__gethex+0x350>
 80145f4:	f01b 0f02 	tst.w	fp, #2
 80145f8:	d006      	beq.n	8014608 <__gethex+0x350>
 80145fa:	f8da 3000 	ldr.w	r3, [sl]
 80145fe:	ea4b 0b03 	orr.w	fp, fp, r3
 8014602:	f01b 0f01 	tst.w	fp, #1
 8014606:	d10f      	bne.n	8014628 <__gethex+0x370>
 8014608:	f048 0810 	orr.w	r8, r8, #16
 801460c:	e036      	b.n	801467c <__gethex+0x3c4>
 801460e:	f04f 0b01 	mov.w	fp, #1
 8014612:	e7d0      	b.n	80145b6 <__gethex+0x2fe>
 8014614:	f04f 0801 	mov.w	r8, #1
 8014618:	e7e2      	b.n	80145e0 <__gethex+0x328>
 801461a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801461c:	f1c3 0301 	rsb	r3, r3, #1
 8014620:	930f      	str	r3, [sp, #60]	; 0x3c
 8014622:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014624:	2b00      	cmp	r3, #0
 8014626:	d0ef      	beq.n	8014608 <__gethex+0x350>
 8014628:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801462c:	f104 0214 	add.w	r2, r4, #20
 8014630:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8014634:	9301      	str	r3, [sp, #4]
 8014636:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801463a:	2300      	movs	r3, #0
 801463c:	4694      	mov	ip, r2
 801463e:	f852 1b04 	ldr.w	r1, [r2], #4
 8014642:	f1b1 3fff 	cmp.w	r1, #4294967295
 8014646:	d01e      	beq.n	8014686 <__gethex+0x3ce>
 8014648:	3101      	adds	r1, #1
 801464a:	f8cc 1000 	str.w	r1, [ip]
 801464e:	f1b8 0f02 	cmp.w	r8, #2
 8014652:	f104 0214 	add.w	r2, r4, #20
 8014656:	d13d      	bne.n	80146d4 <__gethex+0x41c>
 8014658:	683b      	ldr	r3, [r7, #0]
 801465a:	3b01      	subs	r3, #1
 801465c:	42ab      	cmp	r3, r5
 801465e:	d10b      	bne.n	8014678 <__gethex+0x3c0>
 8014660:	1169      	asrs	r1, r5, #5
 8014662:	2301      	movs	r3, #1
 8014664:	f005 051f 	and.w	r5, r5, #31
 8014668:	fa03 f505 	lsl.w	r5, r3, r5
 801466c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014670:	421d      	tst	r5, r3
 8014672:	bf18      	it	ne
 8014674:	f04f 0801 	movne.w	r8, #1
 8014678:	f048 0820 	orr.w	r8, r8, #32
 801467c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801467e:	601c      	str	r4, [r3, #0]
 8014680:	9b02      	ldr	r3, [sp, #8]
 8014682:	601e      	str	r6, [r3, #0]
 8014684:	e6a2      	b.n	80143cc <__gethex+0x114>
 8014686:	4290      	cmp	r0, r2
 8014688:	f842 3c04 	str.w	r3, [r2, #-4]
 801468c:	d8d6      	bhi.n	801463c <__gethex+0x384>
 801468e:	68a2      	ldr	r2, [r4, #8]
 8014690:	4593      	cmp	fp, r2
 8014692:	db17      	blt.n	80146c4 <__gethex+0x40c>
 8014694:	6861      	ldr	r1, [r4, #4]
 8014696:	4648      	mov	r0, r9
 8014698:	3101      	adds	r1, #1
 801469a:	f7fd fffb 	bl	8012694 <_Balloc>
 801469e:	4682      	mov	sl, r0
 80146a0:	b918      	cbnz	r0, 80146aa <__gethex+0x3f2>
 80146a2:	4b1b      	ldr	r3, [pc, #108]	; (8014710 <__gethex+0x458>)
 80146a4:	4602      	mov	r2, r0
 80146a6:	2184      	movs	r1, #132	; 0x84
 80146a8:	e6b3      	b.n	8014412 <__gethex+0x15a>
 80146aa:	6922      	ldr	r2, [r4, #16]
 80146ac:	3202      	adds	r2, #2
 80146ae:	f104 010c 	add.w	r1, r4, #12
 80146b2:	0092      	lsls	r2, r2, #2
 80146b4:	300c      	adds	r0, #12
 80146b6:	f7fd f85d 	bl	8011774 <memcpy>
 80146ba:	4621      	mov	r1, r4
 80146bc:	4648      	mov	r0, r9
 80146be:	f7fe f829 	bl	8012714 <_Bfree>
 80146c2:	4654      	mov	r4, sl
 80146c4:	6922      	ldr	r2, [r4, #16]
 80146c6:	1c51      	adds	r1, r2, #1
 80146c8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80146cc:	6121      	str	r1, [r4, #16]
 80146ce:	2101      	movs	r1, #1
 80146d0:	6151      	str	r1, [r2, #20]
 80146d2:	e7bc      	b.n	801464e <__gethex+0x396>
 80146d4:	6921      	ldr	r1, [r4, #16]
 80146d6:	4559      	cmp	r1, fp
 80146d8:	dd0b      	ble.n	80146f2 <__gethex+0x43a>
 80146da:	2101      	movs	r1, #1
 80146dc:	4620      	mov	r0, r4
 80146de:	f7ff fd83 	bl	80141e8 <rshift>
 80146e2:	68bb      	ldr	r3, [r7, #8]
 80146e4:	3601      	adds	r6, #1
 80146e6:	42b3      	cmp	r3, r6
 80146e8:	f6ff aedb 	blt.w	80144a2 <__gethex+0x1ea>
 80146ec:	f04f 0801 	mov.w	r8, #1
 80146f0:	e7c2      	b.n	8014678 <__gethex+0x3c0>
 80146f2:	f015 051f 	ands.w	r5, r5, #31
 80146f6:	d0f9      	beq.n	80146ec <__gethex+0x434>
 80146f8:	9b01      	ldr	r3, [sp, #4]
 80146fa:	441a      	add	r2, r3
 80146fc:	f1c5 0520 	rsb	r5, r5, #32
 8014700:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8014704:	f7fe f8b8 	bl	8012878 <__hi0bits>
 8014708:	42a8      	cmp	r0, r5
 801470a:	dbe6      	blt.n	80146da <__gethex+0x422>
 801470c:	e7ee      	b.n	80146ec <__gethex+0x434>
 801470e:	bf00      	nop
 8014710:	0801511f 	.word	0x0801511f

08014714 <L_shift>:
 8014714:	f1c2 0208 	rsb	r2, r2, #8
 8014718:	0092      	lsls	r2, r2, #2
 801471a:	b570      	push	{r4, r5, r6, lr}
 801471c:	f1c2 0620 	rsb	r6, r2, #32
 8014720:	6843      	ldr	r3, [r0, #4]
 8014722:	6804      	ldr	r4, [r0, #0]
 8014724:	fa03 f506 	lsl.w	r5, r3, r6
 8014728:	432c      	orrs	r4, r5
 801472a:	40d3      	lsrs	r3, r2
 801472c:	6004      	str	r4, [r0, #0]
 801472e:	f840 3f04 	str.w	r3, [r0, #4]!
 8014732:	4288      	cmp	r0, r1
 8014734:	d3f4      	bcc.n	8014720 <L_shift+0xc>
 8014736:	bd70      	pop	{r4, r5, r6, pc}

08014738 <__match>:
 8014738:	b530      	push	{r4, r5, lr}
 801473a:	6803      	ldr	r3, [r0, #0]
 801473c:	3301      	adds	r3, #1
 801473e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014742:	b914      	cbnz	r4, 801474a <__match+0x12>
 8014744:	6003      	str	r3, [r0, #0]
 8014746:	2001      	movs	r0, #1
 8014748:	bd30      	pop	{r4, r5, pc}
 801474a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801474e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8014752:	2d19      	cmp	r5, #25
 8014754:	bf98      	it	ls
 8014756:	3220      	addls	r2, #32
 8014758:	42a2      	cmp	r2, r4
 801475a:	d0f0      	beq.n	801473e <__match+0x6>
 801475c:	2000      	movs	r0, #0
 801475e:	e7f3      	b.n	8014748 <__match+0x10>

08014760 <__hexnan>:
 8014760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014764:	680b      	ldr	r3, [r1, #0]
 8014766:	6801      	ldr	r1, [r0, #0]
 8014768:	115e      	asrs	r6, r3, #5
 801476a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801476e:	f013 031f 	ands.w	r3, r3, #31
 8014772:	b087      	sub	sp, #28
 8014774:	bf18      	it	ne
 8014776:	3604      	addne	r6, #4
 8014778:	2500      	movs	r5, #0
 801477a:	1f37      	subs	r7, r6, #4
 801477c:	4682      	mov	sl, r0
 801477e:	4690      	mov	r8, r2
 8014780:	9301      	str	r3, [sp, #4]
 8014782:	f846 5c04 	str.w	r5, [r6, #-4]
 8014786:	46b9      	mov	r9, r7
 8014788:	463c      	mov	r4, r7
 801478a:	9502      	str	r5, [sp, #8]
 801478c:	46ab      	mov	fp, r5
 801478e:	784a      	ldrb	r2, [r1, #1]
 8014790:	1c4b      	adds	r3, r1, #1
 8014792:	9303      	str	r3, [sp, #12]
 8014794:	b342      	cbz	r2, 80147e8 <__hexnan+0x88>
 8014796:	4610      	mov	r0, r2
 8014798:	9105      	str	r1, [sp, #20]
 801479a:	9204      	str	r2, [sp, #16]
 801479c:	f7ff fd76 	bl	801428c <__hexdig_fun>
 80147a0:	2800      	cmp	r0, #0
 80147a2:	d14f      	bne.n	8014844 <__hexnan+0xe4>
 80147a4:	9a04      	ldr	r2, [sp, #16]
 80147a6:	9905      	ldr	r1, [sp, #20]
 80147a8:	2a20      	cmp	r2, #32
 80147aa:	d818      	bhi.n	80147de <__hexnan+0x7e>
 80147ac:	9b02      	ldr	r3, [sp, #8]
 80147ae:	459b      	cmp	fp, r3
 80147b0:	dd13      	ble.n	80147da <__hexnan+0x7a>
 80147b2:	454c      	cmp	r4, r9
 80147b4:	d206      	bcs.n	80147c4 <__hexnan+0x64>
 80147b6:	2d07      	cmp	r5, #7
 80147b8:	dc04      	bgt.n	80147c4 <__hexnan+0x64>
 80147ba:	462a      	mov	r2, r5
 80147bc:	4649      	mov	r1, r9
 80147be:	4620      	mov	r0, r4
 80147c0:	f7ff ffa8 	bl	8014714 <L_shift>
 80147c4:	4544      	cmp	r4, r8
 80147c6:	d950      	bls.n	801486a <__hexnan+0x10a>
 80147c8:	2300      	movs	r3, #0
 80147ca:	f1a4 0904 	sub.w	r9, r4, #4
 80147ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80147d2:	f8cd b008 	str.w	fp, [sp, #8]
 80147d6:	464c      	mov	r4, r9
 80147d8:	461d      	mov	r5, r3
 80147da:	9903      	ldr	r1, [sp, #12]
 80147dc:	e7d7      	b.n	801478e <__hexnan+0x2e>
 80147de:	2a29      	cmp	r2, #41	; 0x29
 80147e0:	d155      	bne.n	801488e <__hexnan+0x12e>
 80147e2:	3102      	adds	r1, #2
 80147e4:	f8ca 1000 	str.w	r1, [sl]
 80147e8:	f1bb 0f00 	cmp.w	fp, #0
 80147ec:	d04f      	beq.n	801488e <__hexnan+0x12e>
 80147ee:	454c      	cmp	r4, r9
 80147f0:	d206      	bcs.n	8014800 <__hexnan+0xa0>
 80147f2:	2d07      	cmp	r5, #7
 80147f4:	dc04      	bgt.n	8014800 <__hexnan+0xa0>
 80147f6:	462a      	mov	r2, r5
 80147f8:	4649      	mov	r1, r9
 80147fa:	4620      	mov	r0, r4
 80147fc:	f7ff ff8a 	bl	8014714 <L_shift>
 8014800:	4544      	cmp	r4, r8
 8014802:	d934      	bls.n	801486e <__hexnan+0x10e>
 8014804:	f1a8 0204 	sub.w	r2, r8, #4
 8014808:	4623      	mov	r3, r4
 801480a:	f853 1b04 	ldr.w	r1, [r3], #4
 801480e:	f842 1f04 	str.w	r1, [r2, #4]!
 8014812:	429f      	cmp	r7, r3
 8014814:	d2f9      	bcs.n	801480a <__hexnan+0xaa>
 8014816:	1b3b      	subs	r3, r7, r4
 8014818:	f023 0303 	bic.w	r3, r3, #3
 801481c:	3304      	adds	r3, #4
 801481e:	3e03      	subs	r6, #3
 8014820:	3401      	adds	r4, #1
 8014822:	42a6      	cmp	r6, r4
 8014824:	bf38      	it	cc
 8014826:	2304      	movcc	r3, #4
 8014828:	4443      	add	r3, r8
 801482a:	2200      	movs	r2, #0
 801482c:	f843 2b04 	str.w	r2, [r3], #4
 8014830:	429f      	cmp	r7, r3
 8014832:	d2fb      	bcs.n	801482c <__hexnan+0xcc>
 8014834:	683b      	ldr	r3, [r7, #0]
 8014836:	b91b      	cbnz	r3, 8014840 <__hexnan+0xe0>
 8014838:	4547      	cmp	r7, r8
 801483a:	d126      	bne.n	801488a <__hexnan+0x12a>
 801483c:	2301      	movs	r3, #1
 801483e:	603b      	str	r3, [r7, #0]
 8014840:	2005      	movs	r0, #5
 8014842:	e025      	b.n	8014890 <__hexnan+0x130>
 8014844:	3501      	adds	r5, #1
 8014846:	2d08      	cmp	r5, #8
 8014848:	f10b 0b01 	add.w	fp, fp, #1
 801484c:	dd06      	ble.n	801485c <__hexnan+0xfc>
 801484e:	4544      	cmp	r4, r8
 8014850:	d9c3      	bls.n	80147da <__hexnan+0x7a>
 8014852:	2300      	movs	r3, #0
 8014854:	f844 3c04 	str.w	r3, [r4, #-4]
 8014858:	2501      	movs	r5, #1
 801485a:	3c04      	subs	r4, #4
 801485c:	6822      	ldr	r2, [r4, #0]
 801485e:	f000 000f 	and.w	r0, r0, #15
 8014862:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014866:	6020      	str	r0, [r4, #0]
 8014868:	e7b7      	b.n	80147da <__hexnan+0x7a>
 801486a:	2508      	movs	r5, #8
 801486c:	e7b5      	b.n	80147da <__hexnan+0x7a>
 801486e:	9b01      	ldr	r3, [sp, #4]
 8014870:	2b00      	cmp	r3, #0
 8014872:	d0df      	beq.n	8014834 <__hexnan+0xd4>
 8014874:	f1c3 0320 	rsb	r3, r3, #32
 8014878:	f04f 32ff 	mov.w	r2, #4294967295
 801487c:	40da      	lsrs	r2, r3
 801487e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8014882:	4013      	ands	r3, r2
 8014884:	f846 3c04 	str.w	r3, [r6, #-4]
 8014888:	e7d4      	b.n	8014834 <__hexnan+0xd4>
 801488a:	3f04      	subs	r7, #4
 801488c:	e7d2      	b.n	8014834 <__hexnan+0xd4>
 801488e:	2004      	movs	r0, #4
 8014890:	b007      	add	sp, #28
 8014892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014896 <__ascii_mbtowc>:
 8014896:	b082      	sub	sp, #8
 8014898:	b901      	cbnz	r1, 801489c <__ascii_mbtowc+0x6>
 801489a:	a901      	add	r1, sp, #4
 801489c:	b142      	cbz	r2, 80148b0 <__ascii_mbtowc+0x1a>
 801489e:	b14b      	cbz	r3, 80148b4 <__ascii_mbtowc+0x1e>
 80148a0:	7813      	ldrb	r3, [r2, #0]
 80148a2:	600b      	str	r3, [r1, #0]
 80148a4:	7812      	ldrb	r2, [r2, #0]
 80148a6:	1e10      	subs	r0, r2, #0
 80148a8:	bf18      	it	ne
 80148aa:	2001      	movne	r0, #1
 80148ac:	b002      	add	sp, #8
 80148ae:	4770      	bx	lr
 80148b0:	4610      	mov	r0, r2
 80148b2:	e7fb      	b.n	80148ac <__ascii_mbtowc+0x16>
 80148b4:	f06f 0001 	mvn.w	r0, #1
 80148b8:	e7f8      	b.n	80148ac <__ascii_mbtowc+0x16>

080148ba <_realloc_r>:
 80148ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148be:	4680      	mov	r8, r0
 80148c0:	4614      	mov	r4, r2
 80148c2:	460e      	mov	r6, r1
 80148c4:	b921      	cbnz	r1, 80148d0 <_realloc_r+0x16>
 80148c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80148ca:	4611      	mov	r1, r2
 80148cc:	f7fd be56 	b.w	801257c <_malloc_r>
 80148d0:	b92a      	cbnz	r2, 80148de <_realloc_r+0x24>
 80148d2:	f7fd fddf 	bl	8012494 <_free_r>
 80148d6:	4625      	mov	r5, r4
 80148d8:	4628      	mov	r0, r5
 80148da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148de:	f000 f842 	bl	8014966 <_malloc_usable_size_r>
 80148e2:	4284      	cmp	r4, r0
 80148e4:	4607      	mov	r7, r0
 80148e6:	d802      	bhi.n	80148ee <_realloc_r+0x34>
 80148e8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80148ec:	d812      	bhi.n	8014914 <_realloc_r+0x5a>
 80148ee:	4621      	mov	r1, r4
 80148f0:	4640      	mov	r0, r8
 80148f2:	f7fd fe43 	bl	801257c <_malloc_r>
 80148f6:	4605      	mov	r5, r0
 80148f8:	2800      	cmp	r0, #0
 80148fa:	d0ed      	beq.n	80148d8 <_realloc_r+0x1e>
 80148fc:	42bc      	cmp	r4, r7
 80148fe:	4622      	mov	r2, r4
 8014900:	4631      	mov	r1, r6
 8014902:	bf28      	it	cs
 8014904:	463a      	movcs	r2, r7
 8014906:	f7fc ff35 	bl	8011774 <memcpy>
 801490a:	4631      	mov	r1, r6
 801490c:	4640      	mov	r0, r8
 801490e:	f7fd fdc1 	bl	8012494 <_free_r>
 8014912:	e7e1      	b.n	80148d8 <_realloc_r+0x1e>
 8014914:	4635      	mov	r5, r6
 8014916:	e7df      	b.n	80148d8 <_realloc_r+0x1e>

08014918 <__ascii_wctomb>:
 8014918:	b149      	cbz	r1, 801492e <__ascii_wctomb+0x16>
 801491a:	2aff      	cmp	r2, #255	; 0xff
 801491c:	bf85      	ittet	hi
 801491e:	238a      	movhi	r3, #138	; 0x8a
 8014920:	6003      	strhi	r3, [r0, #0]
 8014922:	700a      	strbls	r2, [r1, #0]
 8014924:	f04f 30ff 	movhi.w	r0, #4294967295
 8014928:	bf98      	it	ls
 801492a:	2001      	movls	r0, #1
 801492c:	4770      	bx	lr
 801492e:	4608      	mov	r0, r1
 8014930:	4770      	bx	lr
	...

08014934 <fiprintf>:
 8014934:	b40e      	push	{r1, r2, r3}
 8014936:	b503      	push	{r0, r1, lr}
 8014938:	4601      	mov	r1, r0
 801493a:	ab03      	add	r3, sp, #12
 801493c:	4805      	ldr	r0, [pc, #20]	; (8014954 <fiprintf+0x20>)
 801493e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014942:	6800      	ldr	r0, [r0, #0]
 8014944:	9301      	str	r3, [sp, #4]
 8014946:	f000 f83f 	bl	80149c8 <_vfiprintf_r>
 801494a:	b002      	add	sp, #8
 801494c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014950:	b003      	add	sp, #12
 8014952:	4770      	bx	lr
 8014954:	20000164 	.word	0x20000164

08014958 <abort>:
 8014958:	b508      	push	{r3, lr}
 801495a:	2006      	movs	r0, #6
 801495c:	f000 fa0c 	bl	8014d78 <raise>
 8014960:	2001      	movs	r0, #1
 8014962:	f7ed f873 	bl	8001a4c <_exit>

08014966 <_malloc_usable_size_r>:
 8014966:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801496a:	1f18      	subs	r0, r3, #4
 801496c:	2b00      	cmp	r3, #0
 801496e:	bfbc      	itt	lt
 8014970:	580b      	ldrlt	r3, [r1, r0]
 8014972:	18c0      	addlt	r0, r0, r3
 8014974:	4770      	bx	lr

08014976 <__sfputc_r>:
 8014976:	6893      	ldr	r3, [r2, #8]
 8014978:	3b01      	subs	r3, #1
 801497a:	2b00      	cmp	r3, #0
 801497c:	b410      	push	{r4}
 801497e:	6093      	str	r3, [r2, #8]
 8014980:	da08      	bge.n	8014994 <__sfputc_r+0x1e>
 8014982:	6994      	ldr	r4, [r2, #24]
 8014984:	42a3      	cmp	r3, r4
 8014986:	db01      	blt.n	801498c <__sfputc_r+0x16>
 8014988:	290a      	cmp	r1, #10
 801498a:	d103      	bne.n	8014994 <__sfputc_r+0x1e>
 801498c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014990:	f000 b934 	b.w	8014bfc <__swbuf_r>
 8014994:	6813      	ldr	r3, [r2, #0]
 8014996:	1c58      	adds	r0, r3, #1
 8014998:	6010      	str	r0, [r2, #0]
 801499a:	7019      	strb	r1, [r3, #0]
 801499c:	4608      	mov	r0, r1
 801499e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80149a2:	4770      	bx	lr

080149a4 <__sfputs_r>:
 80149a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80149a6:	4606      	mov	r6, r0
 80149a8:	460f      	mov	r7, r1
 80149aa:	4614      	mov	r4, r2
 80149ac:	18d5      	adds	r5, r2, r3
 80149ae:	42ac      	cmp	r4, r5
 80149b0:	d101      	bne.n	80149b6 <__sfputs_r+0x12>
 80149b2:	2000      	movs	r0, #0
 80149b4:	e007      	b.n	80149c6 <__sfputs_r+0x22>
 80149b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149ba:	463a      	mov	r2, r7
 80149bc:	4630      	mov	r0, r6
 80149be:	f7ff ffda 	bl	8014976 <__sfputc_r>
 80149c2:	1c43      	adds	r3, r0, #1
 80149c4:	d1f3      	bne.n	80149ae <__sfputs_r+0xa>
 80149c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080149c8 <_vfiprintf_r>:
 80149c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149cc:	460d      	mov	r5, r1
 80149ce:	b09d      	sub	sp, #116	; 0x74
 80149d0:	4614      	mov	r4, r2
 80149d2:	4698      	mov	r8, r3
 80149d4:	4606      	mov	r6, r0
 80149d6:	b118      	cbz	r0, 80149e0 <_vfiprintf_r+0x18>
 80149d8:	6a03      	ldr	r3, [r0, #32]
 80149da:	b90b      	cbnz	r3, 80149e0 <_vfiprintf_r+0x18>
 80149dc:	f7fc fd98 	bl	8011510 <__sinit>
 80149e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80149e2:	07d9      	lsls	r1, r3, #31
 80149e4:	d405      	bmi.n	80149f2 <_vfiprintf_r+0x2a>
 80149e6:	89ab      	ldrh	r3, [r5, #12]
 80149e8:	059a      	lsls	r2, r3, #22
 80149ea:	d402      	bmi.n	80149f2 <_vfiprintf_r+0x2a>
 80149ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80149ee:	f7fc febf 	bl	8011770 <__retarget_lock_acquire_recursive>
 80149f2:	89ab      	ldrh	r3, [r5, #12]
 80149f4:	071b      	lsls	r3, r3, #28
 80149f6:	d501      	bpl.n	80149fc <_vfiprintf_r+0x34>
 80149f8:	692b      	ldr	r3, [r5, #16]
 80149fa:	b99b      	cbnz	r3, 8014a24 <_vfiprintf_r+0x5c>
 80149fc:	4629      	mov	r1, r5
 80149fe:	4630      	mov	r0, r6
 8014a00:	f000 f93a 	bl	8014c78 <__swsetup_r>
 8014a04:	b170      	cbz	r0, 8014a24 <_vfiprintf_r+0x5c>
 8014a06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014a08:	07dc      	lsls	r4, r3, #31
 8014a0a:	d504      	bpl.n	8014a16 <_vfiprintf_r+0x4e>
 8014a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8014a10:	b01d      	add	sp, #116	; 0x74
 8014a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a16:	89ab      	ldrh	r3, [r5, #12]
 8014a18:	0598      	lsls	r0, r3, #22
 8014a1a:	d4f7      	bmi.n	8014a0c <_vfiprintf_r+0x44>
 8014a1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014a1e:	f7fc fea8 	bl	8011772 <__retarget_lock_release_recursive>
 8014a22:	e7f3      	b.n	8014a0c <_vfiprintf_r+0x44>
 8014a24:	2300      	movs	r3, #0
 8014a26:	9309      	str	r3, [sp, #36]	; 0x24
 8014a28:	2320      	movs	r3, #32
 8014a2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014a2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8014a32:	2330      	movs	r3, #48	; 0x30
 8014a34:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8014be8 <_vfiprintf_r+0x220>
 8014a38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014a3c:	f04f 0901 	mov.w	r9, #1
 8014a40:	4623      	mov	r3, r4
 8014a42:	469a      	mov	sl, r3
 8014a44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014a48:	b10a      	cbz	r2, 8014a4e <_vfiprintf_r+0x86>
 8014a4a:	2a25      	cmp	r2, #37	; 0x25
 8014a4c:	d1f9      	bne.n	8014a42 <_vfiprintf_r+0x7a>
 8014a4e:	ebba 0b04 	subs.w	fp, sl, r4
 8014a52:	d00b      	beq.n	8014a6c <_vfiprintf_r+0xa4>
 8014a54:	465b      	mov	r3, fp
 8014a56:	4622      	mov	r2, r4
 8014a58:	4629      	mov	r1, r5
 8014a5a:	4630      	mov	r0, r6
 8014a5c:	f7ff ffa2 	bl	80149a4 <__sfputs_r>
 8014a60:	3001      	adds	r0, #1
 8014a62:	f000 80a9 	beq.w	8014bb8 <_vfiprintf_r+0x1f0>
 8014a66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014a68:	445a      	add	r2, fp
 8014a6a:	9209      	str	r2, [sp, #36]	; 0x24
 8014a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	f000 80a1 	beq.w	8014bb8 <_vfiprintf_r+0x1f0>
 8014a76:	2300      	movs	r3, #0
 8014a78:	f04f 32ff 	mov.w	r2, #4294967295
 8014a7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014a80:	f10a 0a01 	add.w	sl, sl, #1
 8014a84:	9304      	str	r3, [sp, #16]
 8014a86:	9307      	str	r3, [sp, #28]
 8014a88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014a8c:	931a      	str	r3, [sp, #104]	; 0x68
 8014a8e:	4654      	mov	r4, sl
 8014a90:	2205      	movs	r2, #5
 8014a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014a96:	4854      	ldr	r0, [pc, #336]	; (8014be8 <_vfiprintf_r+0x220>)
 8014a98:	f7eb fb9a 	bl	80001d0 <memchr>
 8014a9c:	9a04      	ldr	r2, [sp, #16]
 8014a9e:	b9d8      	cbnz	r0, 8014ad8 <_vfiprintf_r+0x110>
 8014aa0:	06d1      	lsls	r1, r2, #27
 8014aa2:	bf44      	itt	mi
 8014aa4:	2320      	movmi	r3, #32
 8014aa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014aaa:	0713      	lsls	r3, r2, #28
 8014aac:	bf44      	itt	mi
 8014aae:	232b      	movmi	r3, #43	; 0x2b
 8014ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014ab4:	f89a 3000 	ldrb.w	r3, [sl]
 8014ab8:	2b2a      	cmp	r3, #42	; 0x2a
 8014aba:	d015      	beq.n	8014ae8 <_vfiprintf_r+0x120>
 8014abc:	9a07      	ldr	r2, [sp, #28]
 8014abe:	4654      	mov	r4, sl
 8014ac0:	2000      	movs	r0, #0
 8014ac2:	f04f 0c0a 	mov.w	ip, #10
 8014ac6:	4621      	mov	r1, r4
 8014ac8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014acc:	3b30      	subs	r3, #48	; 0x30
 8014ace:	2b09      	cmp	r3, #9
 8014ad0:	d94d      	bls.n	8014b6e <_vfiprintf_r+0x1a6>
 8014ad2:	b1b0      	cbz	r0, 8014b02 <_vfiprintf_r+0x13a>
 8014ad4:	9207      	str	r2, [sp, #28]
 8014ad6:	e014      	b.n	8014b02 <_vfiprintf_r+0x13a>
 8014ad8:	eba0 0308 	sub.w	r3, r0, r8
 8014adc:	fa09 f303 	lsl.w	r3, r9, r3
 8014ae0:	4313      	orrs	r3, r2
 8014ae2:	9304      	str	r3, [sp, #16]
 8014ae4:	46a2      	mov	sl, r4
 8014ae6:	e7d2      	b.n	8014a8e <_vfiprintf_r+0xc6>
 8014ae8:	9b03      	ldr	r3, [sp, #12]
 8014aea:	1d19      	adds	r1, r3, #4
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	9103      	str	r1, [sp, #12]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	bfbb      	ittet	lt
 8014af4:	425b      	neglt	r3, r3
 8014af6:	f042 0202 	orrlt.w	r2, r2, #2
 8014afa:	9307      	strge	r3, [sp, #28]
 8014afc:	9307      	strlt	r3, [sp, #28]
 8014afe:	bfb8      	it	lt
 8014b00:	9204      	strlt	r2, [sp, #16]
 8014b02:	7823      	ldrb	r3, [r4, #0]
 8014b04:	2b2e      	cmp	r3, #46	; 0x2e
 8014b06:	d10c      	bne.n	8014b22 <_vfiprintf_r+0x15a>
 8014b08:	7863      	ldrb	r3, [r4, #1]
 8014b0a:	2b2a      	cmp	r3, #42	; 0x2a
 8014b0c:	d134      	bne.n	8014b78 <_vfiprintf_r+0x1b0>
 8014b0e:	9b03      	ldr	r3, [sp, #12]
 8014b10:	1d1a      	adds	r2, r3, #4
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	9203      	str	r2, [sp, #12]
 8014b16:	2b00      	cmp	r3, #0
 8014b18:	bfb8      	it	lt
 8014b1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8014b1e:	3402      	adds	r4, #2
 8014b20:	9305      	str	r3, [sp, #20]
 8014b22:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8014bf8 <_vfiprintf_r+0x230>
 8014b26:	7821      	ldrb	r1, [r4, #0]
 8014b28:	2203      	movs	r2, #3
 8014b2a:	4650      	mov	r0, sl
 8014b2c:	f7eb fb50 	bl	80001d0 <memchr>
 8014b30:	b138      	cbz	r0, 8014b42 <_vfiprintf_r+0x17a>
 8014b32:	9b04      	ldr	r3, [sp, #16]
 8014b34:	eba0 000a 	sub.w	r0, r0, sl
 8014b38:	2240      	movs	r2, #64	; 0x40
 8014b3a:	4082      	lsls	r2, r0
 8014b3c:	4313      	orrs	r3, r2
 8014b3e:	3401      	adds	r4, #1
 8014b40:	9304      	str	r3, [sp, #16]
 8014b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b46:	4829      	ldr	r0, [pc, #164]	; (8014bec <_vfiprintf_r+0x224>)
 8014b48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014b4c:	2206      	movs	r2, #6
 8014b4e:	f7eb fb3f 	bl	80001d0 <memchr>
 8014b52:	2800      	cmp	r0, #0
 8014b54:	d03f      	beq.n	8014bd6 <_vfiprintf_r+0x20e>
 8014b56:	4b26      	ldr	r3, [pc, #152]	; (8014bf0 <_vfiprintf_r+0x228>)
 8014b58:	bb1b      	cbnz	r3, 8014ba2 <_vfiprintf_r+0x1da>
 8014b5a:	9b03      	ldr	r3, [sp, #12]
 8014b5c:	3307      	adds	r3, #7
 8014b5e:	f023 0307 	bic.w	r3, r3, #7
 8014b62:	3308      	adds	r3, #8
 8014b64:	9303      	str	r3, [sp, #12]
 8014b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b68:	443b      	add	r3, r7
 8014b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8014b6c:	e768      	b.n	8014a40 <_vfiprintf_r+0x78>
 8014b6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014b72:	460c      	mov	r4, r1
 8014b74:	2001      	movs	r0, #1
 8014b76:	e7a6      	b.n	8014ac6 <_vfiprintf_r+0xfe>
 8014b78:	2300      	movs	r3, #0
 8014b7a:	3401      	adds	r4, #1
 8014b7c:	9305      	str	r3, [sp, #20]
 8014b7e:	4619      	mov	r1, r3
 8014b80:	f04f 0c0a 	mov.w	ip, #10
 8014b84:	4620      	mov	r0, r4
 8014b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014b8a:	3a30      	subs	r2, #48	; 0x30
 8014b8c:	2a09      	cmp	r2, #9
 8014b8e:	d903      	bls.n	8014b98 <_vfiprintf_r+0x1d0>
 8014b90:	2b00      	cmp	r3, #0
 8014b92:	d0c6      	beq.n	8014b22 <_vfiprintf_r+0x15a>
 8014b94:	9105      	str	r1, [sp, #20]
 8014b96:	e7c4      	b.n	8014b22 <_vfiprintf_r+0x15a>
 8014b98:	fb0c 2101 	mla	r1, ip, r1, r2
 8014b9c:	4604      	mov	r4, r0
 8014b9e:	2301      	movs	r3, #1
 8014ba0:	e7f0      	b.n	8014b84 <_vfiprintf_r+0x1bc>
 8014ba2:	ab03      	add	r3, sp, #12
 8014ba4:	9300      	str	r3, [sp, #0]
 8014ba6:	462a      	mov	r2, r5
 8014ba8:	4b12      	ldr	r3, [pc, #72]	; (8014bf4 <_vfiprintf_r+0x22c>)
 8014baa:	a904      	add	r1, sp, #16
 8014bac:	4630      	mov	r0, r6
 8014bae:	f7fb fe5f 	bl	8010870 <_printf_float>
 8014bb2:	4607      	mov	r7, r0
 8014bb4:	1c78      	adds	r0, r7, #1
 8014bb6:	d1d6      	bne.n	8014b66 <_vfiprintf_r+0x19e>
 8014bb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014bba:	07d9      	lsls	r1, r3, #31
 8014bbc:	d405      	bmi.n	8014bca <_vfiprintf_r+0x202>
 8014bbe:	89ab      	ldrh	r3, [r5, #12]
 8014bc0:	059a      	lsls	r2, r3, #22
 8014bc2:	d402      	bmi.n	8014bca <_vfiprintf_r+0x202>
 8014bc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014bc6:	f7fc fdd4 	bl	8011772 <__retarget_lock_release_recursive>
 8014bca:	89ab      	ldrh	r3, [r5, #12]
 8014bcc:	065b      	lsls	r3, r3, #25
 8014bce:	f53f af1d 	bmi.w	8014a0c <_vfiprintf_r+0x44>
 8014bd2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014bd4:	e71c      	b.n	8014a10 <_vfiprintf_r+0x48>
 8014bd6:	ab03      	add	r3, sp, #12
 8014bd8:	9300      	str	r3, [sp, #0]
 8014bda:	462a      	mov	r2, r5
 8014bdc:	4b05      	ldr	r3, [pc, #20]	; (8014bf4 <_vfiprintf_r+0x22c>)
 8014bde:	a904      	add	r1, sp, #16
 8014be0:	4630      	mov	r0, r6
 8014be2:	f7fc f8e9 	bl	8010db8 <_printf_i>
 8014be6:	e7e4      	b.n	8014bb2 <_vfiprintf_r+0x1ea>
 8014be8:	080153e1 	.word	0x080153e1
 8014bec:	080153eb 	.word	0x080153eb
 8014bf0:	08010871 	.word	0x08010871
 8014bf4:	080149a5 	.word	0x080149a5
 8014bf8:	080153e7 	.word	0x080153e7

08014bfc <__swbuf_r>:
 8014bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014bfe:	460e      	mov	r6, r1
 8014c00:	4614      	mov	r4, r2
 8014c02:	4605      	mov	r5, r0
 8014c04:	b118      	cbz	r0, 8014c0e <__swbuf_r+0x12>
 8014c06:	6a03      	ldr	r3, [r0, #32]
 8014c08:	b90b      	cbnz	r3, 8014c0e <__swbuf_r+0x12>
 8014c0a:	f7fc fc81 	bl	8011510 <__sinit>
 8014c0e:	69a3      	ldr	r3, [r4, #24]
 8014c10:	60a3      	str	r3, [r4, #8]
 8014c12:	89a3      	ldrh	r3, [r4, #12]
 8014c14:	071a      	lsls	r2, r3, #28
 8014c16:	d525      	bpl.n	8014c64 <__swbuf_r+0x68>
 8014c18:	6923      	ldr	r3, [r4, #16]
 8014c1a:	b31b      	cbz	r3, 8014c64 <__swbuf_r+0x68>
 8014c1c:	6823      	ldr	r3, [r4, #0]
 8014c1e:	6922      	ldr	r2, [r4, #16]
 8014c20:	1a98      	subs	r0, r3, r2
 8014c22:	6963      	ldr	r3, [r4, #20]
 8014c24:	b2f6      	uxtb	r6, r6
 8014c26:	4283      	cmp	r3, r0
 8014c28:	4637      	mov	r7, r6
 8014c2a:	dc04      	bgt.n	8014c36 <__swbuf_r+0x3a>
 8014c2c:	4621      	mov	r1, r4
 8014c2e:	4628      	mov	r0, r5
 8014c30:	f7ff fa52 	bl	80140d8 <_fflush_r>
 8014c34:	b9e0      	cbnz	r0, 8014c70 <__swbuf_r+0x74>
 8014c36:	68a3      	ldr	r3, [r4, #8]
 8014c38:	3b01      	subs	r3, #1
 8014c3a:	60a3      	str	r3, [r4, #8]
 8014c3c:	6823      	ldr	r3, [r4, #0]
 8014c3e:	1c5a      	adds	r2, r3, #1
 8014c40:	6022      	str	r2, [r4, #0]
 8014c42:	701e      	strb	r6, [r3, #0]
 8014c44:	6962      	ldr	r2, [r4, #20]
 8014c46:	1c43      	adds	r3, r0, #1
 8014c48:	429a      	cmp	r2, r3
 8014c4a:	d004      	beq.n	8014c56 <__swbuf_r+0x5a>
 8014c4c:	89a3      	ldrh	r3, [r4, #12]
 8014c4e:	07db      	lsls	r3, r3, #31
 8014c50:	d506      	bpl.n	8014c60 <__swbuf_r+0x64>
 8014c52:	2e0a      	cmp	r6, #10
 8014c54:	d104      	bne.n	8014c60 <__swbuf_r+0x64>
 8014c56:	4621      	mov	r1, r4
 8014c58:	4628      	mov	r0, r5
 8014c5a:	f7ff fa3d 	bl	80140d8 <_fflush_r>
 8014c5e:	b938      	cbnz	r0, 8014c70 <__swbuf_r+0x74>
 8014c60:	4638      	mov	r0, r7
 8014c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014c64:	4621      	mov	r1, r4
 8014c66:	4628      	mov	r0, r5
 8014c68:	f000 f806 	bl	8014c78 <__swsetup_r>
 8014c6c:	2800      	cmp	r0, #0
 8014c6e:	d0d5      	beq.n	8014c1c <__swbuf_r+0x20>
 8014c70:	f04f 37ff 	mov.w	r7, #4294967295
 8014c74:	e7f4      	b.n	8014c60 <__swbuf_r+0x64>
	...

08014c78 <__swsetup_r>:
 8014c78:	b538      	push	{r3, r4, r5, lr}
 8014c7a:	4b2a      	ldr	r3, [pc, #168]	; (8014d24 <__swsetup_r+0xac>)
 8014c7c:	4605      	mov	r5, r0
 8014c7e:	6818      	ldr	r0, [r3, #0]
 8014c80:	460c      	mov	r4, r1
 8014c82:	b118      	cbz	r0, 8014c8c <__swsetup_r+0x14>
 8014c84:	6a03      	ldr	r3, [r0, #32]
 8014c86:	b90b      	cbnz	r3, 8014c8c <__swsetup_r+0x14>
 8014c88:	f7fc fc42 	bl	8011510 <__sinit>
 8014c8c:	89a3      	ldrh	r3, [r4, #12]
 8014c8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014c92:	0718      	lsls	r0, r3, #28
 8014c94:	d422      	bmi.n	8014cdc <__swsetup_r+0x64>
 8014c96:	06d9      	lsls	r1, r3, #27
 8014c98:	d407      	bmi.n	8014caa <__swsetup_r+0x32>
 8014c9a:	2309      	movs	r3, #9
 8014c9c:	602b      	str	r3, [r5, #0]
 8014c9e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014ca2:	81a3      	strh	r3, [r4, #12]
 8014ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8014ca8:	e034      	b.n	8014d14 <__swsetup_r+0x9c>
 8014caa:	0758      	lsls	r0, r3, #29
 8014cac:	d512      	bpl.n	8014cd4 <__swsetup_r+0x5c>
 8014cae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014cb0:	b141      	cbz	r1, 8014cc4 <__swsetup_r+0x4c>
 8014cb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014cb6:	4299      	cmp	r1, r3
 8014cb8:	d002      	beq.n	8014cc0 <__swsetup_r+0x48>
 8014cba:	4628      	mov	r0, r5
 8014cbc:	f7fd fbea 	bl	8012494 <_free_r>
 8014cc0:	2300      	movs	r3, #0
 8014cc2:	6363      	str	r3, [r4, #52]	; 0x34
 8014cc4:	89a3      	ldrh	r3, [r4, #12]
 8014cc6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014cca:	81a3      	strh	r3, [r4, #12]
 8014ccc:	2300      	movs	r3, #0
 8014cce:	6063      	str	r3, [r4, #4]
 8014cd0:	6923      	ldr	r3, [r4, #16]
 8014cd2:	6023      	str	r3, [r4, #0]
 8014cd4:	89a3      	ldrh	r3, [r4, #12]
 8014cd6:	f043 0308 	orr.w	r3, r3, #8
 8014cda:	81a3      	strh	r3, [r4, #12]
 8014cdc:	6923      	ldr	r3, [r4, #16]
 8014cde:	b94b      	cbnz	r3, 8014cf4 <__swsetup_r+0x7c>
 8014ce0:	89a3      	ldrh	r3, [r4, #12]
 8014ce2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014ce6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014cea:	d003      	beq.n	8014cf4 <__swsetup_r+0x7c>
 8014cec:	4621      	mov	r1, r4
 8014cee:	4628      	mov	r0, r5
 8014cf0:	f000 f884 	bl	8014dfc <__smakebuf_r>
 8014cf4:	89a0      	ldrh	r0, [r4, #12]
 8014cf6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014cfa:	f010 0301 	ands.w	r3, r0, #1
 8014cfe:	d00a      	beq.n	8014d16 <__swsetup_r+0x9e>
 8014d00:	2300      	movs	r3, #0
 8014d02:	60a3      	str	r3, [r4, #8]
 8014d04:	6963      	ldr	r3, [r4, #20]
 8014d06:	425b      	negs	r3, r3
 8014d08:	61a3      	str	r3, [r4, #24]
 8014d0a:	6923      	ldr	r3, [r4, #16]
 8014d0c:	b943      	cbnz	r3, 8014d20 <__swsetup_r+0xa8>
 8014d0e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014d12:	d1c4      	bne.n	8014c9e <__swsetup_r+0x26>
 8014d14:	bd38      	pop	{r3, r4, r5, pc}
 8014d16:	0781      	lsls	r1, r0, #30
 8014d18:	bf58      	it	pl
 8014d1a:	6963      	ldrpl	r3, [r4, #20]
 8014d1c:	60a3      	str	r3, [r4, #8]
 8014d1e:	e7f4      	b.n	8014d0a <__swsetup_r+0x92>
 8014d20:	2000      	movs	r0, #0
 8014d22:	e7f7      	b.n	8014d14 <__swsetup_r+0x9c>
 8014d24:	20000164 	.word	0x20000164

08014d28 <_raise_r>:
 8014d28:	291f      	cmp	r1, #31
 8014d2a:	b538      	push	{r3, r4, r5, lr}
 8014d2c:	4604      	mov	r4, r0
 8014d2e:	460d      	mov	r5, r1
 8014d30:	d904      	bls.n	8014d3c <_raise_r+0x14>
 8014d32:	2316      	movs	r3, #22
 8014d34:	6003      	str	r3, [r0, #0]
 8014d36:	f04f 30ff 	mov.w	r0, #4294967295
 8014d3a:	bd38      	pop	{r3, r4, r5, pc}
 8014d3c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8014d3e:	b112      	cbz	r2, 8014d46 <_raise_r+0x1e>
 8014d40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014d44:	b94b      	cbnz	r3, 8014d5a <_raise_r+0x32>
 8014d46:	4620      	mov	r0, r4
 8014d48:	f000 f830 	bl	8014dac <_getpid_r>
 8014d4c:	462a      	mov	r2, r5
 8014d4e:	4601      	mov	r1, r0
 8014d50:	4620      	mov	r0, r4
 8014d52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014d56:	f000 b817 	b.w	8014d88 <_kill_r>
 8014d5a:	2b01      	cmp	r3, #1
 8014d5c:	d00a      	beq.n	8014d74 <_raise_r+0x4c>
 8014d5e:	1c59      	adds	r1, r3, #1
 8014d60:	d103      	bne.n	8014d6a <_raise_r+0x42>
 8014d62:	2316      	movs	r3, #22
 8014d64:	6003      	str	r3, [r0, #0]
 8014d66:	2001      	movs	r0, #1
 8014d68:	e7e7      	b.n	8014d3a <_raise_r+0x12>
 8014d6a:	2400      	movs	r4, #0
 8014d6c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014d70:	4628      	mov	r0, r5
 8014d72:	4798      	blx	r3
 8014d74:	2000      	movs	r0, #0
 8014d76:	e7e0      	b.n	8014d3a <_raise_r+0x12>

08014d78 <raise>:
 8014d78:	4b02      	ldr	r3, [pc, #8]	; (8014d84 <raise+0xc>)
 8014d7a:	4601      	mov	r1, r0
 8014d7c:	6818      	ldr	r0, [r3, #0]
 8014d7e:	f7ff bfd3 	b.w	8014d28 <_raise_r>
 8014d82:	bf00      	nop
 8014d84:	20000164 	.word	0x20000164

08014d88 <_kill_r>:
 8014d88:	b538      	push	{r3, r4, r5, lr}
 8014d8a:	4d07      	ldr	r5, [pc, #28]	; (8014da8 <_kill_r+0x20>)
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	4604      	mov	r4, r0
 8014d90:	4608      	mov	r0, r1
 8014d92:	4611      	mov	r1, r2
 8014d94:	602b      	str	r3, [r5, #0]
 8014d96:	f7ec fe49 	bl	8001a2c <_kill>
 8014d9a:	1c43      	adds	r3, r0, #1
 8014d9c:	d102      	bne.n	8014da4 <_kill_r+0x1c>
 8014d9e:	682b      	ldr	r3, [r5, #0]
 8014da0:	b103      	cbz	r3, 8014da4 <_kill_r+0x1c>
 8014da2:	6023      	str	r3, [r4, #0]
 8014da4:	bd38      	pop	{r3, r4, r5, pc}
 8014da6:	bf00      	nop
 8014da8:	20002870 	.word	0x20002870

08014dac <_getpid_r>:
 8014dac:	f7ec be36 	b.w	8001a1c <_getpid>

08014db0 <__swhatbuf_r>:
 8014db0:	b570      	push	{r4, r5, r6, lr}
 8014db2:	460c      	mov	r4, r1
 8014db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014db8:	2900      	cmp	r1, #0
 8014dba:	b096      	sub	sp, #88	; 0x58
 8014dbc:	4615      	mov	r5, r2
 8014dbe:	461e      	mov	r6, r3
 8014dc0:	da0d      	bge.n	8014dde <__swhatbuf_r+0x2e>
 8014dc2:	89a3      	ldrh	r3, [r4, #12]
 8014dc4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8014dc8:	f04f 0100 	mov.w	r1, #0
 8014dcc:	bf0c      	ite	eq
 8014dce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8014dd2:	2340      	movne	r3, #64	; 0x40
 8014dd4:	2000      	movs	r0, #0
 8014dd6:	6031      	str	r1, [r6, #0]
 8014dd8:	602b      	str	r3, [r5, #0]
 8014dda:	b016      	add	sp, #88	; 0x58
 8014ddc:	bd70      	pop	{r4, r5, r6, pc}
 8014dde:	466a      	mov	r2, sp
 8014de0:	f000 f848 	bl	8014e74 <_fstat_r>
 8014de4:	2800      	cmp	r0, #0
 8014de6:	dbec      	blt.n	8014dc2 <__swhatbuf_r+0x12>
 8014de8:	9901      	ldr	r1, [sp, #4]
 8014dea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8014dee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8014df2:	4259      	negs	r1, r3
 8014df4:	4159      	adcs	r1, r3
 8014df6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014dfa:	e7eb      	b.n	8014dd4 <__swhatbuf_r+0x24>

08014dfc <__smakebuf_r>:
 8014dfc:	898b      	ldrh	r3, [r1, #12]
 8014dfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014e00:	079d      	lsls	r5, r3, #30
 8014e02:	4606      	mov	r6, r0
 8014e04:	460c      	mov	r4, r1
 8014e06:	d507      	bpl.n	8014e18 <__smakebuf_r+0x1c>
 8014e08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014e0c:	6023      	str	r3, [r4, #0]
 8014e0e:	6123      	str	r3, [r4, #16]
 8014e10:	2301      	movs	r3, #1
 8014e12:	6163      	str	r3, [r4, #20]
 8014e14:	b002      	add	sp, #8
 8014e16:	bd70      	pop	{r4, r5, r6, pc}
 8014e18:	ab01      	add	r3, sp, #4
 8014e1a:	466a      	mov	r2, sp
 8014e1c:	f7ff ffc8 	bl	8014db0 <__swhatbuf_r>
 8014e20:	9900      	ldr	r1, [sp, #0]
 8014e22:	4605      	mov	r5, r0
 8014e24:	4630      	mov	r0, r6
 8014e26:	f7fd fba9 	bl	801257c <_malloc_r>
 8014e2a:	b948      	cbnz	r0, 8014e40 <__smakebuf_r+0x44>
 8014e2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e30:	059a      	lsls	r2, r3, #22
 8014e32:	d4ef      	bmi.n	8014e14 <__smakebuf_r+0x18>
 8014e34:	f023 0303 	bic.w	r3, r3, #3
 8014e38:	f043 0302 	orr.w	r3, r3, #2
 8014e3c:	81a3      	strh	r3, [r4, #12]
 8014e3e:	e7e3      	b.n	8014e08 <__smakebuf_r+0xc>
 8014e40:	89a3      	ldrh	r3, [r4, #12]
 8014e42:	6020      	str	r0, [r4, #0]
 8014e44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014e48:	81a3      	strh	r3, [r4, #12]
 8014e4a:	9b00      	ldr	r3, [sp, #0]
 8014e4c:	6163      	str	r3, [r4, #20]
 8014e4e:	9b01      	ldr	r3, [sp, #4]
 8014e50:	6120      	str	r0, [r4, #16]
 8014e52:	b15b      	cbz	r3, 8014e6c <__smakebuf_r+0x70>
 8014e54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014e58:	4630      	mov	r0, r6
 8014e5a:	f000 f81d 	bl	8014e98 <_isatty_r>
 8014e5e:	b128      	cbz	r0, 8014e6c <__smakebuf_r+0x70>
 8014e60:	89a3      	ldrh	r3, [r4, #12]
 8014e62:	f023 0303 	bic.w	r3, r3, #3
 8014e66:	f043 0301 	orr.w	r3, r3, #1
 8014e6a:	81a3      	strh	r3, [r4, #12]
 8014e6c:	89a3      	ldrh	r3, [r4, #12]
 8014e6e:	431d      	orrs	r5, r3
 8014e70:	81a5      	strh	r5, [r4, #12]
 8014e72:	e7cf      	b.n	8014e14 <__smakebuf_r+0x18>

08014e74 <_fstat_r>:
 8014e74:	b538      	push	{r3, r4, r5, lr}
 8014e76:	4d07      	ldr	r5, [pc, #28]	; (8014e94 <_fstat_r+0x20>)
 8014e78:	2300      	movs	r3, #0
 8014e7a:	4604      	mov	r4, r0
 8014e7c:	4608      	mov	r0, r1
 8014e7e:	4611      	mov	r1, r2
 8014e80:	602b      	str	r3, [r5, #0]
 8014e82:	f7ec fe32 	bl	8001aea <_fstat>
 8014e86:	1c43      	adds	r3, r0, #1
 8014e88:	d102      	bne.n	8014e90 <_fstat_r+0x1c>
 8014e8a:	682b      	ldr	r3, [r5, #0]
 8014e8c:	b103      	cbz	r3, 8014e90 <_fstat_r+0x1c>
 8014e8e:	6023      	str	r3, [r4, #0]
 8014e90:	bd38      	pop	{r3, r4, r5, pc}
 8014e92:	bf00      	nop
 8014e94:	20002870 	.word	0x20002870

08014e98 <_isatty_r>:
 8014e98:	b538      	push	{r3, r4, r5, lr}
 8014e9a:	4d06      	ldr	r5, [pc, #24]	; (8014eb4 <_isatty_r+0x1c>)
 8014e9c:	2300      	movs	r3, #0
 8014e9e:	4604      	mov	r4, r0
 8014ea0:	4608      	mov	r0, r1
 8014ea2:	602b      	str	r3, [r5, #0]
 8014ea4:	f7ec fe31 	bl	8001b0a <_isatty>
 8014ea8:	1c43      	adds	r3, r0, #1
 8014eaa:	d102      	bne.n	8014eb2 <_isatty_r+0x1a>
 8014eac:	682b      	ldr	r3, [r5, #0]
 8014eae:	b103      	cbz	r3, 8014eb2 <_isatty_r+0x1a>
 8014eb0:	6023      	str	r3, [r4, #0]
 8014eb2:	bd38      	pop	{r3, r4, r5, pc}
 8014eb4:	20002870 	.word	0x20002870

08014eb8 <_init>:
 8014eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014eba:	bf00      	nop
 8014ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014ebe:	bc08      	pop	{r3}
 8014ec0:	469e      	mov	lr, r3
 8014ec2:	4770      	bx	lr

08014ec4 <_fini>:
 8014ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ec6:	bf00      	nop
 8014ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014eca:	bc08      	pop	{r3}
 8014ecc:	469e      	mov	lr, r3
 8014ece:	4770      	bx	lr
