# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1660 0.000256 1024 420 1810 67328 4.55123 3.52621 149.638 104.614 262.45 262.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 0.000512 1024 360 420 35392 1.66531 13.3992 52.4265 67.5336 67.5918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 3.2e-05 512 420 280 491520 35.3882 13.3349 87.9887 417.63 554.579 554.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 500 0.000256 1024 80 1210 55808 6.09046 3.40806 82.374 104.596 196.601 196.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 0.000128 512 440 300 120832 7.60317 3.40787 23.2951 104.575 139.066 139.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 900 6.4e-05 4096 50 9300 295680 49.142 59.3013 10075.8 1765.26 11949.7 11949.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 0.001024 2048 210 740 12672 1.47251 17.8537 101.908 121.279 121.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1010 0.000256 1024 210 940 63488 5.74208 3.4071 71.198 104.596 185.079 185.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1500 0.000256 2048 440 6200 64384 5.83597 7.03216 804.605 209.442 1026.99 1027.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 0.000256 4096 470 2560 62464 11.5067 13.9316 601.993 418.556 1046.06 1046.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1660 0.000256 1024 420 1810 67680 4.56902 3.5449 174.394 104.927 287.545 287.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 0.000512 1024 360 420 35424 1.67322 15.3265 52.4768 69.5196 69.5767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 3.2e-05 512 420 280 488448 34.9807 13.2157 100.681 414.208 563.327 563.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 500 0.000256 1024 80 1210 55872 6.09798 3.41341 95.7946 104.525 209.958 210.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 0.000128 512 440 300 117504 7.68682 3.4071 26.0767 103.843 141.192 141.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 900 6.4e-05 4096 50 9300 295776 49.3084 59.3613 12006.9 1765.1 13880.9 13881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 0.001024 2048 210 740 12672 1.47875 20.1912 101.439 123.151 123.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 0.000256 1024 210 940 63360 5.74304 3.41197 81.4605 104.522 195.267 195.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1500 0.000256 2048 440 6200 64368 5.86438 7.07491 974.21 209.705 1196.93 1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 0.000256 4096 470 2560 62640 11.5732 13.9776 688.829 419.222 1133.68 1133.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1660 0.000256 1024 420 1810 67200 4.54442 3.52682 180.15 104.653 292.985 293.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 0.000512 1024 360 420 35360 1.6632 15.9539 52.4502 70.1127 70.1681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 3.2e-05 512 420 280 491520 35.6097 13.3714 105.852 419.416 574.485 574.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 500 0.000256 1024 80 1210 55680 6.04464 3.38957 99.9372 104.296 213.804 213.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 0.000128 512 440 300 120320 7.67834 3.4153 27.9049 105.032 144.21 144.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 900 6.4e-05 4096 50 9300 295680 49.1584 59.3466 12505.6 1781.43 14395.7 14395.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 0.001024 2048 210 740 12640 1.47802 21.25 101.425 124.199 124.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 0.000256 1024 210 940 63360 5.77011 3.39389 86.2908 104.2 199.788 199.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1500 0.000256 2048 440 6200 64320 5.83475 7.03731 1016.69 220.891 1250.54 1250.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 0.000256 4096 470 2560 62400 11.4978 13.9494 719.428 418.914 1163.86 1163.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1660 0.000256 1024 420 1810 67584 4.54557 3.53715 169.905 104.919 283.016 283.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 0.000512 1024 360 420 35328 1.66211 14.9033 52.4252 69.0355 69.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 3.2e-05 512 420 280 479232 35.3826 13.1282 95.46 412.506 556.715 556.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 500 0.000256 1024 80 1210 55296 6.08304 3.4033 92.0884 104.389 206.089 206.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 0.000128 512 440 300 116736 7.64246 3.39901 25.2702 103.411 139.903 140.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 900 6.4e-05 4096 50 9300 295680 49.007 59.3236 11611.3 1767.92 13487.7 13487.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 0.001024 2048 210 740 12672 1.47891 19.5809 101.547 122.65 122.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1010 0.000256 1024 210 940 62976 5.71792 3.40163 79.0388 104.383 192.67 192.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1500 0.000256 2048 440 6200 64320 5.82867 7.08429 943.637 209.608 1166.23 1166.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 0.000256 4096 470 2560 62400 11.4951 13.9322 668.889 419.084 1113.47 1113.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1660 0.000256 1024 420 1810 67600 4.57738 3.54339 170.964 104.903 284.1 284.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 0.000512 1024 360 420 35400 1.6688 15.1228 52.48 69.3146 69.3734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 3.2e-05 512 420 280 473600 36.05 13.1712 96.238 412.171 557.878 558.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 500 0.000256 1024 80 1210 55200 6.12442 3.41194 93.1132 104.4 207.175 207.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1380 0.000128 512 440 300 118400 7.58333 3.4033 25.9541 103.341 140.466 140.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 900 6.4e-05 4096 50 9300 295800 49.4181 59.4471 11823.2 1765.89 13698.1 13698.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 0.001024 2048 210 740 12600 1.46842 19.6143 102.266 123.394 123.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 0.000256 1024 210 940 63200 5.7519 3.41043 80.4884 104.342 194.125 194.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1500 0.000256 2048 440 6200 64400 5.85866 7.06016 959.247 209.576 1181.82 1181.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 0.000256 4096 470 2560 62400 11.5797 13.9805 675.898 419.019 1120.55 1120.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1660 0.000256 1024 420 1810 67200 4.55232 3.52976 173.402 104.866 286.459 286.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 0.000512 1024 360 420 35392 1.66909 15.7114 52.494 69.9163 69.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 3.2e-05 512 420 280 487424 34.866 13.1875 102.203 413.604 564.102 564.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 500 0.000256 1024 80 1210 55552 6.12931 3.4127 96.6104 104.93 211.215 211.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 0.000128 512 440 300 118272 7.60515 3.40019 26.8531 103.708 141.747 141.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 900 6.4e-05 4096 50 9300 295680 49.0978 59.2998 12054.9 1765.35 13928.8 13928.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 0.001024 2048 210 740 12656 1.47661 20.6166 101.514 123.647 123.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 0.000256 1024 210 940 63616 5.74618 3.41606 83.2803 104.854 197.424 197.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1500 0.000256 2048 440 6200 64288 5.83437 7.03376 979.947 209.507 1202.4 1202.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 0.000256 4096 470 2560 62496 11.5044 13.9512 693.657 418.866 1138.06 1138.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1660 0.000256 1024 420 1810 67200 4.55936 3.53306 175.894 104.62 288.719 288.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 0.000512 1024 360 420 35280 1.66608 15.6744 52.353 69.7345 69.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 3.2e-05 512 420 280 476160 35.7771 13.1544 100.571 412.244 561.984 562.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 500 0.000256 1024 80 1210 55680 6.11165 3.41501 97.2939 104.599 211.547 211.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 0.000128 512 440 300 115200 7.74723 3.39718 26.2028 103.359 140.893 141.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 900 6.4e-05 4096 50 9300 295680 49.278 59.3835 12167.7 1768.98 14045.5 14045.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 0.001024 2048 210 740 12600 1.47456 20.5945 101.378 123.489 123.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 0.000256 1024 210 940 63360 5.76029 3.41402 83.3871 104.602 197.292 197.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1500 0.000256 2048 440 6200 64320 5.85728 7.0913 988.823 209.744 1211.59 1211.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 0.000256 4096 470 2560 62400 11.5652 13.9823 697.863 423.008 1146.5 1146.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1660 0.000256 1024 420 1810 67072 4.55043 3.5287 170.109 104.8 283.104 283.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 0.000512 1024 360 420 35328 1.66707 15.1839 52.4712 69.3663 69.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 3.2e-05 512 420 280 491520 35.3965 13.3322 100.549 418.071 567.593 567.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 500 0.000256 1024 80 1210 55296 6.12621 3.40992 93.5752 104.783 208.023 208.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 0.000128 512 440 300 118784 7.71782 3.41158 26.1863 104.818 142.325 142.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 900 6.4e-05 4096 50 9300 295680 49.1134 59.3044 11774.2 1767.69 13650.5 13650.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 0.001024 2048 210 740 12544 1.46586 19.8248 100.239 121.573 121.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 0.000256 1024 210 940 63488 5.73533 3.4129 80.7806 104.783 194.844 194.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1500 0.000256 2048 440 6200 64256 5.81779 7.0471 955.869 218.415 1187.22 1187.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 0.000256 4096 470 2560 62208 11.4872 13.9264 673.945 423.804 1123.24 1123.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1660 0.000256 1024 420 1810 66816 4.54134 3.52051 170.477 104.429 283.086 283.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 0.000512 1024 360 420 35136 1.65898 15.2371 52.2404 69.1802 69.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 3.2e-05 512 420 280 466944 36.5343 13.1277 95.841 412.176 557.919 558.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 500 0.000256 1024 80 1210 53760 6.08259 3.36832 91.23 103.44 204.252 204.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 0.000128 512 440 300 116736 7.65459 3.39856 25.9382 103.378 140.554 140.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 900 6.4e-05 4096 50 9300 295296 49.25 59.3472 11850.8 1771.39 13731 13731.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 0.001024 2048 210 740 12480 1.47386 19.8492 100.19 121.556 121.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 0.000256 1024 210 940 61440 5.71152 3.37376 79.2178 103.383 191.817 191.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1500 0.000256 2048 440 6200 63744 5.80317 7.00221 956.766 208.745 1178.4 1178.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 0.000256 4096 470 2560 61824 11.4767 13.9153 674.501 419.606 1119.58 1119.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1660 0.000256 1024 420 1810 67200 4.55786 3.53053 182.937 104.499 295.637 295.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 0.000512 1024 360 420 35200 1.66282 16.4099 52.3477 70.4628 70.5186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 3.2e-05 512 420 280 460800 37.2127 13.1564 101.398 412.246 564.257 564.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 500 0.000256 1024 80 1210 54400 6.06461 3.37632 100 103.507 213.08 213.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1380 0.000128 512 440 300 115200 7.77114 3.40371 27.63 103.409 142.401 142.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 900 6.4e-05 4096 50 9300 295200 49.4792 59.3959 12637.5 1765.9 14512.4 14512.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 0.001024 2048 210 740 12400 1.45818 21.2767 100.001 122.782 122.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 0.000256 1024 210 940 62400 5.69946 3.37843 85.8553 105.541 200.605 200.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1500 0.000256 2048 440 6200 64000 5.83504 7.02045 1028.11 208.782 1249.82 1249.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 0.000256 4096 470 2560 62000 11.5095 13.9346 718.955 417.407 1161.88 1161.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1660 0.000256 1024 420 1810 66560 4.5609 3.52886 207.832 104.974 321.005 321.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 0.000512 1024 360 420 35072 1.65482 19.2225 52.2948 73.2142 73.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 3.2e-05 512 420 280 491520 35.3807 13.3284 127.661 418.156 594.764 594.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 500 0.000256 1024 80 1210 55296 6.13507 3.40851 118.804 105.055 233.533 233.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 0.000128 512 440 300 114688 7.9513 3.41261 32.2953 104.804 148.647 148.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 900 6.4e-05 4096 50 9300 294912 49.3089 59.3025 14719.2 1768 16596 16596.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 0.001024 2048 210 740 12288 1.45818 24.7562 99.8952 126.151 126.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 0.000256 1024 210 940 63488 5.73856 3.41046 101.964 104.954 216.195 216.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1500 0.000256 2048 440 6200 64000 5.83069 7.03024 1191.12 209.716 1413.77 1413.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 0.000256 4096 470 2560 61952 11.4882 13.9383 842.311 419.379 1287.19 1287.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1660 0.000256 1024 420 1815 67584 4.55149 3.5369 150.851 104.919 263.973 264.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1850 0.000512 1024 360 420 35456 1.66547 24.4974 52.47 78.6762 78.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1410 3.2e-05 512 420 285 487424 35.9468 13.3263 165.295 417.621 632.442 632.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 500 0.000256 1024 80 1215 56064 6.11469 3.41606 82.0573 104.899 196.614 196.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1380 0.000128 512 440 300 119808 7.66195 3.40992 37.61 104.555 153.423 153.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 900 6.4e-05 4096 50 9300 295808 49.0947 59.3144 10310.7 1773.58 12192.9 12193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 730 0.001024 2048 210 750 12640 1.47661 35.8652 101.49 138.877 138.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1010 0.000256 1024 210 945 63744 5.7439 3.41811 69.8525 104.902 184.075 184.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1500 0.000256 2048 440 6195 64512 5.83885 7.03398 831.786 218.633 1063.37 1063.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1450 0.000256 4096 470 2565 62592 11.5213 13.9452 592.471 424.286 1042.3 1042.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1660 0.000256 1024 420 1815 67680 4.57853 3.54099 152.669 104.943 265.845 265.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1850 0.000512 1024 360 420 35440 1.66918 25.6937 52.4632 79.8685 79.9227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 3.2e-05 512 420 285 491520 35.74 13.3897 89.8909 419.057 558.321 558.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 500 0.000256 1024 80 1215 56000 6.14579 3.42752 83.7923 104.924 198.418 198.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1380 0.000128 512 440 300 120320 7.70298 3.4169 22.974 104.92 139.206 139.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 900 6.4e-05 4096 50 9300 295760 49.3503 59.4039 10391.1 1765.82 12265.9 12266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 730 0.001024 2048 210 750 12640 1.47872 36.9766 101.515 140.015 140.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1010 0.000256 1024 210 945 63680 5.7785 3.42854 70.6352 104.924 184.898 185.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1500 0.000256 2048 440 6195 64480 5.86771 7.05504 840.455 209.661 1063.11 1063.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 0.000256 4096 470 2565 62640 11.5732 13.9718 598.056 424.226 1047.91 1047.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1660 0.000256 1024 420 1815 67392 4.55933 3.53485 150.37 104.768 263.344 263.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 0.000512 1024 360 420 35424 1.67117 12.9843 52.448 67.1451 67.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 3.2e-05 512 420 285 485376 35.6407 13.2998 87.1641 416.246 552.595 552.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 500 0.000256 1024 80 1215 56064 6.0944 3.41402 82.4903 104.747 196.876 196.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 0.000128 512 440 300 119808 7.61926 3.40992 22.8326 104.221 138.272 138.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 900 6.4e-05 4096 50 9300 295776 49.1451 59.3305 10359.4 1765.24 12233.3 12233.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 0.001024 2048 210 750 12624 1.47869 17.4305 101.491 120.445 120.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1010 0.000256 1024 210 945 63744 5.74954 3.41402 70.5523 104.744 184.589 184.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1500 0.000256 2048 440 6195 64416 5.83885 7.04934 833.328 209.561 1055.86 1055.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 0.000256 4096 470 2565 62592 11.5323 13.9551 595.176 419.138 1039.87 1039.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1660 0.000256 1024 420 1815 67424 4.56749 3.53485 153.647 104.774 266.635 266.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 0.000512 1024 360 420 35448 1.67078 13.4634 52.488 67.664 67.7246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 3.2e-05 512 420 285 487424 35.9222 13.3794 89.6137 418.303 557.456 557.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 500 0.000256 1024 80 1215 56000 6.12163 3.42083 84.9322 104.76 199.369 199.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 0.000128 512 440 300 120064 7.69389 3.41693 23.6202 104.74 139.653 139.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 900 6.4e-05 4096 50 9300 295680 49.3106 59.3761 10541.5 1765.72 12416.1 12416.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 0.001024 2048 210 750 12600 1.48179 18.0162 101.445 120.984 121.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1010 0.000256 1024 210 945 63616 5.76614 3.42221 72.2461 104.755 186.322 186.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1500 0.000256 2048 440 6195 64400 5.86957 7.05459 853.96 209.635 1076.59 1076.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 0.000256 4096 470 2565 62608 11.5732 13.9756 607.672 419.106 1052.4 1052.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1660 0.000256 1024 420 1815 67328 4.55315 3.5287 154.192 104.616 266.997 267.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 0.000512 1024 360 420 35392 1.66464 13.9614 52.4227 68.0906 68.1499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 3.2e-05 512 420 285 483328 36.1194 13.3303 91.4137 417.635 558.732 558.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 500 0.000256 1024 80 1215 55808 6.0913 3.41027 85.5532 104.595 199.774 199.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 0.000128 512 440 300 118784 7.7103 3.40832 23.9002 104.58 139.781 139.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 900 6.4e-05 4096 50 9300 295680 49.0912 59.3048 10382.8 1765.29 12256.6 12256.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 0.001024 2048 210 750 12608 1.47786 18.3196 101.49 121.331 121.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 0.000256 1024 210 945 63488 5.73856 3.40787 73.3565 104.597 187.229 187.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1500 0.000256 2048 440 6195 64384 5.83885 7.03664 829.906 209.346 1052.2 1052.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 0.000256 4096 470 2565 62464 11.5139 13.9407 618.737 418.649 1062.91 1062.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1660 0.000256 1024 420 1815 67392 4.57302 3.54442 177.105 104.93 290.263 290.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 0.000512 1024 360 420 35424 1.6687 15.8459 52.4747 70.034 70.0969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 3.2e-05 512 420 285 479232 35.7969 13.2151 103.599 414.216 567.073 567.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 500 0.000256 1024 80 1215 55872 6.08634 3.41373 98.636 104.622 212.885 212.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1380 0.000128 512 440 300 117504 7.69514 3.41027 27.2933 103.83 142.414 142.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 900 6.4e-05 4096 50 9300 295632 49.2322 59.4019 12177.8 1765.89 14052.4 14052.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 0.001024 2048 210 750 12600 1.47517 20.7248 101.485 123.728 123.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 0.000256 1024 210 945 63360 5.7471 3.41226 83.9708 104.524 197.79 197.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1500 0.000256 2048 440 6195 64368 5.86352 7.09104 991.304 209.627 1213.96 1214.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 0.000256 4096 470 2565 62496 11.561 14.0002 701.542 419.121 1146.3 1146.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1660 0.000256 1024 420 1815 67200 4.54118 3.52352 171.436 104.639 284.252 284.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 0.000512 1024 360 420 35360 1.66854 15.4207 52.443 69.5761 69.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 3.2e-05 512 420 285 491520 35.5922 13.3755 103.727 419.377 572.309 572.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 500 0.000256 1024 80 1215 55040 6.08035 3.3913 94.9073 104.288 208.798 208.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1380 0.000128 512 440 300 120320 7.68749 3.41808 27.3211 105.122 143.732 143.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 900 6.4e-05 4096 50 9300 295680 49.1424 59.3306 11850.8 1766.91 13726.3 13726.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 0.001024 2048 210 750 12560 1.46842 20.0417 101.443 122.999 123.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 0.000256 1024 210 945 62720 5.71805 3.39158 81.1848 104.192 194.613 194.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1500 0.000256 2048 440 6195 64320 5.8409 7.02458 966.45 212.944 1192.33 1192.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 0.000256 4096 470 2565 62400 11.5079 13.9592 682.381 418.824 1126.75 1126.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1660 0.000256 1024 420 1815 67200 4.54394 3.5263 182.351 104.826 295.358 295.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 0.000512 1024 360 420 35328 1.66534 16.581 52.3737 70.6642 70.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 3.2e-05 512 420 285 479232 35.3508 13.1277 108.7 412.144 569.562 569.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 500 0.000256 1024 80 1215 55296 6.07651 3.39741 102.013 104.4 216.015 216.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 0.000128 512 440 300 116736 7.63626 3.39747 28.181 103.216 142.615 142.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 900 6.4e-05 4096 50 9300 295680 49.011 59.3231 12602.5 1766.18 14477.2 14477.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 0.001024 2048 210 750 12576 1.47661 21.9668 101.489 124.975 125.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 0.000256 1024 210 945 62976 5.71056 3.39984 87.1778 104.291 200.701 200.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1500 0.000256 2048 440 6195 64320 5.82656 7.03078 1029.38 209.426 1251.74 1251.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 0.000256 4096 470 2565 62400 11.4694 13.935 728.194 418.702 1172.38 1172.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1660 0.000256 1024 420 1815 67600 4.57565 3.54304 184.362 104.998 297.59 297.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 0.000512 1024 360 420 35400 1.66944 16.4352 52.5291 70.6771 70.7335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 3.2e-05 512 420 285 473600 36.015 13.1694 106.606 412.559 568.589 568.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 500 0.000256 1024 80 1215 55200 6.12576 3.41811 101.084 104.548 215.302 215.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1380 0.000128 512 440 300 118400 7.58454 3.40512 28.6106 103.427 143.205 143.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 900 6.4e-05 4096 50 9300 295800 49.3486 59.4274 12569 1767.53 14445.4 14445.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 0.001024 2048 210 750 12500 1.46842 21.5306 101.343 124.388 124.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 0.000256 1024 210 945 63200 5.744 3.41197 86.3064 104.44 200.03 200.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1500 0.000256 2048 440 6195 64400 5.86954 7.05798 1023.26 209.784 1246.04 1246.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 0.000256 4096 470 2565 62400 11.5645 13.9814 723.233 419.398 1168.25 1168.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1660 0.000256 1024 420 1815 67200 4.5568 3.52918 183.483 104.856 296.536 296.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 0.000512 1024 360 420 35392 1.6688 16.5989 52.4856 70.7965 70.8507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 3.2e-05 512 420 285 473088 36.1627 13.1852 107.024 413.556 570.173 570.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 500 0.000256 1024 80 1215 55552 6.12355 3.41344 102.383 115.544 227.596 227.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1380 0.000128 512 440 300 118272 7.60224 3.40378 28.7631 116.501 156.456 156.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 900 6.4e-05 4096 50 9300 295456 49.0724 59.3682 12641.2 1766.3 14516.1 14516.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 0.001024 2048 210 750 12544 1.47312 21.5978 101.446 124.559 124.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 0.000256 1024 210 945 63616 5.74717 3.41066 88.2569 104.837 202.382 202.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1500 0.000256 2048 440 6195 64288 5.83546 7.04538 1029.93 209.485 1252.37 1252.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 0.000256 4096 470 2565 62496 11.4934 13.9508 729.582 418.822 1173.93 1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1660 0.000256 1024 420 1815 67200 4.56141 3.5328 180.623 104.608 293.436 293.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 0.000512 1024 360 420 35280 1.66298 16.2322 52.3449 70.2805 70.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 3.2e-05 512 420 285 476160 35.7717 13.1592 105.732 412.182 567.088 567.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 500 0.000256 1024 80 1215 55680 6.11283 3.41501 100.826 104.692 215.178 215.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1380 0.000128 512 440 300 115200 7.7583 3.40083 27.2419 103.239 141.823 141.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 900 6.4e-05 4096 50 9300 295440 49.2326 59.4342 12510.1 1766.38 14385.3 14385.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 0.001024 2048 210 750 12480 1.47667 21.2312 101.293 124.046 124.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 0.000256 1024 210 945 63360 5.75395 3.41283 86.1309 104.586 200.014 200.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1500 0.000256 2048 440 6195 64320 5.86426 7.0569 1015.22 209.627 1237.85 1237.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 0.000256 4096 470 2565 62400 11.556 13.9745 718.758 430.23 1174.6 1174.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1660 0.000256 1024 420 1815 67072 4.54781 3.52461 175.538 104.704 288.421 288.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 0.000512 1024 360 420 35328 1.66749 15.587 52.4206 69.7175 69.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 3.2e-05 512 420 285 475136 36.927 13.3303 100.998 417.674 569.166 569.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 500 0.000256 1024 80 1215 55296 6.11917 3.40611 95.4604 104.682 209.796 209.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 0.000128 512 440 300 118784 7.73139 3.40998 27.2501 104.75 143.322 143.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 900 6.4e-05 4096 50 9300 295680 49.1096 59.2893 11996.3 1765.95 13870.8 13870.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 0.001024 2048 210 750 12544 1.47658 20.3429 104.503 126.365 126.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 0.000256 1024 210 945 63488 5.72973 3.40992 82.1453 104.685 196.098 196.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1500 0.000256 2048 440 6195 64256 5.8304 7.03734 970.995 209.233 1193.17 1193.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 0.000256 4096 470 2565 62208 11.4822 13.9176 687.46 418.299 1131.23 1131.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1660 0.000256 1024 420 1815 66816 4.54323 3.51805 195.334 104.542 308.045 308.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 0.000512 1024 360 420 35136 1.65683 18.1284 52.2946 72.1206 72.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 3.2e-05 512 420 285 466944 36.5027 13.1359 116.605 412.621 579.104 579.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 500 0.000256 1024 80 1215 53760 6.08502 3.37146 109.205 103.601 222.391 222.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 0.000128 512 440 300 116736 7.65053 3.39558 31.2955 103.386 145.911 146.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 900 6.4e-05 4096 50 9300 295296 49.2429 59.3692 13813.5 1769.46 15691.8 15691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 0.001024 2048 210 750 12480 1.47552 23.8121 101.538 126.868 126.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 0.000256 1024 210 945 61440 5.7087 3.36896 93.6363 103.497 206.341 206.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1500 0.000256 2048 440 6195 63744 5.80016 7.12339 1119.53 208.856 1341.38 1341.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 0.000256 4096 470 2565 61824 11.4648 13.908 790.598 417.71 1233.75 1233.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1660 0.000256 1024 420 1815 67200 4.55235 3.52909 201.844 104.598 314.632 314.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 0.000512 1024 360 420 35200 1.66502 18.244 52.3972 72.3505 72.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 3.2e-05 512 420 285 460800 37.2167 13.1625 115.989 412.636 579.241 579.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 500 0.000256 1024 80 1215 54400 6.06502 3.37821 111.056 103.603 224.228 224.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1380 0.000128 512 440 300 115200 7.75917 3.40173 30.9688 103.393 145.704 145.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 900 6.4e-05 4096 50 9300 295200 49.4398 59.3794 13937.7 1772.23 15818.9 15819.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 0.001024 2048 210 750 12400 1.4712 24.2196 101.346 127.081 127.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 0.000256 1024 210 945 62400 5.69443 3.38272 95.1509 103.504 207.861 207.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1500 0.000256 2048 440 6195 64000 5.81856 7.03088 1132.92 208.969 1354.81 1354.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 0.000256 4096 470 2565 62000 11.5079 13.9408 798.722 417.802 1242.04 1242.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1660 0.000256 1024 420 1815 66560 4.56214 3.52822 183.176 104.873 296.248 296.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 0.000512 1024 360 420 35072 1.65421 16.5964 52.2475 70.5434 70.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 3.2e-05 512 420 285 458752 38.3779 13.3284 104.81 417.772 574.532 574.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 500 0.000256 1024 80 1215 55296 6.1249 3.41222 102.676 104.951 217.293 217.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 0.000128 512 440 300 114688 7.95872 3.40992 28.4202 104.838 144.807 144.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 900 6.4e-05 4096 50 9300 294912 49.2742 59.307 12764.2 1765.95 14638.9 14639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 0.001024 2048 210 750 12288 1.46477 21.5492 100.088 123.146 123.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 0.000256 1024 210 945 63488 5.75002 3.41197 88.2237 104.856 202.371 202.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1500 0.000256 2048 440 6195 64000 5.82013 7.03126 1030.21 209.517 1252.66 1252.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 0.000256 4096 470 2565 61952 11.5058 13.9346 730.955 418.91 1175.38 1175.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1660 0.000256 1024 420 1820 67712 4.54973 3.53786 145.166 105.005 258.368 258.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1850 0.000512 1024 360 420 35456 1.66912 23.3973 52.5146 77.6249 77.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 3.2e-05 512 420 280 483328 36.2375 13.3276 155.206 417.97 622.98 623.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 500 0.000256 1024 80 1220 55808 6.12493 3.4191 77.9656 104.985 192.623 192.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1380 0.000128 512 440 300 117760 7.77622 3.40806 34.5636 104.645 150.581 150.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 900 6.4e-05 4096 50 9300 295808 49.1198 59.3124 9719.25 1767.23 11595.1 11595.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 730 0.001024 2048 210 740 12736 1.47866 33.9914 103.679 139.193 139.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1010 0.000256 1024 210 940 63488 5.75773 3.41606 65.873 104.988 180.162 180.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1500 0.000256 2048 440 6200 64448 5.84909 7.24557 787.356 209.855 1010.38 1010.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1450 0.000256 4096 470 2560 62656 11.5145 13.9489 558.865 419.515 1003.92 1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1660 0.000256 1024 420 1820 67680 4.57667 3.54323 159.419 105.001 272.653 272.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1850 0.000512 1024 360 420 35440 1.66717 26.6163 52.4876 80.8131 80.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 3.2e-05 512 420 280 486400 36.1129 13.3888 92.8624 419.299 561.904 562.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 500 0.000256 1024 80 1220 56000 6.13245 3.42224 88.2993 104.984 202.97 203.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 0.000128 512 440 300 117760 7.82803 3.4199 24.1134 104.979 140.527 140.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 900 6.4e-05 4096 50 9300 295760 49.287 59.4138 10903.8 1766.69 12779.3 12779.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 730 0.001024 2048 210 740 12720 1.47981 38.8067 101.522 141.851 141.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1010 0.000256 1024 210 940 63360 5.79174 3.42381 74.9466 104.99 189.284 189.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1500 0.000256 2048 440 6200 64480 5.85978 7.21718 886.96 209.781 1109.89 1109.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 0.000256 4096 470 2560 62640 11.5755 13.9756 628.295 419.48 1073.4 1073.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1660 0.000256 1024 420 1820 67584 4.55325 3.53181 149.14 104.756 262.095 262.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 0.000512 1024 360 420 35424 1.66912 12.9081 52.4405 67.0597 67.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 3.2e-05 512 420 280 479232 36.1776 13.2975 84.1191 416.2 550.035 550.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 500 0.000256 1024 80 1220 55680 6.12029 3.41427 81.9095 104.736 196.315 196.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 0.000128 512 440 300 116736 7.77782 3.40787 22.2991 104.209 137.878 138.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 900 6.4e-05 4096 50 9300 295776 49.1655 59.352 10143.3 1765.19 12017.2 12017.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 0.001024 2048 210 740 12720 1.47446 16.9714 101.494 119.983 120.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1010 0.000256 1024 210 940 63360 5.75981 3.4136 69.7505 104.741 183.794 183.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1500 0.000256 2048 440 6200 64416 5.83891 7.03632 824.262 209.535 1046.75 1046.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 0.000256 4096 470 2560 62592 11.522 13.951 582.326 418.942 1026.82 1026.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1660 0.000256 1024 420 1820 67424 4.56406 3.53894 151.253 104.765 264.233 264.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 0.000512 1024 360 420 35448 1.6703 13.4071 52.4765 67.5975 67.6557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 3.2e-05 512 420 280 480256 36.5622 13.3755 86.7983 418.251 555.219 555.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 500 0.000256 1024 80 1220 55552 6.13187 3.41539 83.2867 104.744 197.706 197.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 0.000128 512 440 300 118272 7.78419 3.41846 23.3059 104.724 139.415 139.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 900 6.4e-05 4096 50 9300 295680 49.2617 59.4046 10279.2 1768.82 12156.9 12157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 0.001024 2048 210 740 12712 1.47699 17.8504 101.498 120.87 120.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 0.000256 1024 210 940 63168 5.78752 3.41258 71.1223 104.742 185.195 185.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1500 0.000256 2048 440 6200 64400 5.85942 7.04979 834.69 209.693 1057.37 1057.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 0.000256 4096 470 2560 62608 11.5736 13.9734 593.463 419.175 1038.26 1038.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1660 0.000256 1024 420 1820 67328 4.54371 3.52643 148.154 104.637 260.975 261.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 0.000512 1024 360 420 35392 1.66448 13.4902 52.433 67.6327 67.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 3.2e-05 512 420 280 483328 36.1138 13.3202 87.5119 417.695 554.883 555.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 500 0.000256 1024 80 1220 55296 6.12307 3.40416 82.3906 104.612 196.662 196.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 0.000128 512 440 300 116736 7.82605 3.40995 23.075 104.592 139.086 139.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 900 6.4e-05 4096 50 9300 295680 49.112 59.3029 10016.2 1765.52 11890.2 11890.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 0.001024 2048 210 740 12672 1.47504 17.6642 101.425 120.61 120.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 0.000256 1024 210 940 62976 5.75443 3.40758 71.354 104.616 185.265 185.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1500 0.000256 2048 440 6200 64256 5.82861 7.03043 798.537 211.662 1023.14 1023.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 0.000256 4096 470 2560 62464 11.4995 13.9396 598.248 418.716 1042.48 1042.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1660 0.000256 1024 420 1820 67680 4.56842 3.54243 187.082 105.017 300.319 300.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 0.000512 1024 360 420 35424 1.67168 16.6908 52.519 70.9247 70.9802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 3.2e-05 512 420 280 479232 35.7933 13.2168 108.064 414.556 571.866 572.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 500 0.000256 1024 80 1220 55296 6.12099 3.4529 103.699 104.718 218.124 218.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 0.000128 512 440 300 115200 7.81459 3.40621 28.3025 103.809 143.516 143.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 900 6.4e-05 4096 50 9300 295632 49.2266 59.3961 12724.9 1767.38 14601.1 14601.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 0.001024 2048 210 740 12672 1.47629 21.8235 101.489 124.833 124.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 0.000256 1024 210 940 62784 5.76701 3.41533 88.0593 104.609 201.978 202.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1500 0.000256 2048 440 6200 64368 5.86739 7.05946 1039.38 209.904 1262.29 1262.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 0.000256 4096 470 2560 62640 11.5487 13.9674 734.103 419.571 1179.27 1179.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1660 0.000256 1024 420 1820 67392 4.54138 3.52694 136.143 104.63 248.951 249.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 0.000512 1024 360 420 35280 1.67101 11.7147 52.3764 65.8075 65.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 3.2e-05 512 420 280 460800 36.3498 13.6704 73.1498 408.044 531.455 531.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 500 0.000256 1024 80 1220 54144 6.09562 3.38294 71.1565 103.841 184.609 184.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 0.000128 512 440 300 110592 7.86915 3.38534 19.205 102.216 132.861 133.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 900 6.4e-05 4096 50 9300 295488 49.15 59.3615 8815.77 1765.63 10690.1 10690.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 0.001024 2048 210 740 12528 1.46842 15.2004 100.186 116.898 116.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 0.000256 1024 210 940 62208 5.71645 3.38534 61.0556 103.893 174.182 174.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1500 0.000256 2048 440 6200 63936 5.82285 7.03469 715.782 209.046 937.764 937.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 0.000256 4096 470 2560 62208 11.4833 13.9329 505.759 417.924 949.177 949.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1660 0.000256 1024 420 1820 67200 4.54074 3.5265 180.088 104.652 292.917 293.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 0.000512 1024 360 420 35360 1.67117 15.9416 52.4481 70.1063 70.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 3.2e-05 512 420 280 481280 36.4627 13.3755 104.083 419.411 573.57 573.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 500 0.000256 1024 80 1220 55040 6.08019 3.38941 99.0328 104.293 212.923 213.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 0.000128 512 440 300 117760 7.82045 3.41958 27.7855 105.028 144.233 144.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 900 6.4e-05 4096 50 9300 295680 49.1602 59.3282 12336.9 1767.1 14212.6 14212.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 0.001024 2048 210 740 12640 1.47261 21.1804 101.423 124.119 124.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 0.000256 1024 210 940 62720 5.72256 3.39133 84.8241 104.202 198.268 198.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1500 0.000256 2048 440 6200 64320 5.8335 7.03693 1009.2 209.512 1231.66 1231.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 0.000256 4096 470 2560 62400 11.4989 13.9532 708.727 418.935 1153.19 1153.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1660 0.000256 1024 420 1820 66560 4.53427 3.50954 130.122 104.329 242.603 242.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 0.000512 1024 360 420 35200 1.65802 11.2249 52.3371 65.2617 65.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 3.2e-05 512 420 280 471040 36.0602 13.1284 72.1776 412.6 534.204 534.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 500 0.000256 1024 80 1220 53760 6.07658 3.37062 68.0341 103.447 181.054 181.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 0.000128 512 440 300 112640 7.86694 3.39558 19.0089 103.362 133.815 133.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 900 6.4e-05 4096 50 9300 295680 48.9975 59.3185 8557.35 1767.96 10433.8 10433.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 0.001024 2048 210 740 12480 1.46525 14.5633 100.152 116.223 116.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 0.000256 1024 210 940 61440 5.7128 3.36541 58.3405 103.447 171.001 171.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1500 0.000256 2048 440 6200 64000 5.80899 7.0337 694.069 209.291 916.278 916.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 0.000256 4096 470 2560 62080 11.4634 13.9251 490.911 418.44 934.813 934.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1660 0.000256 1024 420 1820 67584 4.54083 3.5311 170.032 104.828 283.043 283.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 0.000512 1024 360 420 35328 1.6649 14.9401 52.3781 69.0254 69.0827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 3.2e-05 512 420 280 466944 36.4564 13.1307 94.6021 412.149 556.58 556.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 500 0.000256 1024 80 1220 55296 6.07894 3.40166 92.6953 104.289 206.603 206.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 0.000128 512 440 300 113664 7.80941 3.39776 25.2711 103.326 139.991 140.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 900 6.4e-05 4096 50 9300 295680 49.036 59.3244 11556.8 1766.2 13431.5 13431.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 0.001024 2048 210 740 12672 1.47683 19.6516 101.499 122.672 122.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1010 0.000256 1024 210 940 62976 5.71514 3.39882 79.5946 104.293 193.129 193.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1500 0.000256 2048 440 6200 64320 5.81402 7.03066 942.061 212.117 1167.1 1167.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 0.000256 4096 470 2560 62400 11.479 13.9282 664.434 418.849 1108.76 1108.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1660 0.000256 1024 420 1820 66816 4.53869 3.52051 125.44 104.444 238.052 238.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 0.000512 1024 360 420 35136 1.65485 10.7869 52.247 64.7309 64.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 3.2e-05 512 420 280 466944 36.5198 13.1276 68.279 412.222 530.391 530.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 500 0.000256 1024 80 1220 53760 6.07395 3.37357 65.1087 103.392 178.082 178.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 0.000128 512 440 300 110592 7.9943 3.40173 17.8826 103.285 132.748 132.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 900 6.4e-05 4096 50 9300 295296 49.211 59.3779 8160.75 1768.97 10038.5 10038.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 0.001024 2048 210 740 12480 1.4632 13.9873 100.191 115.687 115.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 0.000256 1024 210 940 61440 5.70979 3.36774 55.7151 103.39 168.313 168.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1500 0.000256 2048 440 6200 63744 5.79894 7.00035 661.948 208.658 883.477 883.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 0.000256 4096 470 2560 61824 11.4596 13.908 468.33 417.186 910.96 911.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1660 0.000256 1024 420 1820 67600 4.57904 3.54509 176.501 105 289.733 289.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 0.000512 1024 360 420 35400 1.66912 15.7797 52.5292 70.0227 70.0785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 3.2e-05 512 420 280 473600 36.0057 13.1649 100.48 412.552 562.439 562.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 500 0.000256 1024 80 1220 55200 6.12109 3.41011 96.9238 104.53 211.113 211.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1380 0.000128 512 440 300 115200 7.76266 3.40307 26.8213 103.421 141.591 141.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 900 6.4e-05 4096 50 9300 295800 49.3059 59.423 12038.7 1771.08 13918.6 13918.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 0.001024 2048 210 740 12600 1.47251 20.1265 101.365 123.008 123.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 0.000256 1024 210 940 62400 5.7735 3.40992 82.2657 104.443 196.02 196.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1500 0.000256 2048 440 6200 64400 5.86547 7.10861 981.038 209.776 1203.86 1203.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 0.000256 4096 470 2560 62400 11.5785 13.9818 690.973 420.507 1137.11 1137.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1660 0.000256 1024 420 1820 67200 4.55261 3.52976 129.481 104.583 242.256 242.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 0.000512 1024 360 420 35200 1.66282 11.1905 52.388 65.2849 65.3418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 3.2e-05 512 420 280 460800 37.207 13.1584 69.6317 412.58 532.81 532.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 500 0.000256 1024 80 1220 54400 6.06419 3.3792 68.0692 103.491 181.133 181.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1380 0.000128 512 440 300 115200 7.76336 3.40326 19.194 103.381 133.925 134.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 900 6.4e-05 4096 50 9300 295200 49.3991 59.4064 8419.43 1767.35 10295.7 10295.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 0.001024 2048 210 740 12400 1.45904 14.1396 100.045 115.688 115.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 0.000256 1024 210 940 60800 5.75853 3.37715 56.7817 103.49 169.535 169.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1500 0.000256 2048 440 6200 64000 5.82042 7.02643 683.932 208.943 905.795 905.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 0.000256 4096 470 2560 62000 11.5061 13.9477 482.38 417.754 925.662 925.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1660 0.000256 1024 420 1820 67200 4.55328 3.53075 217.503 104.855 330.549 330.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 0.000512 1024 360 420 35392 1.6688 20.1883 52.4832 74.3812 74.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 3.2e-05 512 420 280 473088 36.1497 13.1809 128.769 413.557 591.892 592.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 500 0.000256 1024 80 1220 55552 6.11971 3.41434 125.408 104.942 240.008 240.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 0.000128 512 440 300 114688 7.81139 3.39968 34.2753 103.574 149.243 149.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 900 6.4e-05 4096 50 9300 295456 49.0531 59.3647 15225.1 1766.31 17100 17100.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 0.001024 2048 210 740 12656 1.47478 26.8137 101.502 129.832 129.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 0.000256 1024 210 940 62720 5.78227 3.40998 105.295 104.832 219.443 219.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1500 0.000256 2048 440 6200 64288 5.8327 7.11331 1237.99 209.484 1460.49 1460.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 0.000256 4096 470 2560 62496 11.5036 13.9531 877.609 418.824 1321.96 1322.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1660 0.000256 1024 420 1820 66304 4.50538 3.49395 146.727 103.874 258.711 258.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 0.000512 1024 360 420 35168 1.66298 13.1052 52.3721 67.1858 67.2413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 3.2e-05 512 420 280 458752 35.7346 13.0231 82.9349 404.306 536.226 536.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 500 0.000256 1024 80 1220 53760 6.09354 3.38125 79.0567 103.852 192.509 192.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 0.000128 512 440 300 107520 7.88522 3.36992 21.311 101.329 134.078 134.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 900 6.4e-05 4096 50 9300 295232 49.1131 59.4142 10054.8 1769.95 11933.4 11933.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 0.001024 2048 210 740 12544 1.47866 17.4507 101.538 120.511 120.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 0.000256 1024 210 940 60928 5.7521 3.3824 67.5285 103.859 180.65 180.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1500 0.000256 2048 440 6200 63616 5.78765 7.08198 805.331 208.722 1026.99 1027.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 0.000256 4096 470 2560 61824 11.4505 13.9083 573.731 417.302 1016.47 1016.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1660 0.000256 1024 420 1820 67200 4.5591 3.53459 209.119 104.693 322.016 322.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 0.000512 1024 360 420 35280 1.65901 19.1877 52.3873 73.2757 73.3328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 3.2e-05 512 420 280 476160 35.7713 13.1564 124.487 412.518 586.171 586.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 500 0.000256 1024 80 1220 55680 6.11629 3.41565 120.118 104.782 234.558 234.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 0.000128 512 440 300 115200 7.75658 3.40013 33.0775 103.326 147.742 147.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 900 6.4e-05 4096 50 9300 295440 49.1884 59.4158 14678.3 1767.77 16554.8 16555.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 0.001024 2048 210 740 12600 1.47251 25.9235 101.419 128.858 128.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 0.000256 1024 210 940 62400 5.79904 3.41402 100.189 104.677 214.206 214.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1500 0.000256 2048 440 6200 64320 5.86752 7.05136 1190.29 212.591 1415.88 1415.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 0.000256 4096 470 2560 62400 11.5498 13.9729 845.527 419.527 1290.65 1290.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1660 0.000256 1024 420 1820 67200 4.55059 3.5279 146.525 105.79 260.503 260.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 0.000512 1024 360 420 35040 1.64864 13.1362 52.6909 67.5178 67.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 3.2e-05 512 420 280 460800 37.1759 13.1426 82.1051 416.293 548.962 549.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 500 0.000256 1024 80 1220 53760 6.08227 3.37562 78.666 104.469 192.723 192.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 0.000128 512 440 300 115200 7.74957 3.39968 22.4701 104.336 138.137 138.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 900 6.4e-05 4096 50 9300 295200 49.1641 59.3529 9928.04 1783.59 11820.3 11820.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 0.001024 2048 210 740 12480 1.47424 16.7709 101.856 120.145 120.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 0.000256 1024 210 940 61440 5.71677 3.37674 67.3641 104.475 181.06 181.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1500 0.000256 2048 440 6200 63840 5.82384 7.18899 800.446 211.356 1024.89 1024.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 0.000256 4096 470 2560 61920 11.4913 13.9504 567.16 422.582 1015.26 1015.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1660 0.000256 1024 420 1820 67072 4.54211 3.52928 203.065 104.706 315.951 316.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 0.000512 1024 360 420 35328 1.66685 18.5989 52.4235 72.7329 72.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 3.2e-05 512 420 280 475136 36.9104 13.3324 120.39 417.683 588.552 588.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 500 0.000256 1024 80 1220 55296 6.12422 3.40774 115.566 104.798 230.03 230.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 0.000128 512 440 300 114688 7.94659 3.41133 31.8669 104.623 148.026 148.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 900 6.4e-05 4096 50 9300 295680 49.0659 59.3263 14316.5 1765.94 16191 16191.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 0.001024 2048 210 740 12544 1.46803 24.9763 100.188 126.677 126.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 0.000256 1024 210 940 62464 5.77885 3.41197 97.3141 107.047 213.681 213.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1500 0.000256 2048 440 6200 64000 5.82656 7.02346 1150.8 213.867 1377.59 1377.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 0.000256 4096 470 2560 62208 11.4788 13.9284 819.335 418.216 1263.03 1263.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1660 0.000256 1024 420 1820 66560 4.55546 3.5287 140.812 104.963 253.966 254.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 0.000512 1024 360 420 35072 1.65536 12.6277 52.2882 66.6141 66.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 3.2e-05 512 420 280 458752 38.389 13.3278 78.4775 418.105 548.531 548.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 500 0.000256 1024 80 1220 55296 6.13594 3.41197 78.2097 104.942 192.828 192.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 0.000128 512 440 300 114688 7.94979 3.40992 21.66 104.793 137.996 138.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 900 6.4e-05 4096 50 9300 294912 49.2837 59.3125 9589.06 1767.4 11465.2 11465.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 0.001024 2048 210 740 12288 1.45818 16.239 99.8932 117.634 117.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 0.000256 1024 210 940 61440 5.82854 3.41418 64.7919 104.941 179.105 179.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1500 0.000256 2048 440 6200 64000 5.82563 7.0328 773.138 209.69 995.76 995.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 0.000256 4096 470 2560 61952 11.4873 13.9321 550.308 419.261 995.064 995.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1660 0.000256 1024 420 1820 66816 4.53616 3.52416 179.065 104.544 291.851 291.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 0.000512 1024 360 420 35136 1.6576 16.13 52.3041 70.1351 70.1941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 3.2e-05 512 420 280 466944 36.5188 13.1313 102.702 412.624 565.224 565.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 500 0.000256 1024 80 1220 53760 6.0841 3.36896 97.9258 103.594 211.112 211.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 0.000128 512 440 300 110592 7.99021 3.40173 26.8337 103.384 141.795 141.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 900 6.4e-05 4096 50 9300 295296 49.2433 59.3861 12530.7 1769.07 14408.5 14408.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 0.001024 2048 210 740 12480 1.47018 21.5502 100.237 123.299 123.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 0.000256 1024 210 940 61440 5.70502 3.37232 84.3397 103.491 197.037 197.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1500 0.000256 2048 440 6200 63744 5.80483 7.00038 1008.2 208.983 1230.07 1230.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 0.000256 4096 470 2560 61824 11.4526 13.9141 711.955 417.694 1155.09 1155.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1660 0.000256 1024 420 1820 66048 4.50749 3.48838 130.644 103.667 242.417 242.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 0.000512 1024 360 420 34944 1.65702 11.5534 52.2445 65.4973 65.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 3.2e-05 512 420 280 442368 35.6061 12.8212 69.284 395.932 513.884 514.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 500 0.000256 1024 80 1220 52224 6.16835 3.37866 67.5105 103.645 180.831 180.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 0.000128 512 440 300 98304 8.17219 3.35027 17.1524 99.2903 128.146 128.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 900 6.4e-05 4096 50 9300 294912 49.1336 59.3538 8682.52 1767.18 10558.3 10558.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 0.001024 2048 210 740 12288 1.468 14.5397 100.19 116.241 116.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 0.000256 1024 210 940 61440 5.72963 3.37715 59.472 103.648 172.355 172.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1500 0.000256 2048 440 6200 63744 5.81082 7.05318 704.211 209.175 926.329 926.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 0.000256 4096 470 2560 61440 11.4779 13.9284 494.344 418.179 938.004 938.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1660 0.000256 1024 420 1820 67200 4.55238 3.53139 187.869 104.502 300.564 300.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 0.000512 1024 360 420 35200 1.66298 16.9325 52.3451 70.9828 71.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 3.2e-05 512 420 280 460800 37.2011 13.1625 105.836 412.238 568.673 568.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 500 0.000256 1024 80 1220 54400 6.06096 3.38077 103.773 103.514 216.855 216.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1380 0.000128 512 440 300 115200 7.76346 3.40259 29.0323 103.293 143.674 143.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 900 6.4e-05 4096 50 9300 295200 49.4363 59.3727 12802.9 1765.87 14677.7 14677.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 0.001024 2048 210 740 12400 1.46214 21.4489 100.079 123.031 123.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 0.000256 1024 210 940 60800 5.75587 3.37715 86.7052 103.408 199.377 199.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1500 0.000256 2048 440 6200 64000 5.82016 7.02746 1047.82 208.773 1269.52 1269.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 0.000256 4096 470 2560 62000 11.5118 13.9381 731.376 417.407 1174.31 1174.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1660 0.000256 1024 420 1820 65600 4.52061 3.48886 139.853 103.726 251.696 251.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 0.000512 1024 360 420 34800 1.64752 11.8492 52.0652 65.605 65.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 3.2e-05 512 420 280 460800 37.1943 13.1501 75.5276 412.276 538.384 538.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 500 0.000256 1024 80 1220 54400 6.07418 3.38227 74.752 103.651 187.983 188.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 0.000128 512 440 300 115200 7.75651 3.40259 20.821 103.403 135.564 135.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 900 6.4e-05 4096 50 9300 295200 49.1969 59.4296 9203.57 1767.6 11080 11080.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 0.001024 2048 210 740 12000 1.44442 14.977 99.4591 115.925 115.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 0.000256 1024 210 940 60800 5.76134 3.37878 61.7836 103.646 174.695 174.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1500 0.000256 2048 440 6200 64000 5.82842 7.09632 754.311 209.338 976.646 976.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 0.000256 4096 470 2560 61600 11.4942 13.9469 520.537 418.436 964.487 964.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1660 0.000256 1024 420 1824 67328 4.56122 3.53699 142.191 104.992 255.395 255.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1850 0.000512 1024 360 432 35360 1.6703 22.8086 52.511 77.0353 77.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 3.2e-05 512 420 288 491520 35.4666 13.3261 156.374 417.906 623.321 623.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 500 0.000256 1024 80 1224 56064 6.10426 3.41549 77.5597 104.966 192.177 192.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1380 0.000128 512 440 312 120832 7.61373 3.40787 35.747 104.63 151.585 151.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 900 6.4e-05 4096 50 9312 295744 49.2577 59.3163 9624.49 1767.29 11500.5 11500.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 730 0.001024 2048 210 744 12704 1.48186 32.6451 101.556 135.728 135.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1010 0.000256 1024 210 960 64000 5.73149 3.41606 66.7287 104.969 180.971 181.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1500 0.000256 2048 440 6216 64384 5.8368 7.03766 779.045 209.753 1001.75 1001.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 0.000256 4096 470 2568 62464 11.52 13.9428 555.225 419.443 1000.21 1000.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1660 0.000256 1024 420 1824 67360 4.57642 3.54422 149.477 104.923 262.634 262.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 0.000512 1024 360 432 35360 1.66758 13.3027 52.482 67.4965 67.5536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 3.2e-05 512 420 288 491520 35.6755 13.3919 88.0502 418.963 556.322 556.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 500 0.000256 1024 80 1224 56000 6.13837 3.42781 82.1415 104.902 196.741 196.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 0.000128 512 440 312 121600 7.6176 3.42016 23.5625 104.896 139.682 139.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 900 6.4e-05 4096 50 9312 295680 49.3966 59.4068 10124.2 1765.82 11999 11999.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 730 0.001024 2048 210 744 12680 1.47811 33.0916 101.471 136.086 136.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1010 0.000256 1024 210 960 64000 5.76541 3.42742 70.9676 104.901 185.194 185.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1500 0.000256 2048 440 6216 64400 5.86358 7.05386 824.418 209.619 1047.03 1047.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 0.000256 4096 470 2568 62480 11.5629 13.9712 584.293 419.097 1029 1029.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1660 0.000256 1024 420 1824 67200 4.55702 3.52934 147.602 104.868 260.665 260.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 0.000512 1024 360 432 35328 1.66573 13.2226 52.5025 67.4339 67.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 3.2e-05 512 420 288 485376 35.6168 13.2936 86.8525 416.648 552.648 552.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 500 0.000256 1024 80 1224 55680 6.1183 3.41789 81.1339 104.852 195.651 195.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 0.000128 512 440 312 119808 7.61146 3.40787 23.1831 104.317 138.702 138.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 900 6.4e-05 4096 50 9312 295680 49.3003 59.3412 9969.58 1767.53 11845.9 11846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 0.001024 2048 210 744 12672 1.47856 17.1314 101.522 120.174 120.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1010 0.000256 1024 210 960 63744 5.73629 3.41181 69.8036 104.846 183.923 184.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1500 0.000256 2048 440 6216 64320 5.8409 7.03898 809.828 209.76 1032.54 1032.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 0.000256 4096 470 2568 62400 11.5276 13.9517 574.048 419.388 1018.99 1019.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1660 0.000256 1024 420 1824 67200 4.54755 3.52864 102.694 104.831 215.712 215.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1850 0.000512 1024 360 432 35232 1.66608 23.9723 52.3896 78.0698 78.1271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1410 3.2e-05 512 420 288 479232 35.3864 13.1247 55.7125 412.153 516.615 516.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 500 0.000256 1024 80 1224 55296 6.07405 3.40378 52.2189 104.293 166.117 166.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 0.000128 512 440 312 116736 7.64573 3.39872 14.7959 103.225 129.251 129.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 900 6.4e-05 4096 50 9312 295680 49.2079 59.3161 6460.52 1766.23 8335.43 8335.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 730 0.001024 2048 210 744 12576 1.47046 35.3586 101.341 138.212 138.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1010 0.000256 1024 210 960 62976 5.7176 3.39869 44.891 104.295 158.433 158.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1500 0.000256 2048 440 6216 64128 5.82275 7.03085 523.347 209.426 745.703 745.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 0.000256 4096 470 2568 62208 11.4839 13.9309 370.469 418.72 814.68 814.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1660 0.000256 1024 420 1824 67200 4.56624 3.54099 168.754 104.855 281.828 281.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 0.000512 1024 360 432 35336 1.66621 15.4921 52.5099 69.71 69.7672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 3.2e-05 512 420 288 487424 35.9132 13.3775 101.901 418.625 570.052 570.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 500 0.000256 1024 80 1224 55552 6.13254 3.43277 93.5653 104.918 208.179 208.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 0.000128 512 440 312 120064 7.6944 3.41667 27.1084 104.916 143.318 143.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 900 6.4e-05 4096 50 9312 295680 49.3792 59.3806 11583.4 1766.98 13459.3 13459.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 0.001024 2048 210 744 12656 1.47827 20.1482 101.489 123.159 123.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 0.000256 1024 210 960 63616 5.75382 3.42221 81.0206 104.836 195.161 195.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1500 0.000256 2048 440 6216 64400 5.84765 7.05398 944.02 221.339 1178.33 1178.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 0.000256 4096 470 2568 62496 11.5391 13.9794 669.811 430.141 1125.54 1125.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1660 0.000256 1024 420 1824 67200 4.55683 3.53008 115.64 104.944 228.782 228.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 0.000512 1024 360 432 35280 1.66864 9.95738 52.5162 64.1858 64.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 3.2e-05 512 420 288 473088 36.1573 13.1868 63.1934 413.903 526.683 526.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 500 0.000256 1024 80 1224 55552 6.1208 3.41296 59.6423 104.922 174.228 174.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 0.000128 512 440 312 118272 7.60285 3.40134 17.2289 103.665 132.084 132.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 900 6.4e-05 4096 50 9312 295456 49.2517 59.3788 7288.18 1767.93 9164.88 9165.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 0.001024 2048 210 744 12544 1.46931 12.8249 101.342 115.681 115.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1010 0.000256 1024 210 960 63616 5.74224 3.41293 51.6093 104.92 165.815 165.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1500 0.000256 2048 440 6216 64288 5.83443 7.05347 592.787 209.654 815.401 815.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 0.000256 4096 470 2568 62272 11.4956 13.9548 420.621 419.164 865.308 865.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1660 0.000256 1024 420 1824 67072 4.54646 3.52902 159.649 104.709 272.545 272.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 0.000512 1024 360 432 35328 1.66506 15.0592 52.5139 69.2811 69.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 3.2e-05 512 420 288 491520 35.3602 13.3316 97.969 417.994 564.896 565.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 500 0.000256 1024 80 1224 55808 6.07792 3.40634 88.9617 104.686 203.263 203.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 0.000128 512 440 312 120832 7.59597 3.40797 26.3159 104.773 142.275 142.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 900 6.4e-05 4096 50 9312 295552 49.2099 59.294 10749.7 1767.43 12625.8 12625.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 0.001024 2048 210 744 12672 1.47702 19.5826 101.56 122.663 122.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 0.000256 1024 210 960 63488 5.72442 3.40685 77.7586 104.71 191.726 191.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1500 0.000256 2048 440 6216 64256 5.82608 7.02858 860.305 209.521 1082.75 1082.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 0.000256 4096 470 2568 62336 11.4935 13.9267 643.607 418.907 1088.01 1088.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1660 0.000256 1024 420 1824 67072 4.54742 3.52547 110.912 104.798 223.893 223.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 0.000512 1024 360 432 35200 1.66301 10.1601 52.4308 64.2978 64.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 3.2e-05 512 420 288 491520 35.359 13.3304 66.6373 418.073 533.636 533.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 500 0.000256 1024 80 1224 55296 6.11594 3.40979 58.9518 104.786 173.394 173.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 0.000128 512 440 312 118784 7.72717 3.41197 17.482 104.72 133.522 133.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 900 6.4e-05 4096 50 9312 295424 49.2791 59.3912 6881.24 1768.96 8759.01 8759.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 0.001024 2048 210 744 12544 1.4705 12.8048 101.389 115.709 115.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1010 0.000256 1024 210 960 63488 5.73235 3.40954 51.8312 104.779 165.879 165.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1500 0.000256 2048 440 6216 64000 5.81683 7.03242 549.397 209.373 771.692 771.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 0.000256 4096 470 2568 62208 11.4743 13.9264 423.193 418.608 867.274 867.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1660 0.000256 1024 420 1824 67392 4.56726 3.54883 180.71 105.015 293.953 294.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 0.000512 1024 360 432 35280 1.66298 16.2981 52.4633 70.4662 70.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 3.2e-05 512 420 288 479232 35.8035 13.221 105.185 414.553 569 569.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 500 0.000256 1024 80 1224 55296 6.12522 3.41299 99.4442 104.719 213.828 213.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 0.000128 512 440 312 119808 7.56067 3.40992 28.5747 103.809 143.535 143.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 900 6.4e-05 4096 50 9312 295632 49.4387 59.3571 12275.6 1767.26 14151.8 14151.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 0.001024 2048 210 744 12672 1.47878 21.0071 101.579 124.109 124.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 0.000256 1024 210 960 63360 5.7431 3.4088 86.1874 104.607 200.075 200.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1500 0.000256 2048 440 6216 64368 5.86854 7.05331 1004.28 209.804 1227.08 1227.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 0.000256 4096 470 2568 62352 11.5503 13.9729 706.982 419.467 1152.05 1152.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1660 0.000256 1024 420 1824 66816 4.55322 3.53043 130.833 104.64 243.669 243.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 0.000512 1024 360 432 35136 1.66086 11.4729 52.3162 65.4925 65.5462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 3.2e-05 512 420 288 460800 36.3283 13.0438 71.4932 408.087 529.184 529.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 500 0.000256 1024 80 1224 54144 6.10474 3.38838 68.5383 103.85 182.008 182.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 0.000128 512 440 312 115200 7.62342 3.38534 19.5666 102.238 132.998 133.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 900 6.4e-05 4096 50 9312 295488 49.2977 59.3626 8562.14 1765.8 10436.8 10436.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 0.001024 2048 210 744 12528 1.47085 14.4361 101.339 117.289 117.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 0.000256 1024 210 960 62208 5.71315 3.38534 59.2277 103.845 172.296 172.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1500 0.000256 2048 440 6216 63936 5.80832 7.03072 694.232 209.046 916.191 916.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 0.000256 4096 470 2568 61920 11.4814 13.9383 490.133 417.964 933.588 933.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1660 0.000256 1024 420 1824 66880 4.54461 3.52794 170.361 104.63 283.175 283.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 0.000512 1024 360 432 35280 1.66634 15.4105 52.465 69.5829 69.6394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 3.2e-05 512 420 288 491520 35.5872 13.3695 102.506 419.324 571.029 571.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 500 0.000256 1024 80 1224 55040 6.08058 3.39085 93.3846 104.257 207.242 207.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 0.000128 512 440 312 120320 7.68394 3.41606 27.3404 105.095 143.716 143.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 900 6.4e-05 4096 50 9312 295520 49.2211 59.3145 11649 1767.61 13525.3 13525.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 0.001024 2048 210 744 12640 1.47446 19.7857 101.51 122.813 122.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 0.000256 1024 210 960 63360 5.68915 3.39354 81.2143 104.179 194.604 194.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1500 0.000256 2048 440 6216 64160 5.82323 7.04966 947.819 209.459 1170.22 1170.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 0.000256 4096 470 2568 62240 11.4995 13.9481 670.889 418.851 1115.26 1115.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1660 0.000256 1024 420 1824 66560 4.53158 3.51434 127.021 104.246 239.423 239.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 0.000512 1024 360 432 35200 1.66406 11.2216 52.437 65.3663 65.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 3.2e-05 512 420 288 471040 36.0676 13.1321 71.2023 412.271 532.909 533.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 500 0.000256 1024 80 1224 53760 6.07254 3.36842 65.9673 103.367 178.902 179.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 0.000128 512 440 312 117760 7.57382 3.39763 19.45 103.283 133.891 134.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 900 6.4e-05 4096 50 9312 295360 49.2164 59.3552 8277.5 1768.27 10154.5 10154.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 0.001024 2048 210 744 12480 1.46586 14.0493 104.317 119.877 119.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 0.000256 1024 210 960 62720 5.64403 3.3671 58.1787 103.37 170.685 170.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1500 0.000256 2048 440 6216 64000 5.80157 7.03693 673.428 209.123 895.465 895.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 0.000256 4096 470 2568 62080 11.4539 13.9307 477.253 418.229 920.941 921.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1660 0.000256 1024 420 1824 67200 4.54461 3.52906 212.713 104.918 325.817 325.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 0.000512 1024 360 432 35232 1.66509 20.0584 52.4226 74.189 74.2482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 3.2e-05 512 420 288 479232 35.3492 13.1277 128.973 412.506 590.194 590.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 500 0.000256 1024 80 1224 55296 6.07482 3.4016 121.62 104.491 235.717 235.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 0.000128 512 440 312 116736 7.6407 3.39392 34.1169 103.309 148.642 148.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 900 6.4e-05 4096 50 9312 295680 49.1742 59.3425 14778.7 1771.83 16659.2 16659.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 0.001024 2048 210 744 12576 1.47184 25.7117 101.387 128.613 128.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 0.000256 1024 210 960 62976 5.71005 3.40173 103.511 104.388 217.135 217.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1500 0.000256 2048 440 6216 64128 5.80902 7.03222 1201.04 209.609 1423.56 1423.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 0.000256 4096 470 2568 62208 11.4693 13.9383 849.902 419.078 1294.46 1294.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1660 0.000256 1024 420 1824 66816 4.53856 3.52454 141.579 104.435 254.186 254.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 0.000512 1024 360 432 35136 1.66624 12.8328 52.3813 66.9239 66.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 3.2e-05 512 420 288 466944 36.5365 13.1241 82.2256 412.182 544.304 544.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 500 0.000256 1024 80 1224 53760 6.07702 3.37325 75.4463 103.385 188.412 188.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 0.000128 512 440 312 116736 7.6584 3.39792 22.3411 103.279 136.859 137.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 900 6.4e-05 4096 50 9312 295296 49.23 59.3863 9543.61 1767.14 11419.5 11419.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 0.001024 2048 210 744 12480 1.46771 16.7122 101.341 119.563 119.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 0.000256 1024 210 960 61440 5.70858 3.37069 65.4908 103.387 178.086 178.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1500 0.000256 2048 440 6216 63744 5.79728 7.01488 767.115 208.646 988.647 988.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 0.000256 4096 470 2568 61824 11.4535 13.91 548.981 417.159 991.577 991.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1660 0.000256 1024 420 1824 67200 4.57731 3.54304 209.922 105.002 323.156 323.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 0.000512 1024 360 432 35300 1.6687 19.626 52.5312 73.8687 73.9267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 3.2e-05 512 420 288 473600 36.0181 13.1666 125.824 412.563 587.815 587.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 500 0.000256 1024 80 1224 55200 6.1321 3.41619 118.952 104.539 233.173 233.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 0.000128 512 440 312 118400 7.57814 3.4 34.2737 103.322 148.761 148.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 900 6.4e-05 4096 50 9312 295600 49.5997 59.4953 14612.5 1768.58 16490.4 16490.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 0.001024 2048 210 744 12600 1.46861 25.9476 101.462 128.924 128.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 0.000256 1024 210 960 63200 5.74339 3.40992 102.31 104.453 216.044 216.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1500 0.000256 2048 440 6216 64200 5.86032 7.05277 1183.67 209.775 1406.43 1406.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 0.000256 4096 470 2568 62400 11.5507 13.9796 841.899 419.411 1286.92 1286.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1660 0.000256 1024 420 1824 66400 4.5609 3.53075 146.19 104.494 258.889 258.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 0.000512 1024 360 432 35200 1.66672 13.3996 52.4794 67.5881 67.6458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 3.2e-05 512 420 288 460800 37.2206 13.1611 83.1472 412.237 546.006 546.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 500 0.000256 1024 80 1224 54400 6.06195 3.37974 79.3433 103.401 192.315 192.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 0.000128 512 440 312 115200 7.75613 3.40541 22.652 103.293 137.287 137.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 900 6.4e-05 4096 50 9312 295200 49.3892 59.3877 9899.69 1765.86 11774.5 11774.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 0.001024 2048 210 744 12400 1.46195 16.6252 100.095 118.226 118.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 0.000256 1024 210 960 62400 5.68922 3.38125 69.0947 103.401 181.698 181.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1500 0.000256 2048 440 6216 63600 5.80886 7.03485 796.358 208.772 1018.05 1018.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 0.000256 4096 470 2568 62000 11.5079 13.9386 568.442 417.396 1011.36 1011.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1660 0.000256 1024 420 1824 67200 4.5576 3.53443 205.733 104.865 318.802 318.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 0.000512 1024 360 432 35280 1.66912 19.2799 52.474 73.4647 73.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 3.2e-05 512 420 288 473088 36.1483 13.1826 122.648 413.606 585.823 586.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 500 0.000256 1024 80 1224 55552 6.12387 3.41386 116.946 104.95 231.564 231.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 0.000128 512 440 312 118272 7.60205 3.4063 33.4706 103.597 148.256 148.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 900 6.4e-05 4096 50 9312 295456 49.2631 59.3674 14345 1766.53 16220.4 16220.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 0.001024 2048 210 744 12544 1.47251 24.971 101.304 127.79 127.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 0.000256 1024 210 960 63616 5.73638 3.41366 101.119 104.856 215.252 215.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1500 0.000256 2048 440 6216 64288 5.82611 7.05754 1165.59 209.508 1388.06 1388.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 0.000256 4096 470 2568 62272 11.4997 13.9419 827.607 418.873 1271.99 1272.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1660 0.000256 1024 420 1824 66304 4.50822 3.49248 141.636 103.798 253.543 253.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 0.000512 1024 360 432 35168 1.66746 12.8556 52.4708 67.0392 67.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 3.2e-05 512 420 288 458752 35.7635 13.0375 79.4251 404.009 532.468 532.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 500 0.000256 1024 80 1224 53760 6.10506 3.38096 75.5249 103.777 188.915 189.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 0.000128 512 440 312 114688 7.48016 3.36995 21.6973 101.248 133.979 134.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 900 6.4e-05 4096 50 9312 295232 49.2795 59.413 9446.58 1768.68 11324.1 11324.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 0.001024 2048 210 744 12320 1.45805 15.9357 99.9505 117.387 117.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 0.000256 1024 210 960 62720 5.68838 3.38176 66.3343 103.777 179.308 179.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1500 0.000256 2048 440 6216 63616 5.79459 7.11248 762.276 208.578 983.836 983.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 0.000256 4096 470 2568 61824 11.4437 13.9049 542.104 417.021 984.547 984.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1660 0.000256 1024 420 1824 66720 4.56838 3.53312 197.646 104.606 310.464 310.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 0.000512 1024 360 432 35280 1.66835 18.6819 52.478 72.8712 72.9277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 3.2e-05 512 420 288 476160 35.762 13.1631 119.44 412.183 580.788 580.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 500 0.000256 1024 80 1224 55680 6.1168 3.41632 114.433 104.701 228.797 228.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 0.000128 512 440 312 119040 7.54269 3.4 32.6758 103.239 147.042 147.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 900 6.4e-05 4096 50 9312 295440 49.3486 59.3808 13850.7 1766.33 15725.9 15726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 0.001024 2048 210 744 12600 1.47251 23.7433 101.472 126.73 126.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 0.000256 1024 210 960 63360 5.75475 3.41498 98.1578 104.59 212.046 212.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1500 0.000256 2048 440 6216 64320 5.85523 7.0521 1131.59 209.73 1354.3 1354.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 0.000256 4096 470 2568 62400 11.5534 13.9676 799.515 419.259 1244.37 1244.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1660 0.000256 1024 420 1824 66240 4.56323 3.53155 135.51 104.742 248.458 248.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 0.000512 1024 360 432 35040 1.66224 12.1411 52.3055 66.1501 66.2093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 3.2e-05 512 420 288 460800 37.1782 13.142 76.0898 412.148 538.808 538.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 500 0.000256 1024 80 1224 53760 6.08854 3.37184 71.6299 103.435 184.654 184.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 0.000128 512 440 312 115200 7.74998 3.40019 20.8534 103.293 135.481 135.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 900 6.4e-05 4096 50 9312 295200 49.2995 59.3777 8921.38 1765.8 10796 10796.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 0.001024 2048 210 744 12480 1.47251 15.223 101.46 118.201 118.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 0.000256 1024 210 960 61440 5.71232 3.37523 61.3823 103.432 174.034 174.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1500 0.000256 2048 440 6216 63840 5.8311 7.03171 721.776 209.248 943.963 944.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 0.000256 4096 470 2568 61920 11.4959 13.949 510.464 418.36 954.347 954.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1660 0.000256 1024 420 1824 67072 4.54784 3.52685 189.496 104.719 302.404 302.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 0.000512 1024 360 432 35200 1.66416 17.8327 52.3897 71.9296 71.9872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 3.2e-05 512 420 288 491520 35.3569 13.3293 119.19 417.738 585.863 586.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 500 0.000256 1024 80 1224 55296 6.11683 3.41101 108.719 104.808 223.188 223.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 0.000128 512 440 312 118784 7.72714 3.4113 31.1315 104.636 147.087 147.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 900 6.4e-05 4096 50 9312 295424 49.2516 59.3521 13242.4 1767.56 15118.7 15118.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 0.001024 2048 210 744 12544 1.47178 22.6147 101.347 125.476 125.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 0.000256 1024 210 960 63488 5.73123 3.41197 93.67 104.702 207.648 207.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1500 0.000256 2048 440 6216 64000 5.81094 7.12026 1074.61 209.282 1296.89 1296.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 0.000256 4096 470 2568 62208 11.4833 13.9308 762.345 418.406 1206.24 1206.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1660 0.000256 1024 420 1824 66560 4.5551 3.53075 135.638 104.889 248.726 248.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 0.000512 1024 360 432 35072 1.66576 12.0701 52.3935 66.1714 66.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 3.2e-05 512 420 288 491520 35.3863 13.3284 80.6811 417.826 547.462 547.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 500 0.000256 1024 80 1224 55296 6.13373 3.41203 73.1672 104.871 187.716 187.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 0.000128 512 440 312 114688 7.95885 3.41277 20.4924 104.723 136.768 136.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 900 6.4e-05 4096 50 9312 294912 49.3026 59.315 9002 1766.2 10877 10877.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 0.001024 2048 210 744 12288 1.4585 15.0098 99.9524 116.464 116.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 0.000256 1024 210 960 63488 5.74307 3.40925 63.5773 104.877 177.738 177.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1500 0.000256 2048 440 6216 64000 5.82499 7.03898 726.961 209.551 949.449 949.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 0.000256 4096 470 2568 61952 11.4968 13.9346 516.479 418.957 960.941 961.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1660 0.000256 1024 420 1825 67456 4.55155 3.53485 158.313 105.003 271.511 271.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1850 0.000512 1024 360 425 35424 1.66912 26.3639 52.5244 80.6024 80.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 3.2e-05 512 420 275 491520 35.4583 13.3245 171.077 417.967 638.064 638.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 500 0.000256 1024 80 1225 56064 6.0977 3.4168 88.1586 104.983 202.78 202.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1380 0.000128 512 440 300 119808 7.65613 3.40886 38.7478 104.645 154.643 154.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 900 6.4e-05 4096 50 9300 295808 49.0421 59.3303 10824.6 1767.19 12700.4 12700.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 730 0.001024 2048 210 750 12640 1.4823 38.2566 101.532 141.313 141.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1010 0.000256 1024 210 950 63744 5.74141 3.41923 75.4054 104.993 189.689 189.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1500 0.000256 2048 440 6200 64448 5.84042 7.09642 882.547 209.783 1105.34 1105.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 0.000256 4096 470 2575 62400 11.5139 13.9428 626.784 419.542 1071.85 1071.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1660 0.000256 1024 420 1825 67520 4.5792 3.54304 144.376 104.943 257.555 257.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 0.000512 1024 360 425 35400 1.66595 12.6075 52.4639 66.7798 66.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 3.2e-05 512 420 275 491520 35.6809 13.3849 83.1809 419.041 551.528 551.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 500 0.000256 1024 80 1225 56000 6.1367 3.42426 79.0598 104.921 193.674 193.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 0.000128 512 440 300 120320 7.69443 3.41834 22.0677 104.922 138.291 138.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 900 6.4e-05 4096 50 9300 295760 49.2872 59.3963 9732.45 1765.66 11607 11607.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 730 0.001024 2048 210 750 12640 1.47866 32.0123 101.514 135.051 135.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1010 0.000256 1024 210 950 63680 5.77773 3.42458 67.4475 104.926 181.708 181.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1500 0.000256 2048 440 6200 64400 5.8736 7.05616 790.864 209.656 1013.53 1013.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 0.000256 4096 470 2575 62400 11.5698 13.9694 563.072 419.17 1007.86 1007.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1660 0.000256 1024 420 1825 67200 4.54278 3.5287 98.6352 104.553 211.371 211.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1850 0.000512 1024 360 425 35360 1.66666 22.4879 52.4615 76.658 76.7143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1410 3.2e-05 512 420 275 491520 36.0036 13.3763 149.01 419.019 617.657 617.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 500 0.000256 1024 80 1225 55040 6.08061 3.39018 50.9039 104.103 164.61 164.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1380 0.000128 512 440 300 120320 7.70586 3.41651 32.0188 104.933 148.262 148.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 900 6.4e-05 4096 50 9300 295680 49.1889 59.3164 6280.26 1765.45 8154.37 8154.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 730 0.001024 2048 210 750 12560 1.4695 32.0018 101.403 134.917 134.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1010 0.000256 1024 210 950 62720 5.72064 3.38739 42.9987 104.107 156.341 156.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1500 0.000256 2048 440 6200 64160 5.83101 7.03322 509.731 209.313 731.982 732.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 0.000256 4096 470 2575 62240 11.4996 13.9492 362.295 418.53 806.347 806.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1660 0.000256 1024 420 1825 67392 4.55072 3.53264 153.226 104.848 266.265 266.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 0.000512 1024 360 425 35424 1.67117 13.4206 52.5353 67.6692 67.7236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 3.2e-05 512 420 275 485376 35.5986 13.3018 87.0875 416.55 552.769 552.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 500 0.000256 1024 80 1225 55680 6.11414 3.41197 83.825 104.821 198.298 198.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 0.000128 512 440 300 118272 7.69808 3.40992 23.2154 104.3 138.806 138.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 900 6.4e-05 4096 50 9300 295680 49.143 59.3444 10366 1767.18 12241.9 12242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 0.001024 2048 210 750 12624 1.47651 17.8324 101.536 120.888 120.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1010 0.000256 1024 210 950 63744 5.73718 3.41152 71.9009 104.819 185.995 186.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1500 0.000256 2048 440 6200 64416 5.83645 7.03901 840.444 209.712 1063.1 1063.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 0.000256 4096 470 2575 62400 11.5282 13.9571 598.752 419.4 1043.71 1043.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1660 0.000256 1024 420 1825 67200 4.54682 3.5279 108.064 104.905 221.151 221.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 0.000512 1024 360 425 35328 1.66522 8.71818 52.4782 62.9036 62.9598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 3.2e-05 512 420 275 479232 35.377 13.1277 56.3285 412.477 517.547 517.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 500 0.000256 1024 80 1225 55296 6.08186 3.40016 54.0947 104.473 168.171 168.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 0.000128 512 440 300 116736 7.64138 3.39197 15.0431 103.303 129.565 129.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 900 6.4e-05 4096 50 9300 295680 49.0547 59.3277 6712.14 1767.59 8588.26 8588.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 730 0.001024 2048 210 750 12576 1.476 35.2928 101.53 138.343 138.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1010 0.000256 1024 210 950 62976 5.70861 3.39987 46.1095 104.371 159.716 159.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1500 0.000256 2048 440 6200 64320 5.81917 7.0384 544.707 209.592 767.232 767.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 0.000256 4096 470 2575 62208 11.4786 13.9307 386.343 419.048 830.873 830.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1660 0.000256 1024 420 1825 67424 4.56701 3.54086 162.981 104.774 275.973 276.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 0.000512 1024 360 425 35392 1.66794 14.6473 52.4651 68.8222 68.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 3.2e-05 512 420 275 487424 35.9166 13.3763 95.4204 418.32 563.274 563.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 500 0.000256 1024 80 1225 56000 6.10486 3.41818 89.999 104.755 204.403 204.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 0.000128 512 440 300 120064 7.69709 3.42035 25.6922 104.849 141.844 141.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 900 6.4e-05 4096 50 9300 295680 49.2551 59.3736 11113.4 1765.69 12987.8 12988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 0.001024 2048 210 750 12600 1.47882 19.4785 101.455 122.454 122.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 0.000256 1024 210 950 63616 5.75603 3.41971 77.1782 104.755 191.242 191.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1500 0.000256 2048 440 6200 64400 5.85418 7.09658 899.339 209.631 1122 1122.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 0.000256 4096 470 2575 62384 11.5571 13.9753 643.292 419.252 1088.15 1088.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1660 0.000256 1024 420 1825 67200 4.55558 3.5328 111.679 104.857 224.735 224.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 0.000512 1024 360 425 35280 1.66707 9.43309 52.393 63.5345 63.5908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 3.2e-05 512 420 275 473088 36.1428 13.1869 59.6044 413.544 522.722 522.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 500 0.000256 1024 80 1225 55552 6.1207 3.41606 57.2248 104.938 171.827 171.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 0.000128 512 440 300 118272 7.60192 3.40173 16.3305 103.578 131.093 131.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 900 6.4e-05 4096 50 9300 295456 49.07 59.3911 6999.12 1766.28 8874.01 8874.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 0.001024 2048 210 750 12544 1.47802 12.4009 101.448 115.37 115.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1010 0.000256 1024 210 950 63616 5.7407 3.40838 49.1886 104.829 163.294 163.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1500 0.000256 2048 440 6200 64288 5.8241 7.04099 568.757 209.478 791.174 791.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 0.000256 4096 470 2575 62272 11.5039 13.9595 406.165 418.812 850.515 850.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1660 0.000256 1024 420 1825 67072 4.54742 3.52666 165.363 104.611 278.157 278.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 0.000512 1024 360 425 35392 1.66912 15.3278 52.4749 69.5154 69.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 3.2e-05 512 420 275 491520 35.3451 13.3208 99.9527 417.617 566.476 566.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 500 0.000256 1024 80 1225 55808 6.08045 3.40378 93.6919 104.589 207.893 208.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 0.000128 512 440 300 118784 7.72736 3.41197 26.3742 104.681 142.378 142.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 900 6.4e-05 4096 50 9300 295680 49.0078 59.3036 11245.1 1765.18 13118.7 13118.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 0.001024 2048 210 750 12608 1.47709 19.7886 101.492 122.803 122.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 0.000256 1024 210 950 63488 5.73162 3.40742 80.2209 104.593 194.082 194.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1500 0.000256 2048 440 6200 64256 5.82662 7.03814 906.315 209.34 1128.59 1128.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 0.000256 4096 470 2575 62208 11.4862 13.9298 662.95 418.55 1106.99 1107.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1660 0.000256 1024 420 1825 67072 4.55066 3.52986 113.431 104.788 226.417 226.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 0.000512 1024 360 425 35328 1.6657 10.33 52.5137 64.5498 64.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 3.2e-05 512 420 275 491520 35.3632 13.3341 67.2246 417.98 534.141 534.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 500 0.000256 1024 80 1225 55296 6.11926 3.40685 61.1829 104.76 175.598 175.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 0.000128 512 440 300 118784 7.71981 3.40198 17.769 104.694 133.765 133.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 900 6.4e-05 4096 50 9300 295680 49.0811 59.3239 7199.4 1767.24 9075.2 9075.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 0.001024 2048 210 750 12544 1.47267 13.4472 101.538 116.502 116.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1010 0.000256 1024 210 950 63488 5.73405 3.40886 53.3648 104.757 167.396 167.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1500 0.000256 2048 440 6200 64000 5.81222 7.03898 572.006 209.332 794.261 794.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 0.000256 4096 470 2575 61952 11.478 13.9286 437.038 418.519 881.036 881.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1660 0.000256 1024 420 1825 67392 4.56691 3.54714 180.957 104.923 294.105 294.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 0.000512 1024 360 425 35352 1.66816 16.0198 52.4309 70.1594 70.2177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 3.2e-05 512 420 275 479232 35.7924 13.2106 102.86 414.193 566.298 566.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 500 0.000256 1024 80 1225 55296 6.11158 3.40848 99.1304 104.621 213.399 213.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 0.000128 512 440 300 117504 7.68429 3.4079 27.5044 103.72 142.502 142.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 900 6.4e-05 4096 50 9300 295632 49.2295 59.3738 12275.8 1765.73 14150.2 14150.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 0.001024 2048 210 750 12600 1.47792 21.0842 101.487 124.093 124.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 0.000256 1024 210 950 63360 5.74288 3.41197 85.2901 104.52 199.099 199.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1500 0.000256 2048 440 6200 64368 5.8591 7.11066 1000.54 211.767 1225.35 1225.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 0.000256 4096 470 2575 62352 11.5574 13.9735 708.85 419.22 1153.68 1153.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1660 0.000256 1024 420 1825 66816 4.55024 3.52666 134.072 104.622 246.88 246.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 0.000512 1024 360 425 35280 1.66938 11.6301 52.4245 65.7676 65.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 3.2e-05 512 420 275 460800 36.3064 13.0475 71.5812 408.016 529.186 529.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 500 0.000256 1024 80 1225 54144 6.10141 3.38534 70.0656 103.831 183.513 183.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 0.000128 512 440 300 115200 7.61859 3.38288 19.7626 102.21 133.151 133.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 900 6.4e-05 4096 50 9300 295488 49.1293 59.3203 8747.96 1767.27 10623.8 10624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 0.001024 2048 210 750 12528 1.47866 15.0611 101.484 118.067 118.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 0.000256 1024 210 950 62208 5.71965 3.38739 60.2343 103.827 173.3 173.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1500 0.000256 2048 440 6200 63936 5.81222 7.02054 709.319 209.028 931.253 931.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 0.000256 4096 470 2575 61920 11.477 13.9365 503.05 417.892 946.427 946.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1660 0.000256 1024 420 1825 67200 4.54691 3.53098 174.088 104.632 286.91 287.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 0.000512 1024 360 425 35360 1.6655 15.6531 52.4905 69.8538 69.9136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 3.2e-05 512 420 275 491520 35.5795 13.3734 102.434 419.314 570.942 571.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 500 0.000256 1024 80 1225 55040 6.08294 3.39101 96.2629 104.283 210.148 210.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 0.000128 512 440 300 120320 7.67645 3.41862 27.4836 105.006 143.766 143.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 900 6.4e-05 4096 50 9300 295680 49.1495 59.3446 11884.8 1767.41 13760.9 13761.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 0.001024 2048 210 750 12560 1.47728 20.1933 101.446 123.161 123.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 0.000256 1024 210 950 62720 5.7208 3.39142 82.4899 104.182 195.917 196.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1500 0.000256 2048 440 6200 64160 5.82861 7.03398 967.153 209.453 1189.55 1189.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 0.000256 4096 470 2575 62240 11.4885 13.9473 685.92 422.626 1134.06 1134.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1660 0.000256 1024 420 1825 66560 4.53302 3.51232 126.589 104.206 238.945 239.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 0.000512 1024 360 425 35200 1.66093 11.1043 52.3366 65.1435 65.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 3.2e-05 512 420 275 471040 36.0859 13.129 70.0356 412.112 531.603 531.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 500 0.000256 1024 80 1225 53760 6.07133 3.37021 66.4082 103.325 179.304 179.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 0.000128 512 440 300 117760 7.58106 3.38944 19.2692 103.244 133.666 133.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 900 6.4e-05 4096 50 9300 295680 49.0229 59.3278 8301.78 1765.87 10176.2 10176.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 0.001024 2048 210 750 12480 1.47408 14.3412 101.392 117.25 117.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 0.000256 1024 210 950 61440 5.69926 3.36896 56.6555 103.327 169.183 169.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1500 0.000256 2048 440 6200 64000 5.80454 7.0289 674.765 213.751 901.432 901.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 0.000256 4096 470 2575 62080 11.4792 13.923 480.841 418.034 924.353 924.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1660 0.000256 1024 420 1825 67200 4.5441 3.53274 206.188 104.809 319.179 319.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 0.000512 1024 360 425 35328 1.66643 19.1828 52.4209 73.3118 73.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 3.2e-05 512 420 275 479232 35.3668 13.1291 123.24 412.072 584.049 584.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 500 0.000256 1024 80 1225 55296 6.07546 3.40173 117.602 104.381 231.588 231.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 0.000128 512 440 300 116736 7.63882 3.3944 32.7922 103.199 147.204 147.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 900 6.4e-05 4096 50 9300 295680 49.0025 59.341 14372.4 1765.88 16246.7 16246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 0.001024 2048 210 750 12576 1.47654 25.643 101.48 128.643 128.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 0.000256 1024 210 950 62976 5.71245 3.40378 100.01 104.272 213.526 213.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1500 0.000256 2048 440 6200 64320 5.81389 7.09018 1169.06 209.383 1391.41 1391.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 0.000256 4096 470 2575 62208 11.4656 13.9325 831.995 418.636 1276.1 1276.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1660 0.000256 1024 420 1825 66816 4.53776 3.52256 143.036 104.459 255.665 255.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 0.000512 1024 360 425 35136 1.66304 12.8328 52.3148 66.8542 66.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 3.2e-05 512 420 275 466944 36.516 13.128 80.7651 412.279 542.931 543.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 500 0.000256 1024 80 1225 53760 6.07587 3.37101 76.688 103.409 189.669 189.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 0.000128 512 440 300 116736 7.65104 3.39558 22.1722 103.303 136.706 136.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 900 6.4e-05 4096 50 9300 295296 49.1862 59.3643 9659.86 1771.05 11539.6 11539.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 0.001024 2048 210 750 12480 1.47456 16.5788 101.493 119.589 119.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 0.000256 1024 210 950 61440 5.71098 3.37133 65.9284 103.411 178.55 178.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1500 0.000256 2048 440 6200 63744 5.8015 7.00592 780.616 208.694 1002.19 1002.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 0.000256 4096 470 2575 61824 11.462 13.9112 558.467 417.244 1001.16 1001.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1660 0.000256 1024 420 1825 67200 4.5777 3.54339 207.079 104.903 320.212 320.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 0.000512 1024 360 425 35300 1.66502 19.0771 52.4011 73.1884 73.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 3.2e-05 512 420 275 473600 36.0067 13.1645 121.936 412.178 583.532 583.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 500 0.000256 1024 80 1225 55200 6.13034 3.41677 117.158 104.464 231.297 231.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 0.000128 512 440 300 115200 7.76179 3.40384 32.5069 103.23 147.089 147.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 900 6.4e-05 4096 50 9300 295600 49.3572 59.4437 14500.9 1766.98 16376.8 16377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 0.001024 2048 210 750 12500 1.47021 25.6512 101.294 128.457 128.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 0.000256 1024 210 950 63200 5.74922 3.41402 100.403 104.345 214.041 214.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1500 0.000256 2048 440 6200 64200 5.86138 7.04896 1171.3 209.649 1393.94 1394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 0.000256 4096 470 2575 62200 11.5734 13.9763 837.826 419.079 1282.53 1282.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1660 0.000256 1024 420 1825 66400 4.56013 3.53075 145.295 105.499 258.997 259.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 0.000512 1024 360 425 35200 1.66445 13.0257 52.9037 67.6358 67.6922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 3.2e-05 512 420 275 460800 37.2095 13.1553 79.9179 416.2 546.721 546.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 500 0.000256 1024 80 1225 54400 6.07811 3.37968 78.2126 104.396 192.191 192.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 0.000128 512 440 300 115200 7.76666 3.40413 22.0074 104.283 137.642 137.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 900 6.4e-05 4096 50 9300 295200 49.419 59.4001 9708.51 1782.84 11600.3 11600.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 0.001024 2048 210 750 12400 1.46816 16.6645 101.776 119.95 120.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 0.000256 1024 210 950 62400 5.69379 3.37715 66.9625 104.4 180.557 180.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1500 0.000256 2048 440 6200 63600 5.82509 7.02054 775.439 210.774 999.133 999.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 0.000256 4096 470 2575 61600 11.4995 13.9407 557.299 421.419 1004.23 1004.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1660 0.000256 1024 420 1825 67200 4.55056 3.53398 199.294 105.856 313.348 313.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 0.000512 1024 360 425 35280 1.66474 18.5687 52.8915 73.1668 73.2242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 3.2e-05 512 420 275 473088 36.152 13.1912 117.139 417.514 584.232 584.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 500 0.000256 1024 80 1225 55552 6.12774 3.41197 114.482 105.893 230.043 230.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 0.000128 512 440 300 118272 7.60682 3.39968 32.324 104.572 148.086 148.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 900 6.4e-05 4096 50 9300 295456 49.0803 59.3594 13961.9 1783.25 15853.8 15853.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 0.001024 2048 210 750 12544 1.47418 24.2975 101.927 127.744 127.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 0.000256 1024 210 950 63616 5.73994 3.41402 98.4631 105.84 213.58 213.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1500 0.000256 2048 440 6200 64288 5.82637 7.04054 1136.73 211.488 1361.16 1361.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 0.000256 4096 470 2575 62272 11.5011 13.9541 809.743 427.357 1262.63 1262.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1660 0.000256 1024 420 1825 66304 4.51142 3.49389 137.581 103.772 249.467 249.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 0.000512 1024 360 425 35168 1.66298 12.3296 52.3766 66.4132 66.4699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 3.2e-05 512 420 275 458752 35.7479 13.0346 75.6053 403.913 528.539 528.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 500 0.000256 1024 80 1225 53760 6.09821 3.3793 73.3656 103.753 186.725 186.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 0.000128 512 440 300 114688 7.48285 3.36701 20.8297 101.224 133.088 133.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 900 6.4e-05 4096 50 9300 295232 49.1145 59.4047 9125.68 1768.69 11003 11003.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 0.001024 2048 210 750 12320 1.46278 15.4969 100.082 117.085 117.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 0.000256 1024 210 950 62720 5.69354 3.38355 63.792 103.752 176.747 176.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1500 0.000256 2048 440 6200 63616 5.81018 7.00778 736.693 208.526 958.111 958.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 0.000256 4096 470 2575 61824 11.4528 13.8977 525.704 416.912 968.044 968.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1660 0.000256 1024 420 1825 67200 4.56195 3.53702 194.56 104.694 307.465 307.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 0.000512 1024 360 425 35280 1.6671 18.0655 52.4441 72.2225 72.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 3.2e-05 512 420 275 476160 35.7791 13.1674 115.292 412.523 577.005 577.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 500 0.000256 1024 80 1225 55680 6.11731 3.41616 111.798 104.783 226.246 226.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 0.000128 512 440 300 115200 7.74944 3.40086 30.5942 103.326 145.255 145.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 900 6.4e-05 4096 50 9300 295440 49.2457 59.4053 13518.7 1771.74 15399.2 15399.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 0.001024 2048 210 750 12480 1.47309 23.2591 101.339 126.115 126.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 0.000256 1024 210 950 63360 5.75037 3.41981 94.9207 104.673 208.893 209.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1500 0.000256 2048 440 6200 64320 5.85738 7.08531 1104.03 209.808 1326.86 1326.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 0.000256 4096 470 2575 62160 11.5541 13.9694 781.911 419.472 1226.98 1227.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1660 0.000256 1024 420 1825 67200 4.55402 3.52883 136.783 104.869 249.844 249.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 0.000512 1024 360 425 35040 1.65734 11.9051 52.2859 65.892 65.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 3.2e-05 512 420 275 460800 37.1556 13.1461 74.5541 412.651 537.75 537.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 500 0.000256 1024 80 1225 53760 6.09488 3.3792 71.4911 103.557 184.652 184.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 0.000128 512 440 300 115200 7.75354 3.40554 20.6065 103.422 135.37 135.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 900 6.4e-05 4096 50 9300 295200 49.1704 59.3412 9000.59 1767.95 10877.2 10877.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 0.001024 2048 210 750 12240 1.45808 15.2531 99.9721 116.727 116.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 0.000256 1024 210 950 61440 5.71635 3.37658 61.2804 103.567 174.071 174.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1500 0.000256 2048 440 6200 63840 5.82861 7.02877 727.781 209.507 950.22 950.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 0.000256 4096 470 2575 61920 11.4934 13.9558 519.454 418.873 963.851 963.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1660 0.000256 1024 420 1825 67072 4.5472 3.5247 188.488 104.789 301.461 301.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 0.000512 1024 360 425 35328 1.66912 17.2746 52.5238 71.5112 71.5674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 3.2e-05 512 420 275 491520 35.3577 13.3291 114.028 418.03 580.991 581.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 500 0.000256 1024 80 1225 55296 6.11674 3.40992 106.094 104.877 220.628 220.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 0.000128 512 440 300 118784 7.72928 3.40851 30.1004 104.705 146.128 146.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 900 6.4e-05 4096 50 9300 295680 49.0824 59.3217 12977.9 1780.39 14866.9 14867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 0.001024 2048 210 750 12544 1.47795 23.1402 101.544 126.205 126.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 0.000256 1024 210 950 63488 5.74224 3.40515 90.8533 104.774 204.903 205.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1500 0.000256 2048 440 6200 64000 5.82435 7.02147 1046.72 209.35 1269 1269.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 0.000256 4096 470 2575 61952 11.4749 13.925 747.794 418.576 1191.85 1191.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1660 0.000256 1024 420 1825 66560 4.55709 3.53075 136.608 104.871 249.677 249.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 0.000512 1024 360 425 35072 1.66093 12.1242 52.3001 66.1281 66.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 3.2e-05 512 420 275 491520 35.3964 13.3253 80.6303 417.739 547.326 547.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 500 0.000256 1024 80 1225 55296 6.13725 3.41011 74.7834 104.847 189.307 189.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 0.000128 512 440 300 114688 7.95475 3.41075 20.6276 104.699 136.875 137.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 900 6.4e-05 4096 50 9300 294912 49.3059 59.343 9254.31 1765.84 11128.9 11129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 0.001024 2048 210 750 12288 1.46621 15.7241 100.093 117.325 117.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 0.000256 1024 210 950 63488 5.73914 3.41046 64.2314 104.848 178.359 178.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1500 0.000256 2048 440 6200 64000 5.82467 7.02874 744.307 209.507 966.74 966.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 0.000256 4096 470 2575 61952 11.5019 13.9399 533.424 418.88 977.818 977.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1660 0.000256 1024 420 1824 67456 4.55354 3.5327 140.968 105.016 254.18 254.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1850 0.000512 1024 360 416 35488 1.66912 21.2106 52.5137 75.4348 75.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1410 3.2e-05 512 420 288 479232 36.613 13.3248 141.35 418.016 609.54 609.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 500 0.000256 1024 80 1216 55808 6.11315 3.41421 76.6317 104.995 191.283 191.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1380 0.000128 512 440 320 118784 7.70755 3.40784 22.6418 104.651 138.59 138.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 900 6.4e-05 4096 50 9312 295808 49.1668 59.2679 9474.43 1767.46 11350.5 11350.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 730 0.001024 2048 210 768 12480 1.4744 31.2033 101.543 134.263 134.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1010 0.000256 1024 210 960 63488 5.74947 3.41603 65.7716 104.994 180.054 180.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1500 0.000256 2048 440 6208 64384 5.83066 7.11866 771.565 209.805 994.394 994.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 0.000256 4096 470 2560 62592 11.5141 13.9458 546.93 419.481 991.942 992.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1660 0.000256 1024 420 1824 67072 4.55181 3.5247 96.8142 104.616 209.616 209.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1850 0.000512 1024 360 416 35456 1.66906 21.1968 52.4579 75.3664 75.4248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1410 3.2e-05 512 420 288 475136 37.3024 13.3304 143.405 417.621 611.904 612.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 500 0.000256 1024 80 1216 55296 6.11357 3.40944 49.3538 104.591 163.601 163.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1380 0.000128 512 440 320 118784 7.72714 3.41418 32.3428 104.575 148.254 148.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 900 6.4e-05 4096 50 9312 295680 49.2152 59.2875 6108.67 1765.2 7982.54 7982.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 730 0.001024 2048 210 768 12416 1.47046 31.2103 101.415 134.138 134.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1010 0.000256 1024 210 960 62976 5.74691 3.40502 42.555 104.595 156.432 156.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1500 0.000256 2048 440 6208 64256 5.82246 7.0295 496.333 209.339 718.599 718.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1450 0.000256 4096 470 2560 62464 11.4887 13.9372 351.171 418.541 795.212 795.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1660 0.000256 1024 420 1824 67520 4.5737 3.54378 144.558 105.025 257.813 257.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 0.000512 1024 360 416 35480 1.6664 12.4004 52.5107 66.6214 66.6785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 3.2e-05 512 420 288 481280 36.5707 13.3824 84.953 419.391 554.54 554.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 500 0.000256 1024 80 1216 56000 6.13574 3.42819 79.0045 105.008 193.708 193.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 0.000128 512 440 320 119040 7.75744 3.4217 23.1764 105.003 139.539 139.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 900 6.4e-05 4096 50 9312 295760 49.3829 59.3571 9705.57 1767.24 11581.7 11581.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 730 0.001024 2048 210 768 12480 1.47866 33.2104 101.568 136.302 136.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1010 0.000256 1024 210 960 63360 5.79069 3.42672 67.2521 105.01 181.611 181.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1500 0.000256 2048 440 6208 64400 5.85722 7.12877 787.888 209.831 1010.79 1010.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 0.000256 4096 470 2560 62560 11.563 13.9756 557.835 419.59 1003.04 1003.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1660 0.000256 1024 420 1824 67200 4.54742 3.52758 101.533 104.57 214.29 214.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1850 0.000512 1024 360 416 35440 1.67338 22.1614 52.4695 76.3484 76.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1410 3.2e-05 512 420 288 481280 36.4748 13.3796 55.196 419.085 524.375 524.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 500 0.000256 1024 80 1216 55040 6.08454 3.39168 49.921 104.123 163.653 163.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1380 0.000128 512 440 320 117760 7.82877 3.42003 15.1114 104.95 131.506 131.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 900 6.4e-05 4096 50 9312 295680 49.2592 59.3181 6259.22 1765.74 8133.69 8133.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 730 0.001024 2048 210 768 12400 1.47379 33.2718 101.424 136.213 136.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1010 0.000256 1024 210 960 62720 5.73146 3.38944 43.2876 104.126 156.665 156.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1500 0.000256 2048 440 6208 64160 5.83309 7.05728 508.861 209.333 731.16 731.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 0.000256 4096 470 2560 62400 11.4992 13.9611 359.86 421.567 806.963 807.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1660 0.000256 1024 420 1824 67392 4.55261 3.53331 157.759 104.77 270.727 270.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 0.000512 1024 360 416 35472 1.66912 13.4724 52.4594 67.6432 67.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 3.2e-05 512 420 288 473088 36.7367 13.3017 90.658 416.252 557.185 557.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 500 0.000256 1024 80 1216 55680 6.1127 3.41507 85.1523 104.746 199.554 199.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 0.000128 512 440 320 118272 7.69882 3.40992 25.3411 104.222 140.852 140.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 900 6.4e-05 4096 50 9312 295776 49.2432 59.313 10507.4 1765.35 12381.5 12381.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 0.001024 2048 210 768 12480 1.4807 18.7131 101.542 121.779 121.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1010 0.000256 1024 210 960 63360 5.74522 3.41402 73.3338 104.746 187.369 187.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1500 0.000256 2048 440 6208 64320 5.83606 7.03926 857.103 209.564 1079.62 1079.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 0.000256 4096 470 2560 62592 11.5108 13.9507 603.502 419.05 1048.09 1048.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1660 0.000256 1024 420 1824 67200 4.54512 3.528 106.512 104.933 219.627 219.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 0.000512 1024 360 416 35424 1.66739 8.8328 52.5121 63.054 63.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 3.2e-05 512 420 288 466944 36.4467 13.1343 58.5703 412.55 520.937 521.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 500 0.000256 1024 80 1216 55296 6.07478 3.40173 55.0731 104.5 169.179 169.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 0.000128 512 440 320 116736 7.64515 3.39504 16.3769 103.32 130.916 131.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 900 6.4e-05 4096 50 9312 295680 49.1647 59.3196 6690.84 1768.11 8567.59 8567.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 0.001024 2048 210 768 12384 1.47219 11.919 101.461 114.896 114.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1010 0.000256 1024 210 960 62976 5.71757 3.40173 47.4483 104.389 161.085 161.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1500 0.000256 2048 440 6208 64128 5.81222 7.03366 544.16 209.629 766.707 766.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 0.000256 4096 470 2560 62400 11.4631 13.9387 384.505 419.132 829.112 829.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1660 0.000256 1024 420 1824 67200 4.56326 3.5336 151.612 104.857 264.675 264.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 0.000512 1024 360 416 35448 1.6688 13.5186 52.478 67.707 67.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 3.2e-05 512 420 288 480256 36.543 13.3742 91.148 418.626 559.926 560.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 500 0.000256 1024 80 1216 55552 6.14032 3.41872 84.2077 104.834 198.729 198.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 0.000128 512 440 320 118272 7.78259 3.41402 24.9045 104.822 141.101 141.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 900 6.4e-05 4096 50 9312 295680 49.399 59.3715 10289.3 1767.05 12165.3 12165.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 0.001024 2048 210 768 12432 1.47952 17.9261 101.48 120.928 120.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 0.000256 1024 210 960 63168 5.77718 3.41702 72.1689 104.839 186.326 186.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1500 0.000256 2048 440 6208 64400 5.86314 7.07584 838.967 209.785 1061.76 1061.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 0.000256 4096 470 2560 62608 11.555 13.9716 593.106 419.537 1038.24 1038.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1660 0.000256 1024 420 1824 67200 4.55533 3.53117 104.247 104.851 217.296 217.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 0.000512 1024 360 416 35392 1.66586 8.77811 52.4373 62.9256 62.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 3.2e-05 512 420 288 473088 36.1745 13.1934 58.4911 413.545 521.647 521.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 500 0.000256 1024 80 1216 55552 6.11984 3.41622 53.9962 104.935 168.596 168.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 0.000128 512 440 320 114688 7.80851 3.4008 15.7985 103.583 130.77 130.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 900 6.4e-05 4096 50 9312 295456 49.2954 59.3708 6602.04 1784.74 8495.59 8495.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 0.001024 2048 210 768 12320 1.46611 11.5355 101.286 114.33 114.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1010 0.000256 1024 210 960 62720 5.77622 3.4199 46.1844 104.83 160.341 160.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1500 0.000256 2048 440 6208 64288 5.8409 7.08819 538.153 209.476 760.635 760.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 0.000256 4096 470 2560 62496 11.5044 13.9444 381.997 418.812 826.333 826.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1660 0.000256 1024 420 1824 67200 4.5713 3.54326 89.6304 104.908 202.766 202.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 0.000512 1024 360 416 35280 1.66758 7.37171 52.3519 61.4356 61.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 3.2e-05 512 420 288 473088 37.148 13.3738 48.4716 418.309 517.541 517.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 500 0.000256 1024 80 1216 55104 6.17565 3.43654 44.3795 105.003 159.124 159.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 0.000128 512 440 320 118272 7.80182 3.41274 13.6191 104.799 129.816 129.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 900 6.4e-05 4096 50 9312 295344 49.4368 59.439 5429.5 1765.93 7304.46 7304.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 730 0.001024 2048 210 768 12264 1.4735 34.2876 101.278 137.083 137.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1010 0.000256 1024 210 960 63168 5.79014 3.42528 38.383 104.884 152.612 152.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1500 0.000256 2048 440 6208 64176 5.86134 7.0615 439.262 209.59 661.848 661.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 0.000256 4096 470 2560 62496 11.5384 13.9708 313.59 419.035 758.209 758.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1660 0.000256 1024 420 1824 67072 4.54435 3.53088 150.317 104.62 263.127 263.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 0.000512 1024 360 416 35456 1.66621 13.6458 52.4595 67.8146 67.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 3.2e-05 512 420 288 475136 36.927 13.3332 91.3655 417.626 559.492 559.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 500 0.000256 1024 80 1216 55296 6.11734 3.40787 83.9986 104.595 198.249 198.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 0.000128 512 440 320 118784 7.71875 3.41402 25.3876 104.576 141.279 141.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 900 6.4e-05 4096 50 9312 295680 49.1964 59.3008 10098.4 1765.23 11972.3 11972.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 0.001024 2048 210 768 12416 1.47219 18.434 101.413 121.364 121.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 0.000256 1024 210 960 62976 5.75728 3.40621 73.1038 104.598 186.996 187.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1500 0.000256 2048 440 6208 64256 5.83312 7.03075 817.179 209.345 1039.46 1039.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 0.000256 4096 470 2560 62464 11.4729 13.9306 602.192 418.556 1046.23 1046.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1660 0.000256 1024 420 1824 67072 4.55229 3.5272 106.055 104.78 219.025 219.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 0.000512 1024 360 416 35328 1.66707 9.32195 52.4143 63.4434 63.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 3.2e-05 512 420 288 475136 36.9116 13.3262 62.5686 417.984 531.029 531.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 500 0.000256 1024 80 1216 55296 6.12035 3.40851 56.1876 104.758 170.608 170.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 0.000128 512 440 320 118784 7.72819 3.41402 17.5208 104.695 133.544 133.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 900 6.4e-05 4096 50 9312 295680 49.2641 59.2692 6574.42 1767.24 8450.34 8450.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 0.001024 2048 210 768 12288 1.46877 12.4273 101.37 115.31 115.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 0.000256 1024 210 960 62464 5.77408 3.40781 48.8264 104.758 162.897 163.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1500 0.000256 2048 440 6208 64000 5.82406 7.01645 520.529 209.33 742.771 742.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 0.000256 4096 470 2560 62208 11.4733 13.9239 403.28 418.53 847.282 847.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1660 0.000256 1024 420 1824 66816 4.53699 3.52461 91.172 104.424 203.766 203.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 0.000512 1024 360 416 35328 1.66707 7.91962 52.4486 62.0778 62.1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 3.2e-05 512 420 288 466944 36.4917 13.1287 51.1192 412.197 513.176 513.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 500 0.000256 1024 80 1216 53760 6.08358 3.37293 45.9135 103.483 158.986 159.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 0.000128 512 440 320 116736 7.65338 3.39798 14.3991 103.267 128.904 129.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 900 6.4e-05 4096 50 9312 295296 49.2061 59.3616 5425.57 1766.93 7301.21 7301.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 0.001024 2048 210 768 12288 1.47046 10.3507 101.408 113.273 113.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1010 0.000256 1024 210 960 61440 5.7064 3.36899 40.1831 103.369 152.754 152.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1500 0.000256 2048 440 6208 63744 5.8033 7.00416 433.215 210.418 656.512 656.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 0.000256 4096 470 2560 61824 11.4628 13.9116 331.141 417.091 773.682 773.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1660 0.000256 1024 420 1824 67392 4.56704 3.54714 213.491 104.928 326.64 326.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 0.000512 1024 360 416 35424 1.66781 19.5011 52.4247 73.6374 73.7118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 3.2e-05 512 420 288 470016 36.6447 13.2178 128.272 414.205 592.583 592.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 500 0.000256 1024 80 1216 55296 6.11542 3.41046 121.468 104.636 235.759 235.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 0.000128 512 440 320 117504 7.68688 3.41181 35.642 103.716 150.639 150.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 900 6.4e-05 4096 50 9312 295632 49.3923 59.3561 14778.5 1765.76 16653.1 16653.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 0.001024 2048 210 768 12456 1.48208 26.3537 101.539 129.418 129.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 0.000256 1024 210 960 62784 5.7633 3.40656 103.56 104.528 217.381 217.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1500 0.000256 2048 440 6208 64368 5.84294 7.05267 1207.24 209.624 1429.83 1429.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 0.000256 4096 470 2560 62496 11.5425 13.9713 850.639 421.464 1297.69 1297.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1660 0.000256 1024 420 1824 66816 4.54352 3.52461 141.044 104.725 253.947 254.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 0.000512 1024 360 416 35280 1.65699 12.2268 52.3809 66.3068 66.3661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 3.2e-05 512 420 288 460800 36.3306 13.042 81.8929 408.422 539.926 540.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 500 0.000256 1024 80 1216 54144 6.09683 3.38557 75.4255 103.938 188.976 189.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 0.000128 512 440 320 115200 7.62147 3.38515 22.8841 102.313 136.384 136.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 900 6.4e-05 4096 50 9312 295488 49.2618 59.3354 9580.12 1767.26 11456.1 11456.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 0.001024 2048 210 768 12384 1.47734 17.0613 101.59 120.172 120.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 0.000256 1024 210 960 62208 5.71501 3.38403 65.95 103.939 179.117 179.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1500 0.000256 2048 440 6208 63936 5.81837 7.0353 766.298 209.226 988.451 988.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 0.000256 4096 470 2560 62208 11.4788 13.9447 547.344 418.324 991.162 991.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1660 0.000256 1024 420 1824 66528 4.56899 3.53706 118.525 104.807 231.553 231.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 0.000512 1024 360 416 35208 1.66064 10.2681 52.3692 64.3394 64.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 3.2e-05 512 420 288 442368 38.1308 13.06 65.1653 408.413 525.005 525.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 500 0.000256 1024 80 1216 55296 6.14387 3.41878 64.2671 104.788 178.749 178.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 0.000128 512 440 320 110592 7.89491 3.38771 18.4976 102.346 132.306 132.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 900 6.4e-05 4096 50 9312 295056 49.3981 59.409 7813.12 1766.98 9689.07 9689.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 0.001024 2048 210 768 12312 1.47715 14.1252 101.581 117.226 117.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 0.000256 1024 210 960 62208 5.80458 3.4144 54.8905 104.787 169.023 169.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1500 0.000256 2048 440 6208 63936 5.83315 7.04102 634.265 212.822 860.034 860.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 0.000256 4096 470 2560 62208 11.5235 13.9602 447.723 418.651 891.93 892.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1660 0.000256 1024 420 1824 67200 4.5417 3.52438 200.801 104.651 313.628 313.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 0.000512 1024 360 416 35440 1.6688 17.9812 52.5116 72.2038 72.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 3.2e-05 512 420 288 481280 36.4623 13.3745 123.563 419.419 593.054 593.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 500 0.000256 1024 80 1216 55040 6.08013 3.38944 112.351 104.371 226.316 226.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 0.000128 512 440 320 117760 7.81619 3.4143 33.767 105.028 150.21 150.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 900 6.4e-05 4096 50 9312 295680 49.2057 59.3141 13905.6 1767.16 15781.4 15781.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 0.001024 2048 210 768 12400 1.46598 25.0287 101.458 127.996 128.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 0.000256 1024 210 960 62720 5.7151 3.39123 96.5116 104.201 209.946 210.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1500 0.000256 2048 440 6208 64160 5.83264 7.09776 1124.06 209.505 1346.57 1346.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 0.000256 4096 470 2560 62400 11.4913 13.9448 800.468 418.87 1244.84 1244.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1660 0.000256 1024 420 1824 66560 4.53021 3.50966 140.048 104.318 252.517 252.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 0.000512 1024 360 416 35360 1.66819 12.3113 52.5028 66.5269 66.5846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 3.2e-05 512 420 288 471040 36.0701 13.1317 81.7493 412.552 543.738 543.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 500 0.000256 1024 80 1216 53760 6.07674 3.36883 74.3597 103.44 187.376 187.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 0.000128 512 440 320 112640 7.87718 3.39558 21.8469 103.355 136.655 136.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 900 6.4e-05 4096 50 9312 295680 49.2012 59.3132 9367.23 1767.75 11243.6 11243.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 0.001024 2048 210 768 12320 1.47254 16.2638 101.461 119.242 119.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 0.000256 1024 210 960 61440 5.70102 3.36758 63.7811 103.435 176.416 176.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1500 0.000256 2048 440 6208 64000 5.79789 7.05946 753.14 209.27 975.342 975.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 0.000256 4096 470 2560 62080 11.4716 13.9336 535.583 418.401 979.465 979.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1660 0.000256 1024 420 1824 67200 4.55046 3.52531 120.344 104.744 233.271 233.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 0.000512 1024 360 416 35280 1.66707 10.3137 52.4512 64.4738 64.5321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 3.2e-05 512 420 288 460800 37.1384 13.1494 67.6183 412.17 530.317 530.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 500 0.000256 1024 80 1216 53760 6.0912 3.37715 62.2881 103.439 175.321 175.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 0.000128 512 440 320 115200 7.7535 3.40234 19.034 103.298 133.668 133.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 900 6.4e-05 4096 50 9312 295200 49.2969 59.4152 7867.09 1765.99 9741.95 9742.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 0.001024 2048 210 768 12240 1.47046 13.5293 101.41 116.452 116.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 0.000256 1024 210 960 61440 5.71875 3.37498 53.6392 103.432 166.293 166.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1500 0.000256 2048 440 6208 63840 5.83053 7.03171 631.083 209.262 853.281 853.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 0.000256 4096 470 2560 61920 11.4894 13.9474 450.215 418.38 894.109 894.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1660 0.000256 1024 420 1824 67200 4.54758 3.5265 187.512 104.804 300.502 300.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 0.000512 1024 360 416 35424 1.66605 17.184 52.4471 71.34 71.3968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 3.2e-05 512 420 288 466944 36.4596 13.1239 114.403 412.074 576.297 576.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 500 0.000256 1024 80 1216 55296 6.07402 3.40253 107.468 104.387 221.462 221.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 0.000128 512 440 320 116736 7.64045 3.39792 31.6884 103.196 146.106 146.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 900 6.4e-05 4096 50 9312 295680 49.1397 59.3202 13109.6 1774.9 14993.1 14993.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 0.001024 2048 210 768 12384 1.4767 22.8127 101.408 125.741 125.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 0.000256 1024 210 960 62976 5.71894 3.40182 92.6864 104.275 206.206 206.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1500 0.000256 2048 440 6208 64128 5.82163 7.03184 1066.51 209.511 1288.95 1289.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 0.000256 4096 470 2560 62400 11.4575 13.9353 753.476 418.788 1197.73 1197.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1660 0.000256 1024 420 1824 66816 4.5417 3.52266 130.208 104.44 242.818 242.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 0.000512 1024 360 416 35328 1.66602 11.2759 52.4592 65.4449 65.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 3.2e-05 512 420 288 466944 36.5271 13.1318 74.7543 412.226 536.881 537.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 500 0.000256 1024 80 1216 53760 6.08298 3.36784 68.2271 103.39 181.194 181.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 0.000128 512 440 320 116736 7.65987 3.39786 20.9118 103.286 135.436 135.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 900 6.4e-05 4096 50 9312 295296 49.197 59.3811 8491.26 1767.34 10367.3 10367.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 0.001024 2048 210 768 12288 1.47062 14.9494 101.412 117.876 117.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1010 0.000256 1024 210 960 61440 5.70938 3.37018 59.1598 103.396 171.763 171.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1500 0.000256 2048 440 6208 63744 5.80608 7.00416 689.715 208.655 911.264 911.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 0.000256 4096 470 2560 61824 11.4647 13.9041 486.464 417.178 929.086 929.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1660 0.000256 1024 420 1824 65664 4.52944 3.50394 115.892 104.057 228.088 228.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 0.000512 1024 360 416 35136 1.66051 9.86538 52.3312 63.9008 63.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 3.2e-05 512 420 288 442368 35.5303 12.8061 61.8749 395.818 506.27 506.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 500 0.000256 1024 80 1216 52992 6.03222 3.33667 58.8308 102.604 170.933 171.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 0.000128 512 440 320 110592 7.46147 3.88861 17.4979 99.231 128.264 128.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 900 6.4e-05 4096 50 9312 295488 49.2473 59.3493 7381.78 1767.33 9257.86 9258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 0.001024 2048 210 768 12096 1.46406 12.4249 100.112 114.044 114.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 0.000256 1024 210 960 59904 5.70787 3.34016 49.5781 102.492 161.245 161.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1500 0.000256 2048 440 6208 63936 5.82246 7.03098 599.677 209.431 822.036 822.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 0.000256 4096 470 2560 62208 11.4627 13.9343 425.51 418.728 869.708 869.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1660 0.000256 1024 420 1824 67200 4.57747 3.54182 189.488 104.917 302.637 302.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 0.000512 1024 360 416 35400 1.66576 16.8998 52.441 71.0495 71.1067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 3.2e-05 512 420 288 460800 37.1549 13.1623 110.998 412.229 573.776 573.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 500 0.000256 1024 80 1216 55200 6.13158 3.41606 105.548 104.467 219.69 219.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 0.000128 512 440 320 115200 7.76371 3.40397 30.8709 103.242 145.465 145.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 900 6.4e-05 4096 50 9312 295800 49.5503 59.4435 12936.2 1766.21 14811.5 14811.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 0.001024 2048 210 768 12400 1.47651 23.1867 101.473 126.179 126.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 0.000256 1024 210 960 62400 5.78198 3.41264 89.8255 104.361 203.51 203.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1500 0.000256 2048 440 6208 64200 5.86541 7.0639 1049.21 209.608 1271.82 1271.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 0.000256 4096 470 2560 62400 11.582 13.9796 740.97 419.181 1185.79 1185.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1660 0.000256 1024 420 1824 66400 4.56842 3.5288 134.087 105.498 247.794 247.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 0.000512 1024 360 416 35200 1.66502 0 52.7972 54.4709 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1660 0.000256 1024 420 1824 66000 4.5328 3.50208 116.395 103.634 228.176 228.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 0.000512 1024 360 416 35100 1.66723 9.85062 52.3313 63.8928 63.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 3.2e-05 512 420 288 460800 37.2193 17.7891 64.6536 412.592 532.494 532.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 500 0.000256 1024 80 1216 52800 6.16147 3.38301 58.7049 103.614 171.992 172.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 0.000128 512 440 320 115200 7.78413 3.40787 18.4445 103.436 133.255 133.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 900 6.4e-05 4096 50 9312 295200 49.5426 59.4753 7518.68 1768.21 9396.06 9396.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 0.001024 2048 210 768 12000 1.46227 13.0684 99.9204 114.494 114.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 0.000256 1024 210 960 60000 5.81466 3.38442 50.8727 103.61 163.809 163.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1500 0.000256 2048 440 6208 63600 5.84294 7.01216 604.05 208.654 825.633 825.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 0.000256 4096 470 2560 61800 11.5384 13.9304 429.905 419.921 875.368 875.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1660 0.000256 1024 420 1824 67200 4.55475 3.53075 183.157 104.839 296.197 296.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 0.000512 1024 360 416 35392 1.66707 16.2612 52.4336 70.4064 70.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 3.2e-05 512 420 288 473088 36.1485 13.1871 109.846 413.5 572.93 573.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 500 0.000256 1024 80 1216 55552 6.12102 3.4207 103.323 104.928 217.925 218.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 0.000128 512 440 320 114688 7.81094 3.39622 29.83 103.567 144.787 144.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 900 6.4e-05 4096 50 9312 295456 49.2965 59.3633 12666.7 1766.18 14541.7 14541.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 0.001024 2048 210 768 12320 1.47469 22.0066 101.284 124.81 124.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 0.000256 1024 210 960 62720 5.7719 3.41232 88.9156 106.754 204.984 205.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1500 0.000256 2048 440 6208 64288 5.82771 7.03286 1033.64 209.446 1256.03 1256.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 0.000256 4096 470 2560 62496 11.4995 13.9571 732.272 418.833 1176.63 1176.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1660 0.000256 1024 420 1824 66304 4.51302 3.49184 131.98 103.897 243.996 244.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 0.000512 1024 360 416 35168 1.65478 11.4587 52.3354 65.4927 65.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 3.2e-05 512 420 288 458752 35.761 13.0396 75.0434 404.4 528.488 528.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 500 0.000256 1024 80 1216 53760 6.10109 3.38205 69.7011 103.877 183.195 183.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 0.000128 512 440 320 107520 7.88848 3.36794 19.848 101.343 132.629 132.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 900 6.4e-05 4096 50 9312 295232 49.2762 59.4381 8828.04 1770.37 10707.3 10707.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 0.001024 2048 210 768 12096 1.45818 15.195 99.9772 116.675 116.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 0.000256 1024 210 960 60928 5.75926 3.3815 60.0187 103.876 173.166 173.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1500 0.000256 2048 440 6208 63616 5.79683 7.00557 711.879 213.213 937.967 938.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 0.000256 4096 470 2560 61824 11.4463 13.904 505.96 417.416 948.801 948.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1660 0.000256 1024 420 1824 65856 4.50531 3.4855 114.003 103.451 225.554 225.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 0.000512 1024 360 416 34944 1.64739 9.3543 52.1846 63.2281 63.2853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 3.2e-05 512 420 288 430080 38.5226 13.0522 58.4377 404.474 514.73 514.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 500 0.000256 1024 80 1216 51072 6.04736 3.31162 55.3132 101.728 166.53 166.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 0.000128 512 440 320 107520 7.92499 3.37306 16.6694 101.42 129.568 129.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 900 6.4e-05 4096 50 9312 295008 49.276 59.3574 7237.3 1767.99 9114.07 9114.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 0.001024 2048 210 768 12096 1.46643 12.307 101.337 115.154 115.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 0.000256 1024 210 960 59136 5.67872 3.30957 48.5306 101.629 159.276 159.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1500 0.000256 2048 440 6208 63168 5.79651 6.99274 580.168 208.479 801.51 801.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 0.000256 4096 470 2560 61824 11.4442 13.8788 412.725 416.814 854.932 855.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1660 0.000256 1024 420 1824 67200 4.56106 3.53485 180.249 104.693 293.151 293.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 0.000512 1024 360 416 35400 1.66662 15.9683 52.5046 70.1823 70.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 3.2e-05 512 420 288 460800 37.1629 13.1604 104.535 412.525 567.624 567.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 500 0.000256 1024 80 1216 55680 6.11443 3.41533 99.8431 104.755 214.255 214.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 0.000128 512 440 320 115200 7.75354 3.41171 29.5067 103.445 144.299 144.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 900 6.4e-05 4096 50 9312 295440 49.3653 59.3868 12497.8 1772.13 14378.8 14379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 0.001024 2048 210 768 12360 1.47248 21.9486 101.458 124.922 124.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 0.000256 1024 210 960 62400 5.79622 3.41197 85.0221 104.674 199.031 199.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1500 0.000256 2048 440 6208 64320 5.85229 7.09114 1005.29 209.811 1228.12 1228.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 0.000256 4096 470 2560 62400 11.5446 13.9755 716.487 419.483 1161.57 1161.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1660 0.000256 1024 420 1824 67200 4.55085 3.52355 134.617 104.854 247.653 247.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 0.000512 1024 360 416 35280 1.66579 11.7248 52.5044 65.9378 65.9946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 3.2e-05 512 420 288 460800 37.1551 13.1451 76.0582 412.603 539.2 539.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 500 0.000256 1024 80 1216 53760 6.09238 3.37587 70.9563 103.546 184.095 184.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 0.000128 512 440 320 115200 7.75126 3.39798 21.4003 103.407 136.142 136.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 900 6.4e-05 4096 50 9312 295200 49.3076 59.3815 8800.69 1767.78 10677.3 10677.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 0.001024 2048 210 768 12240 1.47187 14.707 101.457 117.678 117.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 0.000256 1024 210 960 61440 5.71322 3.3751 60.6674 103.544 173.427 173.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1500 0.000256 2048 440 6208 63840 5.82867 7.02851 713.916 209.482 936.331 936.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 0.000256 4096 470 2560 61920 11.4913 13.9505 503.285 418.824 947.623 947.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1660 0.000256 1024 420 1824 66240 4.5881 3.54099 114.967 104.931 228.139 228.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 0.000512 1024 360 416 34920 1.64659 9.53098 52.1371 63.3568 63.4103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 3.2e-05 512 420 288 414720 39.6063 13.0497 57.0552 402.057 512.005 512.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 500 0.000256 1024 80 1216 54720 6.1911 3.42451 59.9196 105.021 174.682 174.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 0.000128 512 440 320 103680 8.06813 3.36282 16.4883 100.831 128.93 129.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 900 6.4e-05 4096 50 9312 294480 49.5215 59.4976 7376.9 1768.88 9254.95 9255.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 0.001024 2048 210 768 11880 1.45379 12.2921 99.7192 113.508 113.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 0.000256 1024 210 960 60480 5.89398 3.42758 50.303 104.909 164.658 164.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1500 0.000256 2048 440 6208 64080 5.84909 7.05667 596.559 209.63 819.167 819.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 0.000256 4096 470 2560 61920 11.5473 13.9728 423.213 419.123 867.928 867.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1660 0.000256 1024 420 1824 67072 4.54861 3.53075 180.083 104.78 293.058 293.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 0.000512 1024 360 416 35328 1.66682 16.1027 52.4146 70.2274 70.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 3.2e-05 512 420 288 475136 36.9105 13.3287 109.433 417.989 577.898 578.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 500 0.000256 1024 80 1216 55296 6.12618 3.40909 101.546 104.858 216.068 216.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 0.000128 512 440 320 118784 7.72669 3.40883 30.5895 104.694 146.605 146.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 900 6.4e-05 4096 50 9312 295680 49.2551 59.2791 12411.7 1770.7 14291.1 14291.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 0.001024 2048 210 768 12288 1.46886 21.0125 100.229 122.755 122.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 0.000256 1024 210 960 62464 5.77782 3.40976 86.8194 104.76 200.895 200.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1500 0.000256 2048 440 6208 64000 5.82246 7.02646 1008.61 209.332 1230.86 1230.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 0.000256 4096 470 2560 62208 11.4858 13.9256 713.872 418.527 1157.89 1157.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1660 0.000256 1024 420 1824 66560 4.55747 3.52886 130.424 104.977 243.599 243.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 0.000512 1024 360 416 35072 1.65312 11.1374 52.2555 65.0897 65.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 3.2e-05 512 420 288 458752 38.4025 13.3312 72.4428 418.168 542.583 542.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 500 0.000256 1024 80 1216 55296 6.13376 3.41344 69.098 104.955 183.731 183.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 0.000128 512 440 320 114688 7.96701 3.41418 20.3758 104.805 136.749 136.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 900 6.4e-05 4096 50 9312 294912 49.3081 59.3317 8392.87 1767.71 10269.4 10269.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 0.001024 2048 210 768 12032 1.4625 14.23 99.894 115.631 115.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1010 0.000256 1024 210 960 61440 5.83158 3.41402 58.034 104.954 172.361 172.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1500 0.000256 2048 440 6208 64000 5.83437 7.08573 684.112 209.758 906.864 906.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 0.000256 4096 470 2560 61952 11.5036 13.9398 481.907 419.354 926.78 926.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1660 0.000256 1024 420 1824 66048 4.51261 3.49078 114.935 103.65 226.695 226.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 0.000512 1024 360 416 34944 1.64954 9.88867 52.1876 63.7691 63.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 3.2e-05 512 420 288 442368 35.5908 12.8184 62.8031 395.785 507.235 507.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 500 0.000256 1024 80 1216 52224 6.15571 3.37907 59.3422 103.74 172.745 172.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 0.000128 512 440 320 110592 7.47475 4.37158 18.1506 99.2716 129.451 129.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 900 6.4e-05 4096 50 9312 294912 49.2493 59.3736 7705.81 1768.72 9583.3 9583.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 0.001024 2048 210 768 11904 1.46182 12.2327 99.8432 113.582 113.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1010 0.000256 1024 210 960 61440 5.73709 3.37891 52.6447 103.629 165.516 165.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1500 0.000256 2048 440 6208 63744 5.81837 7.04102 619.753 209.12 841.804 841.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 0.000256 4096 470 2560 61440 11.4833 13.9264 440.166 418.122 883.77 883.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1660 0.000256 1024 420 1840 67328 4.5551 3.53424 145.378 104.916 258.494 258.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1850 0.000512 1024 360 440 35296 1.6673 22.9131 52.4739 77.0984 77.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1410 3.2e-05 512 420 280 471040 37.1937 13.3284 81.1348 417.611 549.501 549.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 500 0.000256 1024 80 1240 55296 6.14048 3.41818 79.0778 104.9 193.666 193.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1380 0.000128 512 440 320 116736 7.81597 3.40406 22.6553 104.558 138.621 138.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 900 6.4e-05 4096 50 9320 295744 49.2705 59.345 9646.25 1766.09 11521.1 11521.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 730 0.001024 2048 210 760 12544 1.47661 32.9723 101.471 135.965 136.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1010 0.000256 1024 210 960 62464 5.79046 3.41824 66.6822 104.902 180.926 181.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1500 0.000256 2048 440 6200 64448 5.8312 7.06355 782.68 209.606 1005.25 1005.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 0.000256 4096 470 2560 62464 11.5077 13.9426 555.534 419.151 1000.21 1000.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1660 0.000256 1024 420 1840 67072 4.54512 3.52416 101.049 104.706 213.935 214.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1850 0.000512 1024 360 440 35264 1.6689 22.9789 52.521 77.2127 77.2693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1410 3.2e-05 512 420 280 466944 37.9211 13.3297 138.055 417.987 607.536 607.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 500 0.000256 1024 80 1240 54784 6.13597 3.40944 50.6446 104.683 165.004 165.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1380 0.000128 512 440 320 116736 7.86323 3.4096 32.6393 104.661 148.769 148.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 900 6.4e-05 4096 50 9320 295552 49.3349 59.3357 6213.03 1767.41 8089.27 8089.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 730 0.001024 2048 210 760 12480 1.47315 32.5408 101.435 135.492 135.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1010 0.000256 1024 210 960 61952 5.79334 3.41018 43.0791 104.684 157.1 157.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1500 0.000256 2048 440 6200 64256 5.82256 7.09347 502.785 209.524 725.296 725.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1450 0.000256 4096 470 2560 62336 11.4914 13.9312 356.648 418.902 801.047 801.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1660 0.000256 1024 420 1840 67360 4.57568 3.54509 161.066 104.926 274.225 274.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 0.000512 1024 360 440 35280 1.66669 14.8643 52.4671 69.042 69.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 3.2e-05 512 420 280 476160 37.0376 13.3833 91.3919 418.987 561.042 561.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 500 0.000256 1024 80 1240 55360 6.1664 3.42746 89.6086 104.905 204.239 204.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 0.000128 512 440 320 117760 7.83843 3.41862 26.1887 105.003 142.636 142.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 900 6.4e-05 4096 50 9320 295680 49.4903 59.4116 11042.8 1765.85 12917.7 12917.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 0.001024 2048 210 760 12560 1.48557 19.1816 101.544 122.254 122.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1010 0.000256 1024 210 960 62400 5.81914 3.42573 77.0339 104.908 191.318 191.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1500 0.000256 2048 440 6200 64480 5.86333 7.08608 890.534 209.724 1113.28 1113.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 0.000256 4096 470 2560 62480 11.5513 13.9796 634.678 419.232 1079.51 1079.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1660 0.000256 1024 420 1840 66880 4.54678 3.52547 109.016 104.628 221.825 221.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1850 0.000512 1024 360 440 35200 1.6655 26.2592 52.4493 80.4277 80.4885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1410 3.2e-05 512 420 280 471040 37.5208 13.3731 59.0386 419.309 529.479 529.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 500 0.000256 1024 80 1240 54400 6.11933 3.39149 56.8987 104.175 170.712 170.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 0.000128 512 440 320 117760 7.82406 3.41424 16.9973 105.003 133.423 133.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 900 6.4e-05 4096 50 9320 295520 49.2557 59.3595 6978.92 1767.52 8855.2 8855.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 730 0.001024 2048 210 760 12480 1.47818 37.0237 101.475 140.02 140.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1010 0.000256 1024 210 960 61440 5.77597 3.38902 48.2826 104.179 161.755 161.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1500 0.000256 2048 440 6200 64320 5.81642 7.0336 565.358 209.447 787.728 787.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 0.000256 4096 470 2560 62240 11.4939 13.9449 400.438 418.761 844.71 844.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1660 0.000256 1024 420 1840 66720 4.57213 3.53075 93.8178 104.695 206.726 206.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1850 0.000512 1024 360 440 35160 1.66333 26.2516 52.4529 80.4104 80.4667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1410 3.2e-05 512 420 280 460800 37.3437 13.1576 153.902 412.527 617.168 617.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 500 0.000256 1024 80 1240 54720 6.16282 3.41571 47.3999 104.671 161.774 161.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1380 0.000128 512 440 320 115200 7.75853 3.40026 13.9407 103.325 128.614 128.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 900 6.4e-05 4096 50 9320 295440 49.4863 59.4144 5686.14 1767.76 7562.94 7563.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 730 0.001024 2048 210 760 12480 1.47555 37.2337 101.583 140.335 140.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1010 0.000256 1024 210 960 61440 5.83024 3.42016 39.5936 104.675 153.644 153.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1500 0.000256 2048 440 6200 64320 5.85728 7.06694 461.889 209.805 684.693 684.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 0.000256 4096 470 2560 62400 11.5408 13.9735 327.677 419.626 772.89 772.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1660 0.000256 1024 420 1840 67200 4.54858 3.53075 150.594 104.868 263.648 263.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 0.000512 1024 360 440 35280 1.66912 13.5898 52.533 67.8328 67.8912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 3.2e-05 512 420 280 466944 37.2733 13.2983 82.3394 416.646 549.799 549.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 500 0.000256 1024 80 1240 55296 6.12346 3.4159 82.8359 104.844 197.35 197.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 0.000128 512 440 320 116736 7.77638 3.40794 23.6079 104.318 139.297 139.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 900 6.4e-05 4096 50 9320 295680 49.344 59.3531 10110.5 1767.43 11986.8 11986.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 0.001024 2048 210 760 12528 1.47744 17.3524 101.528 120.401 120.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1010 0.000256 1024 210 960 62208 5.80138 3.41219 69.5878 104.842 183.773 183.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1500 0.000256 2048 440 6200 64416 5.83155 7.10086 819.78 209.759 1042.55 1042.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 0.000256 4096 470 2560 62400 11.5129 13.9484 580.611 421.413 1027.56 1027.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1660 0.000256 1024 420 1840 67200 4.54464 3.52867 105.253 104.928 218.37 218.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 0.000512 1024 360 440 35232 1.66746 9.09539 52.5312 63.3385 63.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 3.2e-05 512 420 280 454656 37.6068 13.1235 53.487 412.561 517.019 517.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 500 0.000256 1024 80 1240 54528 6.11443 3.39997 54.2151 104.502 168.366 168.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 0.000128 512 440 320 113664 7.81606 3.39558 15.4493 103.322 130.166 130.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 900 6.4e-05 4096 50 9320 295680 49.2635 59.3467 6594.56 1767.97 8471.29 8471.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 0.001024 2048 210 760 12480 1.47578 11.4518 101.523 114.496 114.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1010 0.000256 1024 210 960 61440 5.78352 3.40506 45.5345 104.398 159.248 159.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1500 0.000256 2048 440 6200 64320 5.82406 7.11795 534.743 209.633 757.392 757.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 0.000256 4096 470 2560 62208 11.4705 13.9365 378.381 419.936 823.799 823.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1660 0.000256 1024 420 1840 66816 4.55728 3.52854 88.9404 104.638 201.773 201.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 0.000512 1024 360 440 35136 1.66707 7.47315 52.4097 61.5916 61.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1410 3.2e-05 512 420 280 442368 38.0746 13.0469 43.2242 408.077 502.665 502.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 500 0.000256 1024 80 1240 54144 6.09693 3.38899 44.0444 103.949 157.61 157.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 0.000128 512 440 320 110592 7.8783 3.38125 12.7025 102.332 126.479 126.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 900 6.4e-05 4096 50 9320 295488 49.2385 59.3518 5419.43 1765.77 7293.94 7294.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 730 0.001024 2048 210 760 12384 1.47581 31.2827 101.343 134.146 134.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1010 0.000256 1024 210 960 61056 5.76563 3.38717 37.7268 103.846 150.86 150.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1500 0.000256 2048 440 6200 63936 5.80816 7.07584 438.732 209.05 660.743 660.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 0.000256 4096 470 2560 61920 11.477 13.9346 310.342 421.475 757.304 757.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1660 0.000256 1024 420 1840 67200 4.56557 3.54099 203.959 104.859 317.035 317.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 0.000512 1024 360 440 35280 1.66912 19.9229 52.5265 74.1622 74.2197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 3.2e-05 512 420 280 473088 37.153 13.3774 120.034 418.63 589.431 589.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 500 0.000256 1024 80 1240 55104 6.16442 3.41606 120.246 104.934 234.886 235.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 0.000128 512 440 320 116480 7.88618 3.41402 33.8853 104.82 150.185 150.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 900 6.4e-05 4096 50 9320 295568 49.4858 59.4299 14332.1 1767.69 16208.9 16209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 0.001024 2048 210 760 12544 1.48019 25.9402 101.584 129.047 129.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 0.000256 1024 210 960 62272 5.80819 3.41645 101.46 104.835 215.653 215.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1500 0.000256 2048 440 6200 64400 5.85552 7.05536 1169.07 209.781 1391.84 1391.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 0.000256 4096 470 2560 62384 11.5508 13.9674 825.927 419.43 1270.95 1271.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1660 0.000256 1024 420 1840 67200 4.54899 3.52678 136.214 104.926 249.327 249.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 0.000512 1024 360 440 35168 1.66298 12.5125 52.4479 66.6637 66.7208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 3.2e-05 512 420 280 458752 37.5138 13.1809 75.4243 413.848 540.206 540.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 500 0.000256 1024 80 1240 54656 6.1567 3.41328 74.8766 104.91 189.485 189.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 0.000128 512 440 320 114688 7.81315 3.40157 21.6738 103.659 136.73 136.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 900 6.4e-05 4096 50 9320 295456 49.2677 59.409 9044.36 1767.61 10920.8 10921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 0.001024 2048 210 760 12432 1.4751 16.0315 101.5 119.049 119.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 0.000256 1024 210 960 61824 5.82026 3.41606 63.4107 104.917 177.691 177.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1500 0.000256 2048 440 6200 64288 5.83184 7.04726 736.055 209.631 958.638 958.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 0.000256 4096 470 2560 62272 11.4975 13.953 521.062 419.121 965.707 965.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1660 0.000256 1024 420 1840 67200 4.58013 3.54365 116.467 105.013 229.713 229.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 0.000512 1024 360 440 35112 1.66666 10.2669 52.4551 64.4312 64.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 3.2e-05 512 420 280 473088 37.1662 13.3755 64.0598 418.737 533.572 533.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 500 0.000256 1024 80 1240 55104 6.17085 3.43178 61.7795 104.999 176.512 176.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 0.000128 512 440 320 112896 8.11958 3.4176 17.6317 104.907 134.259 134.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 900 6.4e-05 4096 50 9320 295344 49.4201 59.4086 7367.47 1767.78 9244.23 9244.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 0.001024 2048 210 760 12432 1.47824 12.9771 101.585 116.085 116.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1010 0.000256 1024 210 960 61824 5.84717 3.4265 51.7658 104.993 166.161 166.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1500 0.000256 2048 440 6200 64176 5.85728 7.05315 599.129 209.804 821.917 821.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 0.000256 4096 470 2560 62160 11.5589 13.9756 424.741 419.48 869.828 869.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1660 0.000256 1024 420 1840 67072 4.54346 3.52634 193.49 104.615 306.285 306.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 0.000512 1024 360 440 35264 1.66819 18.6073 52.478 72.7944 72.8515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 3.2e-05 512 420 280 466944 37.553 13.3265 111.181 417.635 579.933 580.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 500 0.000256 1024 80 1240 54784 6.13594 3.40765 110.919 104.702 225.295 225.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 0.000128 512 440 320 116736 7.82784 3.41293 31.845 104.575 147.843 147.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 900 6.4e-05 4096 50 9320 295552 49.3235 59.3299 13245.9 1766.11 15120.8 15120.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 0.001024 2048 210 760 12480 1.4727 24.0531 101.385 126.955 127.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 0.000256 1024 210 960 61952 5.78803 3.40765 94.1692 104.597 208.09 208.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1500 0.000256 2048 440 6200 64256 5.82451 7.08403 1074.11 209.435 1296.53 1296.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 0.000256 4096 470 2560 62336 11.4764 13.9251 767.074 418.608 1211.16 1211.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1660 0.000256 1024 420 1840 67072 4.54714 3.52941 127.701 104.72 240.607 240.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 0.000512 1024 360 440 35200 1.66982 11.8929 52.4862 66.0932 66.1506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 3.2e-05 512 420 280 458752 38.3811 13.3284 71.8944 417.745 541.588 541.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 500 0.000256 1024 80 1240 54272 6.1609 3.41242 69.0816 104.695 183.478 183.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 0.000128 512 440 320 114688 7.94835 3.41197 20.692 104.641 136.875 137.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 900 6.4e-05 4096 50 9320 295424 49.3368 59.3547 8126.66 1767.6 10003.1 10003.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 0.001024 2048 210 760 12416 1.47069 15.4377 101.399 118.351 118.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 0.000256 1024 210 960 61440 5.81946 3.40874 59.4666 104.698 173.525 173.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1500 0.000256 2048 440 6200 64000 5.82198 7.01645 651.869 209.211 873.995 874.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 0.000256 4096 470 2560 62208 11.4852 13.9279 490.525 418.283 934.295 934.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1660 0.000256 1024 420 1840 66816 4.54595 3.52256 106.026 104.525 218.73 218.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 0.000512 1024 360 440 35136 1.6703 9.66237 52.5152 63.8907 63.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 3.2e-05 512 420 280 442368 38.8316 13.1287 56.3335 412.526 521.055 521.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 500 0.000256 1024 80 1240 53760 6.0832 3.37098 56.0035 103.57 169.156 169.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 0.000128 512 440 320 110592 8.00554 3.39731 16.36 103.363 131.31 131.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 900 6.4e-05 4096 50 9320 295296 49.3015 59.3674 6686.38 1768.6 8563.81 8563.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 0.001024 2048 210 760 12288 1.46429 12.1 100.206 113.815 113.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 0.000256 1024 210 960 59904 5.78627 3.37286 47.1255 103.471 159.883 159.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1500 0.000256 2048 440 6200 63744 5.79808 7.00211 537.123 208.812 758.809 758.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 0.000256 4096 470 2560 61824 11.4622 13.9064 395.195 417.571 838.209 838.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1660 0.000256 1024 420 1840 67104 4.56915 3.5448 197.843 105.004 311.071 311.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 0.000512 1024 360 440 35208 1.66502 18.9153 52.4497 73.0765 73.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 3.2e-05 512 420 280 460800 37.4263 13.2116 111.797 414.506 577.18 577.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 500 0.000256 1024 80 1240 54720 6.15421 3.41197 113.071 104.695 227.459 227.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 0.000128 512 440 320 115200 7.81715 3.41242 32.5519 103.799 147.762 147.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 900 6.4e-05 4096 50 9320 295632 49.5032 59.4125 13710.9 1767.07 15587 15587.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 0.001024 2048 210 760 12528 1.4848 24.0683 101.583 127.179 127.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 0.000256 1024 210 960 62208 5.79174 3.41133 96.1784 104.598 210.109 210.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1500 0.000256 2048 440 6200 64368 5.8591 7.09347 1114.43 209.886 1337.35 1337.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 0.000256 4096 470 2560 62352 11.5465 13.9753 786.931 419.533 1232.06 1232.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1660 0.000256 1024 420 1840 66816 4.54861 3.53014 137.292 104.65 250.129 250.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 0.000512 1024 360 440 35136 1.66483 12.3868 52.4186 66.5124 66.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 3.2e-05 512 420 280 442368 38.09 13.0443 71.2216 408.129 530.727 530.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 500 0.000256 1024 80 1240 54144 6.10237 3.3825 73.0479 103.857 186.517 186.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 0.000128 512 440 320 110592 7.87862 3.38522 20.4948 102.24 134.178 134.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 900 6.4e-05 4096 50 9320 295488 49.2376 59.3613 8891.64 1765.99 10766.4 10766.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 0.001024 2048 210 760 12384 1.4743 0 101.351 102.833 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1660 0.000256 1024 420 1840 66528 4.56755 3.5328 122.217 104.815 235.244 235.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 0.000512 1024 360 440 34992 1.66298 11.0366 52.3537 65.0972 65.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 3.2e-05 512 420 280 442368 38.1492 13.0597 62.866 408.411 522.723 522.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 500 0.000256 1024 80 1240 53568 6.21322 3.42118 63.8268 104.794 178.382 178.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 0.000128 512 440 320 110592 7.90662 3.38502 18.2867 102.352 132.113 132.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 900 6.4e-05 4096 50 9320 295056 49.4147 59.4268 7860.7 1767.08 9736.78 9736.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 0.001024 2048 210 760 12312 1.4785 13.1024 101.388 116.011 116.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 0.000256 1024 210 960 62208 5.81245 3.41811 55.7668 104.795 169.919 170.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1500 0.000256 2048 440 6200 63936 5.84544 7.03811 636.551 209.396 858.903 858.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 0.000256 4096 470 2560 61776 11.5241 13.9589 450.405 420.226 896.187 896.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1660 0.000256 1024 420 1840 65664 4.53568 3.50822 110.38 104.158 222.693 222.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 0.000512 1024 360 440 34848 1.65482 9.61741 52.2672 63.5836 63.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 3.2e-05 512 420 280 405504 39.0848 12.8128 51.6657 396.192 500.001 500.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 500 0.000256 1024 80 1240 52992 6.03354 3.34253 57.2288 102.697 169.428 169.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 0.000128 512 440 320 101376 7.9888 3.3511 15.4229 99.3265 126.271 126.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 900 6.4e-05 4096 50 9320 295488 49.2741 59.3713 7048.99 1769 8926.79 8926.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 0.001024 2048 210 760 12096 1.46307 11.9435 99.956 113.405 113.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1010 0.000256 1024 210 960 59904 5.71094 3.34173 48.0257 102.592 159.802 159.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1500 0.000256 2048 440 6200 63936 5.82064 7.14048 569.358 212.911 795.304 795.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 0.000256 4096 470 2560 61632 11.4685 13.9365 401.538 419.137 846.158 846.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1660 0.000256 1024 420 1840 66880 4.54138 3.52582 188.531 104.543 301.253 301.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 0.000512 1024 360 440 35200 1.66259 17.8006 52.4046 71.9094 71.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 3.2e-05 512 420 280 471040 37.4869 13.3701 108.74 418.947 578.781 578.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 500 0.000256 1024 80 1240 54400 6.1231 3.39133 105.468 104.19 219.303 219.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 0.000128 512 440 320 117760 7.82726 3.41616 31.1968 104.911 147.535 147.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 900 6.4e-05 4096 50 9320 295520 49.2444 59.3705 12868.8 1766.02 14743.6 14743.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 0.001024 2048 210 760 12480 1.48077 22.7732 101.429 125.725 125.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 0.000256 1024 210 960 61440 5.78144 3.38947 89.0059 104.093 202.398 202.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1500 0.000256 2048 440 6200 64320 5.82042 7.04928 1044.62 209.399 1266.96 1267.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 0.000256 4096 470 2560 62240 11.4864 13.9481 739.669 418.519 1183.7 1183.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1660 0.000256 1024 420 1840 66560 4.5288 3.51232 132.924 104.321 245.394 245.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 0.000512 1024 360 440 35040 1.66301 12.0353 52.3473 66.0856 66.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 3.2e-05 512 420 280 450560 38.0892 13.1252 71.7155 412.549 535.72 535.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 500 0.000256 1024 80 1240 53760 6.07197 3.37059 71.2941 103.441 184.303 184.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 0.000128 512 440 320 112640 7.87306 3.40173 20.7349 103.36 135.551 135.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 900 6.4e-05 4096 50 9320 295360 49.197 59.362 8807.32 1769.51 10685.5 10685.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 0.001024 2048 210 760 12320 1.46726 15.3994 100.211 117.12 117.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 0.000256 1024 210 960 60160 5.75402 3.36896 59.8208 103.439 172.507 172.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1500 0.000256 2048 440 6200 64000 5.81248 7.02054 709.348 209.272 931.531 931.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 0.000256 4096 470 2560 62080 11.4711 13.9301 505.126 418.406 949.01 949.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1660 0.000256 1024 420 1840 66240 4.56499 3.5319 117.632 104.867 230.706 230.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 0.000512 1024 360 440 35040 1.66499 10.0908 52.4604 64.2614 64.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 3.2e-05 512 420 280 460800 37.1432 13.1482 61.7533 412.654 524.935 525.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 500 0.000256 1024 80 1240 53760 6.09069 3.37258 60.0448 103.566 173.202 173.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 0.000128 512 440 320 115200 7.75651 3.40179 17.9685 103.43 132.738 132.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 900 6.4e-05 4096 50 9320 295200 49.3063 59.4088 7366.51 1767.96 9243.34 9243.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 0.001024 2048 210 760 12240 1.46531 12.8272 100.213 114.549 114.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 0.000256 1024 210 960 59520 5.8103 3.45133 49.9055 103.559 162.851 162.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1500 0.000256 2048 440 6200 63840 5.8335 7.1639 594.803 209.501 817.381 817.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 0.000256 4096 470 2560 61920 11.4934 13.9506 422.424 418.873 866.817 866.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1660 0.000256 1024 420 1840 65280 4.51789 3.48742 110.041 103.604 221.762 221.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 0.000512 1024 360 440 34880 1.66093 9.5863 52.3141 63.6016 63.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 3.2e-05 512 420 280 450560 38.1233 13.1319 58.1485 412.372 522.013 522.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 500 0.000256 1024 80 1240 53760 6.08832 3.37248 58.6844 103.692 171.972 172.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 0.000128 512 440 320 112640 7.88208 3.39194 17.3419 103.389 132.187 132.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 900 6.4e-05 4096 50 9320 294400 49.3495 59.3794 7342.18 1768.26 9219.33 9219.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 0.001024 2048 210 760 12160 1.4664 12.2368 100.176 113.923 113.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 0.000256 1024 210 960 58880 5.84499 3.36896 48.6408 103.587 161.568 161.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1500 0.000256 2048 440 6200 63360 5.79811 7.00006 584.783 208.689 806.346 806.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 0.000256 4096 470 2560 61440 11.4668 13.9059 424.946 417.243 867.636 867.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1660 0.000256 1024 420 1840 67200 4.54781 3.52938 178.258 104.834 291.281 291.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 0.000512 1024 360 440 35232 1.6679 16.6859 52.4748 70.872 70.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 3.2e-05 512 420 280 454656 37.5788 13.1293 98.8116 412.174 561.929 562.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 500 0.000256 1024 80 1240 54528 6.11408 3.4049 99.0133 104.382 213.043 213.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 0.000128 512 440 320 113664 7.81734 3.39763 28.5405 103.339 143.277 143.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 900 6.4e-05 4096 50 9320 295680 49.2659 59.3661 12273.4 1766.32 14148.5 14148.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 0.001024 2048 210 760 12480 1.47734 21.626 101.476 124.622 124.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 0.000256 1024 210 960 61440 5.77738 3.4017 83.1679 104.296 196.771 196.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1500 0.000256 2048 440 6200 64320 5.82451 7.03283 984.533 209.435 1206.9 1206.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 0.000256 4096 470 2560 62208 11.4669 13.9344 704.022 418.903 1148.4 1148.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1660 0.000256 1024 420 1840 66816 4.54042 3.52467 131.874 104.417 244.465 244.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 0.000512 1024 360 440 35136 1.66858 11.9199 52.4591 66.0892 66.1463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 3.2e-05 512 420 280 442368 38.8476 13.1284 68.9101 412.119 533.245 533.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 500 0.000256 1024 80 1240 53760 6.07309 3.36758 70.1469 103.364 183.083 183.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 0.000128 512 440 320 110592 8.00442 3.39789 20.035 103.262 134.881 135.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 900 6.4e-05 4096 50 9320 295296 49.3056 59.3423 8647.55 1766.92 10523.3 10523.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 0.001024 2048 210 760 12288 1.46762 14.5101 100.152 116.173 116.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 0.000256 1024 210 960 59904 5.78387 3.37053 58.8618 103.367 171.514 171.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1500 0.000256 2048 440 6200 63744 5.80374 7.0063 697.43 208.613 918.927 919.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 0.000256 4096 470 2560 61824 11.4626 13.9144 495.134 417.076 937.661 937.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1660 0.000256 1024 420 1840 65664 4.53232 3.49968 110.06 104.135 222.334 222.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 0.000512 1024 360 440 34848 1.65328 9.78586 52.2537 63.7359 63.7929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 3.2e-05 512 420 280 405504 39.0823 12.8128 52.7242 396.102 500.958 501.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 500 0.000256 1024 80 1240 52992 6.03245 3.33722 57.8624 102.671 170.029 170.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 0.000128 512 440 320 101376 7.97955 3.34643 15.5301 99.3041 126.337 126.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 900 6.4e-05 4096 50 9320 295488 49.2245 59.379 7118.86 1768.84 8996.46 8996.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 0.001024 2048 210 760 12096 1.45491 11.9624 99.9523 113.414 113.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 0.000256 1024 210 960 59904 5.70224 3.34112 48.6758 102.576 160.425 160.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1500 0.000256 2048 440 6200 63936 5.82205 7.04486 576.766 209.581 799.287 799.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 0.000256 4096 470 2560 61632 11.4715 13.9293 407.37 419.031 851.877 851.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1660 0.000256 1024 420 1840 66048 4.5065 3.48784 106.355 103.669 218.133 218.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 0.000512 1024 360 440 34944 1.67053 9.28982 52.4785 63.4818 63.5406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 3.2e-05 512 420 280 393216 40.2492 12.8266 48.0582 395.886 497.263 497.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 500 0.000256 1024 80 1240 52224 6.16659 3.3736 53.0518 103.758 166.481 166.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 0.000128 512 440 320 98304 8.18298 3.34701 14.2091 99.3066 125.229 125.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 900 6.4e-05 4096 50 9320 294912 49.2674 59.36 6653.6 1767.38 8529.77 8529.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 0.001024 2048 210 760 11904 1.45024 11.1555 99.6583 112.308 112.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 0.000256 1024 210 960 58368 5.87008 3.3736 45.2326 103.651 158.258 158.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1500 0.000256 2048 440 6200 63744 5.82246 7.02422 539.026 209.172 761.121 761.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 0.000256 4096 470 2560 61440 11.4796 13.9279 380.554 418.218 824.257 824.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1660 0.000256 1024 420 1840 67200 4.58032 3.54486 184.815 104.995 298.043 298.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 0.000512 1024 360 440 35200 1.66906 17.1309 52.4834 71.3248 71.3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 3.2e-05 512 420 280 460800 37.1371 13.166 103.947 412.52 567.009 567.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 500 0.000256 1024 80 1240 54400 6.16493 3.41507 103.209 104.535 217.453 217.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 0.000128 512 440 320 115200 7.76291 3.40378 29.9108 103.315 144.577 144.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 900 6.4e-05 4096 50 9320 295600 49.5859 59.4821 12633.2 1768.47 14510.9 14511.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 0.001024 2048 210 760 12500 1.47677 21.6045 101.581 124.705 124.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 0.000256 1024 210 960 61600 5.81853 3.4136 87.9298 104.436 201.725 201.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1500 0.000256 2048 440 6200 64400 5.86675 7.05155 1029.55 209.758 1252.3 1252.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 0.000256 4096 470 2560 62400 11.5712 13.9878 729.837 419.367 1174.84 1174.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1660 0.000256 1024 420 1840 66400 4.56826 3.53046 133.299 104.509 246.015 246.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 0.000512 1024 360 440 35000 1.66256 11.9729 52.3092 65.9875 66.0425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 3.2e-05 512 420 280 460800 37.2064 13.1584 71.5718 412.306 534.481 534.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 500 0.000256 1024 80 1240 52800 6.13216 3.37696 68.8479 103.426 181.912 182.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 0.000128 512 440 320 115200 7.76698 3.40227 20.7011 103.31 135.364 135.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 900 6.4e-05 4096 50 9320 295200 49.4084 59.4236 8564.4 1766.15 10439.5 10439.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 0.001024 2048 210 760 12400 1.47891 14.977 101.54 118.039 118.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 0.000256 1024 210 960 60800 5.75654 3.37568 59.7829 103.42 172.46 172.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1500 0.000256 2048 440 6200 64000 5.81837 7.01786 693.228 208.8 914.941 915.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 0.000256 4096 470 2560 62000 11.5131 13.9444 490.526 417.467 933.527 933.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1660 0.000256 1024 420 1840 66000 4.53414 3.49952 116.415 103.646 228.204 228.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 0.000512 1024 360 440 34800 1.65069 10.1172 52.2139 64.0249 64.0825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 3.2e-05 512 420 280 460800 37.2391 13.1643 61.9496 412.652 525.241 525.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 500 0.000256 1024 80 1240 52800 6.16077 3.38272 59.3468 103.627 172.651 172.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 0.000128 512 440 320 115200 7.77872 3.4048 18.3709 103.447 133.187 133.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 900 6.4e-05 4096 50 9320 295200 49.5724 59.4858 7706.64 1768.4 9584.25 9584.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 0.001024 2048 210 760 12300 1.47894 13.0456 101.585 116.154 116.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 0.000256 1024 210 960 60000 5.80925 3.3833 51.1588 103.628 164.103 164.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1500 0.000256 2048 440 6200 63600 5.84704 7.01952 602.458 208.681 824.079 824.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 0.000256 4096 470 2560 61800 11.541 13.9318 439.187 417.222 881.956 882.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1660 0.000256 1024 420 1840 65600 4.51789 3.49549 108.477 103.696 220.298 220.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 0.000512 1024 360 440 34800 1.66093 9.83971 52.3035 63.845 63.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 3.2e-05 512 420 280 460800 37.1491 14.7268 57.6705 412.37 522.156 522.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 500 0.000256 1024 80 1240 51200 6.2137 3.38061 53.98 103.784 167.487 167.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 0.000128 512 440 320 115200 7.76717 3.39667 17.1189 103.428 131.894 132.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 900 6.4e-05 4096 50 9320 295200 49.2379 59.4634 6819.85 1768 8696.71 8696.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 0.001024 2048 210 760 12000 1.46842 11.9398 99.9511 113.402 113.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 0.000256 1024 210 960 60800 5.7679 3.3792 48.3887 103.676 161.343 161.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1500 0.000256 2048 440 6200 64000 5.82442 7.03459 554.367 209.313 776.61 776.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 0.000256 4096 470 2560 61600 11.4934 13.9528 392.211 418.47 836.201 836.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1660 0.000256 1024 420 1824 67072 4.5497 3.5369 154.809 104.997 268.004 268.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1850 0.000512 1024 360 432 35360 1.66534 23.5766 52.5041 77.7884 77.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1410 3.2e-05 512 420 288 466944 37.5463 13.3263 92.9481 417.922 561.987 562.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 500 0.000256 1024 80 1248 55808 6.10502 3.41779 87.2178 104.971 201.841 201.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1380 0.000128 512 440 336 112640 8.06557 3.4127 25.262 104.633 141.56 141.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 900 6.4e-05 4096 50 9312 295744 49.1805 59.2746 10408.2 1767.33 12284.1 12284.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 730 0.001024 2048 210 768 12480 1.47661 38.8975 101.544 141.962 142.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1010 0.000256 1024 210 960 63488 5.75043 3.41789 73.5322 104.972 187.803 187.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1500 0.000256 2048 440 6240 64320 5.83834 7.03757 844.449 209.763 1067.16 1067.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 0.000256 4096 470 2592 62144 11.4908 13.9465 605.734 432.987 1064.23 1064.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1660 0.000256 1024 420 1824 66816 4.55226 3.52666 103.897 104.72 216.804 216.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1850 0.000512 1024 360 432 35328 1.66934 23.6913 52.519 77.9239 77.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1410 3.2e-05 512 420 288 466944 37.7699 13.3212 162.127 418.032 631.49 631.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 500 0.000256 1024 80 1248 55296 6.11974 3.40752 56.1405 104.698 170.489 170.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1380 0.000128 512 440 336 112640 8.09254 3.40992 35.7184 104.677 152.09 152.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 900 6.4e-05 4096 50 9312 295552 49.182 59.2795 6641.18 1785.36 8535.16 8535.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 730 0.001024 2048 210 768 12416 1.46672 38.5692 101.463 141.542 141.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1010 0.000256 1024 210 960 62976 5.75267 3.40822 47.6565 104.693 161.641 161.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1500 0.000256 2048 440 6240 64128 5.8247 7.24522 543.395 209.557 766.096 766.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1450 0.000256 4096 470 2592 61952 11.4895 13.9387 385.776 418.965 830.243 830.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1660 0.000256 1024 420 1824 66816 4.55318 3.52883 89.2065 104.826 202.226 202.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1850 0.000512 1024 360 432 35232 1.66707 23.509 52.3805 77.5997 77.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1410 3.2e-05 512 420 288 454656 37.8477 13.1304 157.59 412.142 620.961 621.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 500 0.000256 1024 80 1248 55296 6.07603 3.40336 46.4574 104.292 160.358 160.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1380 0.000128 512 440 336 110592 8.00298 3.3959 35.0292 103.224 149.846 149.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 900 6.4e-05 4096 50 9312 295680 49.1285 59.3411 5498.06 1766.2 7372.88 7373.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 730 0.001024 2048 210 768 12384 1.46966 38.4799 101.415 141.406 141.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1010 0.000256 1024 210 960 62976 5.71616 3.4 39.4183 104.41 153.074 153.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1500 0.000256 2048 440 6240 64128 5.81485 7.03411 449.664 209.421 672.008 672.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1450 0.000256 4096 470 2592 62016 11.479 13.9264 320.662 418.709 764.852 764.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1660 0.000256 1024 420 1824 67040 4.57149 3.54506 148.479 105.027 261.732 261.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 0.000512 1024 360 432 35360 1.67046 13.4256 52.533 67.6729 67.7294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 3.2e-05 512 420 288 471040 37.5612 13.3877 89.1161 419.387 559.691 559.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 500 0.000256 1024 80 1248 55680 6.14592 3.42413 83.7333 105.009 198.443 198.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 0.000128 512 440 336 112640 8.1336 3.4201 24.0835 105.075 140.893 141.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 900 6.4e-05 4096 50 9312 295680 49.384 59.3893 10075.6 1767.52 11952.1 11952.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 0.001024 2048 210 768 12480 1.4848 17.5979 101.569 120.695 120.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1010 0.000256 1024 210 960 63360 5.7888 3.42371 71.7715 105.01 186.125 186.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1500 0.000256 2048 440 6240 64320 5.8616 7.0697 825.481 209.82 1048.31 1048.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 0.000256 4096 470 2592 62080 11.5548 13.978 584.501 419.615 1029.73 1029.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1660 0.000256 1024 420 1824 66560 4.54486 3.52534 103.463 104.522 216.17 216.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 0.000512 1024 360 432 35280 1.66496 8.95958 52.4143 63.0821 63.1419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 3.2e-05 512 420 288 471040 37.4876 13.3775 59.1452 418.912 529.17 529.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 500 0.000256 1024 80 1248 55040 6.08253 3.3905 54.8895 104.185 168.676 168.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 0.000128 512 440 336 112640 8.13283 3.41606 16.1337 104.899 132.772 132.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 900 6.4e-05 4096 50 9312 295520 49.2477 59.3493 6569.82 1767.57 8446.15 8446.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 730 0.001024 2048 210 768 12400 1.47309 32.4898 101.403 135.413 135.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1010 0.000256 1024 210 960 62720 5.72358 3.39046 46.6213 104.077 159.938 160.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1500 0.000256 2048 440 6240 64160 5.83338 7.03344 536.459 209.255 758.658 758.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 0.000256 4096 470 2592 61920 11.4941 13.9566 381.201 418.369 825.098 825.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1660 0.000256 1024 420 1824 66720 4.57917 3.53414 88.2905 104.604 201.121 201.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1850 0.000512 1024 360 432 35280 1.66835 22.6386 52.4839 76.8308 76.8882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1410 3.2e-05 512 420 288 460800 37.186 13.1639 48.373 412.17 511.131 511.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 500 0.000256 1024 80 1248 54720 6.15846 3.41654 44.9449 104.693 159.344 159.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1380 0.000128 512 440 336 107520 8.19946 3.40083 12.9146 103.241 127.944 128.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 900 6.4e-05 4096 50 9312 295440 49.372 59.4039 5367.82 1766.25 7242.99 7243.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 730 0.001024 2048 210 768 12360 1.4687 32.3338 101.415 135.262 135.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1010 0.000256 1024 210 960 62400 5.79171 3.41405 38.4866 104.582 152.405 152.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1500 0.000256 2048 440 6240 64080 5.85242 7.06355 439.579 209.624 662.192 662.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 0.000256 4096 470 2592 61920 11.5485 13.9641 312.52 419.109 757.215 757.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1660 0.000256 1024 420 1824 67008 4.55094 3.53485 196.235 104.769 309.202 309.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 0.000512 1024 360 432 35328 1.66704 19.0061 52.45 73.1678 73.2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 3.2e-05 512 420 288 466944 37.2284 13.2995 122.346 416.236 589.351 589.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 500 0.000256 1024 80 1248 55680 6.10813 3.41616 118.698 104.854 233.207 233.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 0.000128 512 440 336 112128 8.04925 3.41229 33.2978 104.432 149.375 149.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 900 6.4e-05 4096 50 9312 295680 49.291 59.3281 13896.7 1765.73 15771.2 15771.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 0.001024 2048 210 768 12480 1.47402 25.5104 101.541 128.568 128.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1010 0.000256 1024 210 960 63360 5.7399 3.4176 100.872 104.741 214.905 215.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1500 0.000256 2048 440 6240 64224 5.8327 7.03488 1141.5 209.562 1364 1364.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 0.000256 4096 470 2592 62112 11.5078 13.9559 807.392 419.076 1252.01 1252.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1660 0.000256 1024 420 1824 66816 4.54995 3.53075 131.751 104.828 244.77 244.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 0.000512 1024 360 432 35232 1.66662 11.9307 52.3811 66.0206 66.0771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 3.2e-05 512 420 288 454656 37.6024 13.1256 77.8178 412.163 540.949 541.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 500 0.000256 1024 80 1248 55296 6.08016 3.39968 74.0252 104.293 187.925 188.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 0.000128 512 440 336 110592 7.97568 3.39354 21.4024 103.222 136.182 136.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 900 6.4e-05 4096 50 9312 295680 49.1736 59.3282 8777.31 1766.26 10652.2 10652.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 0.001024 2048 210 768 12384 1.47773 15.4258 101.411 118.358 118.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1010 0.000256 1024 210 960 62976 5.71206 3.40115 62.8657 104.291 176.395 176.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1500 0.000256 2048 440 6240 64128 5.80515 7.14486 718.723 209.435 941.181 941.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 0.000256 4096 470 2592 62016 11.4645 13.9345 510.267 418.73 954.465 954.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1660 0.000256 1024 420 1824 66816 4.55382 3.52915 112.003 104.737 224.93 225.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 0.000512 1024 360 432 35136 1.65888 9.70957 52.3678 63.7793 63.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1410 3.2e-05 512 420 288 442368 38.0663 13.0504 61.7719 408.469 521.589 521.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 500 0.000256 1024 80 1248 54144 6.10352 3.3888 58.8787 104.046 172.544 172.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 0.000128 512 440 336 105984 8.14291 3.38534 16.9316 102.323 130.966 131.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 900 6.4e-05 4096 50 9312 295488 49.2825 59.3523 7104.14 1767.45 8980.38 8980.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 0.001024 2048 210 768 12384 1.48022 12.9311 101.588 116.043 116.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1010 0.000256 1024 210 960 62208 5.71811 3.38442 50.8525 103.951 164.031 164.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1500 0.000256 2048 440 6240 63936 5.82656 7.06051 580.815 209.242 803.018 803.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 0.000256 4096 470 2592 61632 11.4762 13.9402 411.944 418.358 855.79 855.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1660 0.000256 1024 420 1824 66048 4.54554 3.52442 96.3072 104.42 208.908 209.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1850 0.000512 1024 360 432 35136 1.66406 30.4804 52.3707 84.5601 84.6172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1410 3.2e-05 512 420 288 442368 38.8099 13.1256 52.1991 412.131 516.509 516.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 500 0.000256 1024 80 1248 53760 6.0848 3.37174 49.819 103.459 162.862 162.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 0.000128 512 440 336 110592 7.9976 3.396 15.1339 103.264 129.982 130.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 900 6.4e-05 4096 50 9312 295296 49.1947 59.3524 5990.77 1766.87 7866.35 7866.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 730 0.001024 2048 210 768 12288 1.47123 49.4339 101.403 152.353 152.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1010 0.000256 1024 210 960 61440 5.71302 3.36541 42.3721 103.371 154.951 155.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1500 0.000256 2048 440 6240 63744 5.79722 7.00211 488.89 208.614 710.377 710.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 0.000256 4096 470 2592 61440 11.4647 13.9121 346.211 417.096 788.756 788.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1660 0.000256 1024 420 1824 66976 4.56294 3.53238 188.263 104.874 301.347 301.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 0.000512 1024 360 432 35336 1.66557 17.7049 52.5169 71.9306 71.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 3.2e-05 512 420 288 465920 37.8457 13.3804 114.619 418.712 584.795 584.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 500 0.000256 1024 80 1248 55552 6.1361 3.41757 109.785 104.954 224.424 224.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1380 0.000128 512 440 336 112896 8.10451 3.42064 31.4076 104.842 147.955 148.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 900 6.4e-05 4096 50 9312 295680 49.3606 59.3768 12847.9 1767.43 14724.3 14724.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 0.001024 2048 210 768 12432 1.47642 24.0334 101.481 127.032 127.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 0.000256 1024 210 960 63168 5.77898 3.41891 93.8309 104.865 208.022 208.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1500 0.000256 2048 440 6240 64288 5.85578 7.07683 1057.39 209.928 1280.33 1280.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 0.000256 4096 470 2592 62048 11.5446 13.9719 746.969 419.635 1192.2 1192.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1660 0.000256 1024 420 1824 66752 4.5592 3.53216 124.546 104.853 237.601 237.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 0.000512 1024 360 432 35280 1.66726 11.2442 52.4711 65.4255 65.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 3.2e-05 512 420 288 458752 37.5037 13.1812 74.6136 413.555 539.099 539.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 500 0.000256 1024 80 1248 55552 6.13072 3.41581 69.4222 104.83 183.927 184.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 0.000128 512 440 336 111104 8.01802 3.40419 20.4384 103.577 135.622 135.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 900 6.4e-05 4096 50 9312 295456 49.2771 59.3607 8150.08 1766.3 10025.2 10025.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 0.001024 2048 210 768 12320 1.47046 14.635 101.288 117.437 117.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 0.000256 1024 210 960 62720 5.77936 3.41158 58.6357 104.834 172.789 172.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1500 0.000256 2048 440 6240 64064 5.83773 7.03709 667.541 209.482 889.974 890.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 0.000256 4096 470 2592 61824 11.4984 13.9496 474.193 418.823 918.539 918.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1660 0.000256 1024 420 1824 66528 4.57987 3.54675 105.832 105.001 219.077 219.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 0.000512 1024 360 432 35112 1.66464 9.19939 52.3626 63.2705 63.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 3.2e-05 512 420 288 451584 39.243 13.3781 59.7689 418.7 531.328 531.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 500 0.000256 1024 80 1248 55104 6.17686 3.42406 56.8919 104.987 171.609 171.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 0.000128 512 440 336 112896 8.12042 3.41622 17.081 104.896 133.696 133.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 900 6.4e-05 4096 50 9312 295344 49.4056 59.4361 6705.96 1767.57 8582.53 8582.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 0.001024 2048 210 768 12264 1.47094 12.3802 101.324 115.22 115.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1010 0.000256 1024 210 960 63168 5.79066 3.42371 48.7556 104.987 163.087 163.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1500 0.000256 2048 440 6240 64176 5.85043 7.06483 551.018 209.787 773.795 773.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 0.000256 4096 470 2592 61824 11.5473 13.9688 390.773 419.425 835.792 835.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1660 0.000256 1024 420 1824 65408 4.52256 3.49389 95.6007 103.814 207.541 207.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 0.000512 1024 360 432 35168 1.66912 8.36096 52.4775 62.5486 62.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1410 3.2e-05 512 420 288 430080 38.4276 13.0279 51.9289 404.076 507.701 507.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 500 0.000256 1024 80 1248 53760 6.10662 3.38173 50.1062 103.898 163.621 163.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 0.000128 512 440 336 107520 7.89296 3.36336 14.9046 101.266 127.609 127.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 900 6.4e-05 4096 50 9312 295232 49.2585 59.4285 6066.35 1768.97 7944.16 7944.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 0.001024 2048 210 768 12096 1.45818 10.6395 99.9405 112.081 112.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1010 0.000256 1024 210 960 60928 5.75891 3.3833 42.1212 103.794 155.187 155.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1500 0.000256 2048 440 6240 63616 5.78797 7.00099 494.099 208.61 715.571 715.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 0.000256 4096 470 2592 61376 11.4425 13.9018 352.612 417.089 795.118 795.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1660 0.000256 1024 420 1824 66816 4.54269 3.52528 175.632 104.617 288.43 288.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 0.000512 1024 360 432 35328 1.66685 17.168 52.4719 71.3484 71.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 3.2e-05 512 420 288 466944 37.5475 13.3251 113.657 417.643 582.416 582.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 500 0.000256 1024 80 1248 55296 6.1151 3.4081 104.778 104.699 219.13 219.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 0.000128 512 440 336 112640 8.07594 3.40992 30.8528 104.574 147.1 147.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 900 6.4e-05 4096 50 9312 295552 49.2059 59.2899 12213.8 1766.23 14088.6 14088.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 0.001024 2048 210 768 12416 1.47325 22.483 101.42 125.419 125.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 0.000256 1024 210 960 62976 5.75354 3.40982 89.858 104.6 203.749 203.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1500 0.000256 2048 440 6240 64128 5.83363 7.03306 995.971 209.349 1218.26 1218.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 0.000256 4096 470 2592 61952 11.4854 13.9305 723.657 418.693 1167.84 1167.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1660 0.000256 1024 420 1824 66560 4.55149 3.52778 121.16 104.706 234.057 234.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 0.000512 1024 360 432 35200 1.664 11.1247 52.3846 65.2173 65.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 3.2e-05 512 420 288 458752 38.3747 13.3287 71.6592 417.68 541.279 541.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 500 0.000256 1024 80 1248 55296 6.12394 3.41101 67.9494 104.683 182.297 182.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 0.000128 512 440 336 110592 8.21958 3.40806 19.7567 104.618 136.186 136.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 900 6.4e-05 4096 50 9312 295424 49.2726 59.3454 7807.7 1767.29 9683.77 9683.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 0.001024 2048 210 768 12288 1.46842 14.2582 100.188 115.958 116.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 0.000256 1024 210 960 62464 5.77968 3.40701 57.6787 104.681 171.672 171.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1500 0.000256 2048 440 6240 64000 5.82205 7.0208 631.04 209.177 853.136 853.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 0.000256 4096 470 2592 61696 11.4732 13.9316 468.605 418.22 912.305 912.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1660 0.000256 1024 420 1824 66048 4.55517 3.52224 103.387 104.532 216.108 216.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 0.000512 1024 360 432 35136 1.66605 9.50864 52.4331 63.6489 63.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 3.2e-05 512 420 288 442368 38.8518 13.1377 58.5618 412.573 523.367 523.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 500 0.000256 1024 80 1248 53760 6.07981 3.38125 55.3801 103.585 168.556 168.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 0.000128 512 440 336 110592 8.00992 3.39558 16.9511 103.378 131.92 132.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 900 6.4e-05 4096 50 9312 295296 49.2086 59.401 6421.44 1768.81 8299.02 8299.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 0.001024 2048 210 768 12288 1.47069 12.3714 101.455 115.34 115.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 0.000256 1024 210 960 61440 5.7088 3.37306 47.7439 103.481 160.434 160.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1500 0.000256 2048 440 6240 63744 5.79818 7.02282 514.127 208.839 735.862 735.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 0.000256 4096 470 2592 61440 11.4628 13.9137 391.682 417.536 834.671 834.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1660 0.000256 1024 420 1824 66560 4.56883 3.52915 93.8946 104.961 207.063 207.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 0.000512 1024 360 432 35072 1.66746 8.43258 52.427 62.5702 62.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 3.2e-05 512 420 288 458752 38.377 13.335 53.5822 418.114 523.644 523.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 500 0.000256 1024 80 1248 55296 6.13558 3.41018 49.7522 105.048 164.475 164.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 0.000128 512 440 336 106496 8.45002 3.40829 14.5295 104.792 131.362 131.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 900 6.4e-05 4096 50 9312 294912 49.3061 59.3362 5633.81 1767.42 7510.02 7510.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 0.001024 2048 210 768 12032 1.46022 10.793 99.8912 112.187 112.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1010 0.000256 1024 210 960 61440 5.83926 3.41088 42.0662 104.941 156.384 156.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1500 0.000256 2048 440 6240 64000 5.8327 7.03805 455.139 209.7 677.783 677.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 0.000256 4096 470 2592 61440 11.4995 13.938 345.438 419.255 790.209 790.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1660 0.000256 1024 420 1824 67104 4.5727 3.54506 179.685 104.915 292.832 292.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 0.000512 1024 360 432 35280 1.66502 16.5559 52.4102 70.674 70.7298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 3.2e-05 512 420 288 460800 37.4183 13.2162 108.533 414.157 573.568 573.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 500 0.000256 1024 80 1248 55296 6.12339 3.40976 102.654 104.623 216.939 217.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 0.000128 512 440 336 110592 8.08547 3.41206 29.8704 103.705 145.26 145.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 900 6.4e-05 4096 50 9312 295632 49.4309 59.3837 12445.6 1765.63 14320.2 14320.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 0.001024 2048 210 768 12456 1.48051 22.4112 101.536 125.472 125.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 0.000256 1024 210 960 62784 5.76669 3.41197 88.035 104.506 201.852 201.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1500 0.000256 2048 440 6240 64224 5.86755 7.05059 1015.93 209.605 1238.54 1238.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 0.000256 4096 470 2592 62064 11.5492 13.9694 722.848 419.062 1167.51 1167.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1660 0.000256 1024 420 1824 66816 4.55139 3.5287 131.263 104.622 244.077 244.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 0.000512 1024 360 432 35136 1.6592 11.6325 52.3112 65.6442 65.7018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 3.2e-05 512 420 288 442368 38.0913 13.0469 73.0326 408.003 532.409 532.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 500 0.000256 1024 80 1248 54144 6.10454 3.38534 70.2825 103.824 183.726 183.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 0.000128 512 440 336 105984 8.14595 3.38 19.9953 102.205 133.909 134.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 900 6.4e-05 4096 50 9312 295488 49.2811 59.3586 8574.63 1765.53 10449 10449.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 0.001024 2048 210 768 12384 1.47811 15.0645 101.533 118.119 118.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 0.000256 1024 210 960 62208 5.71219 3.38678 60.5011 103.837 173.565 173.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1500 0.000256 2048 440 6240 63936 5.81264 7.02259 695.032 209.006 916.943 917.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 0.000256 4096 470 2592 61632 11.477 13.9325 493.322 417.874 936.681 936.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1660 0.000256 1024 420 1824 66528 4.57203 3.5392 112.577 104.735 225.534 225.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 0.000512 1024 360 432 34992 1.65226 9.87213 52.2236 63.7902 63.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 3.2e-05 512 420 288 442368 38.1442 13.0597 62.0042 408.138 521.584 521.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 500 0.000256 1024 80 1248 55296 6.14752 3.41894 61.127 104.717 175.54 175.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 0.000128 512 440 336 103680 8.31965 3.38944 16.7484 102.273 130.905 131.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 900 6.4e-05 4096 50 9312 295056 49.3994 59.3697 7242.24 1765.79 9116.95 9117.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 0.001024 2048 210 768 12312 1.47696 12.8524 101.548 115.92 115.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 0.000256 1024 210 960 62208 5.80864 3.41747 51.382 104.717 165.451 165.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1500 0.000256 2048 440 6240 63936 5.83722 7.05763 591.114 209.238 813.318 813.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 0.000256 4096 470 2592 61776 11.5261 13.9601 420.651 418.353 864.564 864.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1660 0.000256 1024 420 1824 65664 4.53334 3.50208 110.61 104.145 222.899 222.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 0.000512 1024 360 432 34848 1.65024 9.97574 52.1692 63.8364 63.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 3.2e-05 512 420 288 405504 39.077 12.8154 56.4301 396.154 504.712 504.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 500 0.000256 1024 80 1248 52992 6.03818 3.33888 59.2188 102.686 171.408 171.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 0.000128 512 440 336 101376 7.98451 3.35315 16.5507 99.3203 127.395 127.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 900 6.4e-05 4096 50 9312 295488 49.2389 59.3802 7259.59 1768.8 9137.18 9137.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 0.001024 2048 210 768 12096 1.46346 11.9784 100.149 113.632 113.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 0.000256 1024 210 960 59904 5.70848 3.33619 50.1842 102.581 161.936 162.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1500 0.000256 2048 440 6240 63936 5.81997 7.06221 593.831 212.388 819.173 819.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 0.000256 4096 470 2592 61632 11.4629 13.9327 422.825 419.087 867.384 867.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1660 0.000256 1024 420 1824 66560 4.54883 3.5287 177.576 104.639 290.405 290.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 0.000512 1024 360 432 35280 1.66298 16.4495 52.4695 70.6245 70.6815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 3.2e-05 512 420 288 471040 37.4756 13.3755 109.33 419.369 579.788 579.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 500 0.000256 1024 80 1248 55040 6.07862 3.38944 100.844 104.298 214.738 214.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 0.000128 512 440 336 112640 8.12925 3.41382 29.7857 105.018 146.528 146.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 900 6.4e-05 4096 50 9312 295520 49.2527 59.3083 12300.6 1767.83 14177.1 14177.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 0.001024 2048 210 768 12400 1.47322 21.9587 101.456 124.933 124.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 0.000256 1024 210 960 62720 5.72042 3.3888 86.175 104.191 199.605 199.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1500 0.000256 2048 440 6240 64160 5.83459 7.04224 995.486 209.603 1218.04 1218.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 0.000256 4096 470 2592 61920 11.4901 13.9491 713.7 418.953 1158.16 1158.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1660 0.000256 1024 420 1824 65920 4.5345 3.51027 130.737 104.228 243.12 243.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 0.000512 1024 360 432 35200 1.66307 11.9178 52.4267 66.0513 66.1079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 3.2e-05 512 420 288 450560 38.0818 13.131 75.4113 412.207 539.071 539.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 500 0.000256 1024 80 1248 53760 6.07555 3.36896 71.3325 103.348 184.252 184.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 0.000128 512 440 336 107520 8.16861 3.39958 20.5722 103.269 135.598 135.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 900 6.4e-05 4096 50 9312 295360 49.2033 59.3633 8713 1769.98 10591.7 10591.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 0.001024 2048 210 768 12320 1.47251 15.2662 101.411 118.192 118.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 0.000256 1024 210 960 61440 5.70538 3.36742 60.9965 103.352 173.547 173.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1500 0.000256 2048 440 6240 64000 5.81571 7.02474 710.701 209.097 932.707 932.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 0.000256 4096 470 2592 61760 11.467 13.9252 506.517 418.048 950.031 950.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1660 0.000256 1024 420 1824 66240 4.56854 3.53718 113.989 104.856 227.062 227.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 0.000512 1024 360 432 35040 1.66093 9.88518 52.3627 63.9527 64.0126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 3.2e-05 512 420 288 460800 37.1303 13.1482 64.4274 412.606 527.553 527.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 500 0.000256 1024 80 1248 53760 6.09603 3.38211 59.3037 103.549 172.457 172.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 0.000128 512 440 336 107520 8.19712 3.40038 17.2121 103.408 132.405 132.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 900 6.4e-05 4096 50 9312 295200 49.3183 59.3717 7180.25 1767.82 9056.92 9057.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 0.001024 2048 210 768 12240 1.47219 12.0996 101.463 115.078 115.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 0.000256 1024 210 960 61440 5.71904 3.37552 50.8681 103.546 163.644 163.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1500 0.000256 2048 440 6240 63840 5.82451 7.08198 585.74 209.484 808.205 808.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 0.000256 4096 470 2592 61440 11.4936 13.9507 414.586 422.475 862.58 862.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1660 0.000256 1024 420 1824 65280 4.5217 3.48992 105.195 103.598 216.915 217.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 0.000512 1024 360 432 34880 1.65274 9.29565 52.2178 63.2097 63.2667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 3.2e-05 512 420 288 450560 38.1168 13.1315 58.813 412.369 522.672 522.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 500 0.000256 1024 80 1248 53760 6.09491 3.37686 55.754 103.691 169.049 169.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 0.000128 512 440 336 102400 8.49219 3.39418 15.7778 103.387 131.234 131.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 900 6.4e-05 4096 50 9312 294400 49.3653 59.3618 6642.31 1768.24 8519.44 8519.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 0.001024 2048 210 768 12160 1.47222 11.2282 101.417 114.162 114.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 0.000256 1024 210 960 61440 5.73027 3.3769 47.6389 103.578 160.456 160.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1500 0.000256 2048 440 6240 63360 5.7903 7.00211 540.728 208.69 762.285 762.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 0.000256 4096 470 2592 61440 11.4668 13.9084 385.833 417.251 828.534 828.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1660 0.000256 1024 420 1850 67328 4.55664 3.53469 160.88 105.018 274.101 274.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1850 0.000512 1024 360 450 35200 1.66861 26.3605 52.5112 80.5834 80.6359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1410 3.2e-05 512 420 300 471040 37.1717 13.3284 101.142 418.009 569.887 570.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 500 0.000256 1024 80 1250 55296 6.13283 3.41821 89.0833 104.999 203.761 203.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1380 0.000128 512 440 300 110592 8.18141 3.40787 24.2504 104.75 140.777 140.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 900 6.4e-05 4096 50 9300 295680 49.0274 59.3125 10883.1 1767.96 12759.5 12759.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 730 0.001024 2048 210 750 12640 1.47699 37.0297 101.538 140.089 140.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1010 0.000256 1024 210 950 63488 5.74608 3.41584 75.8777 105.012 190.178 190.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1500 0.000256 2048 440 6200 64448 5.83066 7.04045 885.963 209.803 1108.71 1108.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 0.000256 4096 470 2600 62016 11.4968 13.9453 635.503 430.785 1091.81 1091.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1660 0.000256 1024 420 1850 67072 4.5479 3.52765 111.513 104.694 224.391 224.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1850 0.000512 1024 360 450 35136 1.66502 26.1812 52.4559 80.3438 80.4011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1410 3.2e-05 512 420 300 466944 37.7801 13.3275 169.032 417.948 638.327 638.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 500 0.000256 1024 80 1250 54784 6.14077 3.40672 57.2594 104.673 171.608 171.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1380 0.000128 512 440 300 110592 8.20605 3.41174 32.1275 104.657 148.586 148.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 900 6.4e-05 4096 50 9300 295552 49.0482 59.3097 6914.09 1767.23 8789.83 8789.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 730 0.001024 2048 210 750 12608 1.47661 36.8836 101.531 139.934 139.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1010 0.000256 1024 210 950 62976 5.75114 3.40979 48.4462 104.68 162.42 162.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1500 0.000256 2048 440 6200 64256 5.81587 7.09971 560.9 209.499 783.387 783.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1450 0.000256 4096 470 2600 61824 11.4805 13.9406 402.692 418.862 847.046 847.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1660 0.000256 1024 420 1850 67200 4.54739 3.52848 95.7218 104.932 208.841 208.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1850 0.000512 1024 360 450 35136 1.66864 26.1595 52.5087 80.379 80.4333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1410 3.2e-05 512 420 300 454656 37.854 13.1271 163.886 412.566 627.68 627.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 500 0.000256 1024 80 1250 54528 6.11155 3.39968 46.8756 104.394 160.91 161.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1380 0.000128 512 440 300 107520 8.17347 3.39558 31.0668 103.326 146.148 146.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 900 6.4e-05 4096 50 9300 295488 49.0332 59.3346 5652.9 1769.01 7530.43 7530.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 730 0.001024 2048 210 750 12576 1.47418 36.8271 101.536 139.883 139.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1010 0.000256 1024 210 950 62976 5.71702 3.4016 40.0137 104.393 153.657 153.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1500 0.000256 2048 440 6200 64320 5.81494 7.13584 460.867 209.636 683.529 683.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1450 0.000256 4096 470 2600 61824 11.4723 13.9346 330.265 419.141 774.885 774.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1660 0.000256 1024 420 1850 67360 4.57437 3.54714 152.337 104.93 265.496 265.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 0.000512 1024 360 450 35200 1.66474 14.0699 52.4735 68.2519 68.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1410 3.2e-05 512 420 300 471040 37.5488 13.382 93.5097 418.986 563.669 563.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 500 0.000256 1024 80 1250 55360 6.16842 3.42899 83.7724 104.901 198.399 198.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 0.000128 512 440 300 111360 8.21443 3.41757 22.5846 104.901 139.3 139.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 900 6.4e-05 4096 50 9300 295680 49.2506 59.3956 10114.7 1765.96 11989.4 11989.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 0.001024 2048 210 750 12640 1.47741 17.6005 101.514 120.636 120.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1010 0.000256 1024 210 950 63360 5.78429 3.42835 71.0347 104.907 185.283 185.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1500 0.000256 2048 440 6200 64400 5.85469 7.05462 824.042 209.625 1046.65 1046.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 0.000256 4096 470 2600 62000 11.5558 13.9768 589.356 419.226 1034.19 1034.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1660 0.000256 1024 420 1850 66880 4.55002 3.5287 103.874 104.568 216.634 216.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 0.000512 1024 360 450 35120 1.6639 9.23853 52.4236 63.3712 63.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1410 3.2e-05 512 420 300 471040 37.4868 13.3714 60.9396 419.087 531.12 531.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 500 0.000256 1024 80 1250 54400 6.11341 3.39107 53.3028 104.119 167.054 167.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 0.000128 512 440 300 110080 8.27891 3.41578 14.7658 104.944 131.59 131.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 900 6.4e-05 4096 50 9300 295520 49.1742 59.3641 6488.82 1766.54 8364.05 8364.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 730 0.001024 2048 210 750 12560 1.47347 31.8697 101.409 134.797 134.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1010 0.000256 1024 210 950 62720 5.71907 3.38944 45.3097 104.122 158.668 158.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1500 0.000256 2048 440 6200 64160 5.84035 7.03306 527.337 209.332 749.616 749.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 0.000256 4096 470 2600 61760 11.4765 13.9466 377.539 422.076 825.112 825.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1660 0.000256 1024 420 1850 66720 4.57373 3.53312 89.891 104.697 202.807 202.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1850 0.000512 1024 360 450 35040 1.66378 22.6489 52.4077 76.7636 76.8195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1410 3.2e-05 512 420 300 460800 37.1594 13.1584 50.3827 412.533 513.473 513.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 500 0.000256 1024 80 1250 54720 6.16643 3.41251 45.1845 104.784 159.676 159.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1380 0.000128 512 440 300 107520 8.20602 3.40573 12.2015 103.328 127.331 127.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 900 6.4e-05 4096 50 9300 295440 49.213 59.3961 5402.5 1767.79 7279.06 7279.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 730 0.001024 2048 210 750 12480 1.46803 31.3201 101.343 134.176 134.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1010 0.000256 1024 210 950 62400 5.79562 3.41606 38.0921 104.679 152.109 152.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1500 0.000256 2048 440 6200 64320 5.86342 7.09626 441.939 209.804 664.778 664.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 0.000256 4096 470 2600 61920 11.554 13.9719 316.3 419.472 761.375 761.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1660 0.000256 1024 420 1850 66560 4.53626 3.51379 81.6947 104.22 194.074 194.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1850 0.000512 1024 360 450 35040 1.66746 23.2403 52.4113 77.3636 77.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1410 3.2e-05 512 420 300 450560 38.4132 13.1244 146.442 412.163 610.39 610.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 500 0.000256 1024 80 1250 53760 6.06826 3.36896 38.275 103.341 151.184 151.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1380 0.000128 512 440 300 107520 8.1896 3.39334 26.8102 103.258 141.845 141.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 900 6.4e-05 4096 50 9300 295360 49.0797 59.3737 4666.1 1767.81 6542.52 6542.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 730 0.001024 2048 210 750 12480 1.47123 31.629 101.396 134.54 134.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1010 0.000256 1024 210 950 61440 5.71021 3.37094 32.3105 103.34 144.859 144.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1500 0.000256 2048 440 6200 64000 5.81376 7.08963 376.963 209.077 599.015 599.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 0.000256 4096 470 2600 61440 11.4689 13.9284 269.904 417.998 713.37 713.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1660 0.000256 1024 420 1850 67200 4.5513 3.53203 197.85 104.858 310.903 310.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 0.000512 1024 360 450 35184 1.66912 19.4324 52.5049 73.6502 73.7048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 3.2e-05 512 420 300 466944 37.2323 13.2956 124.78 416.628 592.176 592.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 500 0.000256 1024 80 1250 54912 6.14576 3.4193 115.136 104.943 229.773 229.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 0.000128 512 440 300 110592 8.12864 3.4079 30.2726 104.316 146.309 146.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 900 6.4e-05 4096 50 9300 295584 49.0641 59.3658 13694.4 1768.33 15571.4 15571.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 0.001024 2048 210 750 12624 1.47456 24.4396 101.535 127.493 127.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1010 0.000256 1024 210 950 63360 5.74659 3.41149 97.3336 104.837 211.459 211.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1500 0.000256 2048 440 6200 64416 5.84003 7.04512 1119.83 212.08 1344.87 1344.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 0.000256 4096 470 2600 62016 11.518 13.9542 796.461 419.363 1241.37 1241.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1660 0.000256 1024 420 1850 67200 4.54342 3.53021 130.557 104.908 243.648 243.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 0.000512 1024 360 450 35136 1.66986 12.1248 52.4953 66.3332 66.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 3.2e-05 512 420 300 454656 37.6241 13.1332 78.5802 412.46 542.043 542.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 500 0.000256 1024 80 1250 54528 6.10771 3.40106 70.7464 104.376 184.754 184.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 0.000128 512 440 300 107520 8.16659 3.39795 19.0383 103.301 134.084 134.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 900 6.4e-05 4096 50 9300 295488 49.0435 59.3526 8521.16 1768.6 10398.3 10398.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 0.001024 2048 210 750 12576 1.47389 14.7172 101.524 117.758 117.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1010 0.000256 1024 210 950 62976 5.71827 3.40442 60.2443 104.374 173.871 173.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1500 0.000256 2048 440 6200 64320 5.8192 7.0688 695.899 209.582 918.442 918.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 0.000256 4096 470 2600 61824 11.4772 13.9299 496.942 420.713 943.134 943.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1660 0.000256 1024 420 1850 66816 4.55309 3.52912 109.56 104.641 222.395 222.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 0.000512 1024 360 450 34992 1.66298 9.94304 52.3282 63.9764 64.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1410 3.2e-05 512 420 300 442368 38.0636 13.0437 62.5308 408.085 521.964 522.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 500 0.000256 1024 80 1250 54144 6.10547 3.3824 57.7223 103.954 171.296 171.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 0.000128 512 440 300 105984 8.14291 3.3833 15.5297 102.229 129.467 129.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 900 6.4e-05 4096 50 9300 295200 49.1504 59.3831 6967.25 1767.32 8843.26 8843.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 0.001024 2048 210 750 12528 1.4865 12.3894 101.489 115.409 115.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1010 0.000256 1024 210 950 62208 5.71574 3.38701 48.8472 103.846 161.926 162.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1500 0.000256 2048 440 6200 63936 5.81837 7.024 565.84 209.047 787.803 787.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 0.000256 4096 470 2600 61632 11.4647 13.943 406.02 417.961 849.461 849.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1660 0.000256 1024 420 1850 66816 4.54038 3.52256 97.2047 104.444 209.819 209.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1850 0.000512 1024 360 450 34944 1.66298 34.302 52.3271 88.3348 88.3896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1410 3.2e-05 512 420 300 442368 38.8227 13.1316 53.4895 412.227 517.907 518.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 500 0.000256 1024 80 1250 53760 6.08083 3.36826 49.1092 103.394 162.086 162.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 0.000128 512 440 300 104448 8.3704 3.39741 12.8509 103.288 128.099 128.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 900 6.4e-05 4096 50 9300 295296 49.2117 59.3745 5936.61 1767.29 7812.64 7812.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 730 0.001024 2048 210 750 12480 1.47629 47.3886 101.485 150.393 150.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1010 0.000256 1024 210 950 61440 5.70947 3.36896 41.2804 103.392 153.878 153.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1500 0.000256 2048 440 6200 63744 5.80608 7.01235 481.351 208.662 702.903 702.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 0.000256 4096 470 2600 61440 11.4668 13.9138 344.794 419.733 789.979 790.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1660 0.000256 1024 420 1850 67200 4.5696 3.53568 187.618 104.798 300.63 300.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 0.000512 1024 360 450 35168 1.67149 18.036 52.4566 72.205 72.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 3.2e-05 512 420 300 465920 37.8363 13.3714 115.72 418.373 585.533 585.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 500 0.000256 1024 80 1250 55104 6.16051 3.42016 106.256 104.88 220.842 220.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 0.000128 512 440 300 111104 8.21738 3.41594 28.1553 104.757 144.723 144.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 900 6.4e-05 4096 50 9300 295568 49.2357 59.4078 12592.5 1766.66 14468 14468.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 0.001024 2048 210 750 12600 1.48275 23.0247 101.458 126.006 126.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 0.000256 1024 210 950 63168 5.77491 3.42157 90.2341 104.772 204.332 204.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1500 0.000256 2048 440 6200 64400 5.86752 7.06045 1030.04 209.672 1252.71 1252.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 0.000256 4096 470 2600 62048 11.5528 13.9836 734.661 419.311 1179.59 1179.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1660 0.000256 1024 420 1850 67200 4.55309 3.5295 126.177 104.953 239.321 239.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 0.000512 1024 360 450 35056 1.66554 11.4882 52.4309 65.6283 65.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 3.2e-05 512 420 300 458752 37.5172 13.1829 76.0201 413.937 540.896 541.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 500 0.000256 1024 80 1250 54656 6.16355 3.41402 66.7488 104.929 181.383 181.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 0.000128 512 440 300 107520 8.22765 3.40512 18.398 103.674 133.888 134.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 900 6.4e-05 4096 50 9300 295456 49.0646 59.3489 8006.72 1767.96 9883.25 9883.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 0.001024 2048 210 750 12544 1.47405 14.4618 101.491 117.472 117.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 0.000256 1024 210 950 62720 5.77629 3.41197 56.7205 104.932 170.971 171.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1500 0.000256 2048 440 6200 64288 5.83053 7.03939 653.483 209.674 876.097 876.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 0.000256 4096 470 2600 61824 11.5021 13.951 467.81 419.211 912.546 912.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1660 0.000256 1024 420 1850 67200 4.56794 3.54099 106.73 104.928 219.879 219.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 0.000512 1024 360 450 34944 1.65683 9.3815 52.2963 63.3771 63.4348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 3.2e-05 512 420 300 451584 39.2486 13.3757 60.8048 418.39 532.067 532.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 500 0.000256 1024 80 1250 55104 6.17603 3.43107 55.7358 104.907 170.381 170.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 0.000128 512 440 300 107520 8.42806 3.4193 15.1732 104.816 132.022 132.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 900 6.4e-05 4096 50 9300 295344 49.1924 59.4346 6565.84 1767.38 8442.01 8442.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 0.001024 2048 210 750 12432 1.47434 11.905 101.292 114.715 114.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1010 0.000256 1024 210 950 63168 5.78845 3.42429 46.9645 104.907 161.217 161.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1500 0.000256 2048 440 6200 64176 5.85901 7.05309 535.811 209.627 758.427 758.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 0.000256 4096 470 2600 61824 11.5484 13.9773 383.875 419.122 828.598 828.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1660 0.000256 1024 420 1850 66304 4.51744 3.49184 96.4781 103.885 208.481 208.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 0.000512 1024 360 450 34944 1.66566 8.46848 52.4161 62.5935 62.6509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 3.2e-05 512 420 300 430080 38.4428 13.0314 52.422 404.357 508.495 508.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 500 0.000256 1024 80 1250 53760 6.10006 3.3792 49.0122 103.977 162.596 162.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 0.000128 512 440 300 100352 8.31613 3.36752 12.6685 101.334 125.865 126.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 900 6.4e-05 4096 50 9300 295232 49.1009 59.4105 5924.31 1770.17 7803.14 7803.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 0.001024 2048 210 750 12320 1.46227 10.7004 100.141 112.346 112.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1010 0.000256 1024 210 950 60928 5.76438 3.38061 40.4783 103.868 153.62 153.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1500 0.000256 2048 440 6200 63616 5.81018 7.07702 478.741 208.753 700.454 700.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 0.000256 4096 470 2600 61376 11.4627 13.9016 345.542 417.372 788.35 788.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1660 0.000256 1024 420 1850 67072 4.53878 3.53302 181.305 104.592 294.084 294.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 0.000512 1024 360 450 35136 1.66384 17.5774 52.4029 71.6872 71.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 3.2e-05 512 420 300 466944 37.5484 13.3306 117.389 417.528 586.036 586.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 500 0.000256 1024 80 1250 54784 6.13939 3.4081 102.854 104.68 217.208 217.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 0.000128 512 440 300 110592 8.2007 3.41002 28.4194 104.549 144.764 144.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 900 6.4e-05 4096 50 9300 295552 49.03 59.3343 12226.3 1769.63 14104.4 14104.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 0.001024 2048 210 750 12608 1.47866 21.8869 101.474 124.881 124.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 0.000256 1024 210 950 62976 5.75117 3.40762 87.4461 104.566 201.303 201.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1500 0.000256 2048 440 6200 64256 5.82272 7.05904 992.148 209.296 1214.4 1214.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 0.000256 4096 470 2600 61824 11.4875 13.9386 724.75 421.729 1171.98 1172.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1660 0.000256 1024 420 1850 67072 4.55242 3.52666 119.53 104.723 232.445 232.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 0.000512 1024 360 450 35072 1.66195 11.6398 52.4245 65.7699 65.8252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 3.2e-05 512 420 300 458752 38.3879 13.3288 75.4279 417.744 545.128 545.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 500 0.000256 1024 80 1250 54272 6.15738 3.4096 66.572 104.704 180.97 181.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 0.000128 512 440 300 110592 8.21014 3.40614 18.8755 104.637 135.311 135.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 900 6.4e-05 4096 50 9300 295424 49.1109 59.3371 7926.43 1767.6 9802.62 9802.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 0.001024 2048 210 750 12544 1.47802 14.2126 101.493 117.227 117.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 0.000256 1024 210 950 62464 5.77091 3.40707 56.7581 104.702 170.768 170.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1500 0.000256 2048 440 6200 64000 5.81558 7.03488 640.313 209.214 862.449 862.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 0.000256 4096 470 2600 61696 11.4668 13.9285 470.651 418.287 914.411 914.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1660 0.000256 1024 420 1850 66816 4.53846 3.51642 107.532 104.432 220.13 220.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 0.000512 1024 360 450 34944 1.66141 10.0104 52.3247 64.039 64.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 3.2e-05 512 420 300 442368 38.8153 13.1354 61.4679 412.183 525.84 526.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 500 0.000256 1024 80 1250 53760 6.07635 3.36362 56.475 103.382 169.43 169.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 0.000128 512 440 300 104448 8.36829 3.39699 14.7601 103.276 129.988 130.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 900 6.4e-05 4096 50 9300 295296 49.1827 59.3729 6610.06 1767.08 8485.85 8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 0.001024 2048 210 750 12480 1.48067 12.2263 101.487 115.236 115.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 0.000256 1024 210 950 61440 5.70909 3.36781 47.7108 103.379 160.296 160.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1500 0.000256 2048 440 6200 63744 5.80512 7.04195 527.657 208.632 749.208 749.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 0.000256 4096 470 2600 61440 11.4586 13.9162 398.959 420.289 844.693 844.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1660 0.000256 1024 420 1850 66560 4.56016 3.5287 96.0487 104.87 209.115 209.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 0.000512 1024 360 450 34816 1.66237 8.65315 52.2444 62.602 62.6563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 3.2e-05 512 420 300 458752 38.3832 13.3253 56.4964 417.761 526.211 526.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 500 0.000256 1024 80 1250 53248 6.21693 3.40992 49.1009 104.961 163.816 163.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 0.000128 512 440 300 106496 8.44694 3.41178 13.9502 104.703 130.698 130.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 900 6.4e-05 4096 50 9300 294912 49.2971 59.37 5764.3 1765.91 7639.02 7639.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 0.001024 2048 210 750 12288 1.46227 10.6208 100.092 112.217 112.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1010 0.000256 1024 210 950 61440 5.83149 3.4128 42.2463 104.851 156.47 156.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1500 0.000256 2048 440 6200 64000 5.82022 7.0369 462.418 209.515 684.862 684.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 0.000256 4096 470 2600 61440 11.4852 13.939 354.714 418.904 799.117 799.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1660 0.000256 1024 420 1850 67104 4.56998 3.54886 189.42 104.928 302.577 302.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 0.000512 1024 360 450 35136 1.66314 17.9854 52.4246 72.1154 72.1714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 3.2e-05 512 420 300 460800 37.4344 13.2241 117.634 414.205 582.742 582.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 500 0.000256 1024 80 1250 54720 6.15661 3.41562 105.638 104.631 219.969 220.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 0.000128 512 440 300 108288 8.22554 3.40995 28.474 103.723 144.014 144.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 900 6.4e-05 4096 50 9300 295488 49.2537 59.4009 12883.6 1769.63 14762 14762.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 0.001024 2048 210 750 12600 1.48426 22.5538 101.491 125.574 125.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 0.000256 1024 210 950 62784 5.7648 3.41206 89.0204 104.529 202.859 202.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1500 0.000256 2048 440 6200 64368 5.85414 7.05536 1041.61 209.751 1264.34 1264.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 0.000256 4096 470 2600 61920 11.5589 13.9708 751.602 419.266 1196.47 1196.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1660 0.000256 1024 420 1850 66816 4.5511 3.52883 139.551 104.637 252.376 252.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 0.000512 1024 360 450 34992 1.66294 12.9748 52.3271 67.0069 67.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 3.2e-05 512 420 300 442368 38.0939 13.0476 80.7436 408.062 540.189 540.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 500 0.000256 1024 80 1250 54144 6.10042 3.38675 74.8924 103.843 188.35 188.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 0.000128 512 440 300 105984 8.1505 3.38608 20.0054 102.226 133.949 134.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 900 6.4e-05 4096 50 9300 295200 49.1797 59.3812 9151.36 1767.27 11027.3 11027.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 0.001024 2048 210 750 12528 1.47635 15.8493 101.494 118.861 118.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 0.000256 1024 210 950 62208 5.71251 3.38538 63.4699 103.842 176.539 176.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1500 0.000256 2048 440 6200 63936 5.81837 7.03283 738.224 209.039 960.185 960.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 0.000256 4096 470 2600 61632 11.4831 13.9386 532.363 417.95 975.808 975.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1660 0.000256 1024 420 1850 66528 4.56925 3.53558 118.638 104.734 231.593 231.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 0.000512 1024 360 450 34992 1.66544 10.6721 52.4274 64.8091 64.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 3.2e-05 512 420 300 442368 38.1306 13.0601 66.9804 408.127 526.542 526.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 500 0.000256 1024 80 1250 53568 6.22003 3.41606 61.8995 104.718 176.383 176.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 0.000128 512 440 300 103680 8.30154 3.39053 16.4341 102.273 130.588 130.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 900 6.4e-05 4096 50 9300 295056 49.4143 59.3577 7536.83 1765.76 9411.52 9411.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 0.001024 2048 210 750 12312 1.46272 12.8573 100.051 114.414 114.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 0.000256 1024 210 950 62208 5.80112 3.4159 52.5235 104.718 166.588 166.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1500 0.000256 2048 440 6200 63936 5.8416 7.04691 610.413 209.242 832.619 832.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 0.000256 4096 470 2600 61344 11.522 13.9529 437.342 418.352 881.249 881.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1660 0.000256 1024 420 1850 65664 4.52842 3.50246 110.926 104.06 223.128 223.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 0.000512 1024 360 450 34848 1.66096 10.3676 52.3289 64.3999 64.4588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 3.2e-05 512 420 300 405504 39.0924 12.8151 58.4664 395.814 506.421 506.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 500 0.000256 1024 80 1250 52992 6.03171 3.33776 58.0146 102.604 170.118 170.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 0.000128 512 440 300 101376 7.98157 3.34848 15.4325 99.2325 126.179 126.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 900 6.4e-05 4096 50 9300 294912 49.0961 59.4651 7082.23 1770.39 8961.34 8961.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 0.001024 2048 210 750 12384 1.47395 12.3833 101.489 115.39 115.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 0.000256 1024 210 950 59904 5.70832 3.33574 48.1076 102.501 159.781 159.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1500 0.000256 2048 440 6200 63936 5.81488 7.03405 575.313 209.433 797.671 797.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 0.000256 4096 470 2600 61632 11.466 13.9387 414.517 418.726 858.723 858.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1660 0.000256 1024 420 1850 66240 4.59126 3.5409 104.947 104.906 218.094 218.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 0.000512 1024 360 450 34560 1.64454 9.1624 52.0332 62.8804 62.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 3.2e-05 512 420 300 414720 39.5938 13.0456 55.1215 401.97 509.97 510.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 500 0.000256 1024 80 1250 54720 6.18333 3.42659 55.5263 104.999 170.266 170.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 0.000128 512 440 300 103680 8.07882 3.37462 15.3028 100.812 127.747 127.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 900 6.4e-05 4096 50 9300 294480 49.5288 59.4726 6480.44 1768.51 8358.11 8358.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 0.001024 2048 210 750 12240 1.46797 11.5439 101.288 114.342 114.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1010 0.000256 1024 210 950 60480 5.90643 3.42426 45.0488 104.885 159.393 159.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1500 0.000256 2048 440 6200 64080 5.85789 7.05936 531.326 209.588 753.905 753.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 0.000256 4096 470 2600 61200 11.5529 13.9712 377.615 419.037 822.251 822.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1660 0.000256 1024 420 1850 66880 4.54736 3.52659 183.945 104.553 296.679 296.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 0.000512 1024 360 450 35120 1.66502 17.3689 52.4169 71.4945 71.5521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 3.2e-05 512 420 300 471040 37.4744 13.3755 115.901 419.011 586.003 586.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 500 0.000256 1024 80 1250 54400 6.11699 3.38966 101.955 104.211 215.803 215.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 0.000128 512 440 300 110080 8.27981 3.41917 28.211 104.928 145.022 145.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 900 6.4e-05 4096 50 9300 295520 49.1484 59.3439 12442.1 1766.33 14317.1 14317.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 0.001024 2048 210 750 12560 1.47661 21.5194 101.404 124.443 124.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 0.000256 1024 210 950 62720 5.72618 3.39248 87.711 104.1 201.062 201.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1500 0.000256 2048 440 6200 64160 5.82339 7.0344 1015.95 209.313 1238.2 1238.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 0.000256 4096 470 2600 61760 11.4946 13.9467 726.415 418.529 1170.46 1170.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1660 0.000256 1024 420 1850 66560 4.53427 3.51232 133.427 104.328 245.908 246.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 0.000512 1024 360 450 35040 1.66675 11.956 52.4638 66.128 66.1841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 3.2e-05 512 420 300 450560 38.1032 13.131 77.3473 412.612 541.43 541.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 500 0.000256 1024 80 1250 53760 6.07386 3.36861 70.0209 103.514 183.108 183.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 0.000128 512 440 300 107520 8.17139 3.39661 18.9919 103.365 134.111 134.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 900 6.4e-05 4096 50 9300 295360 49.0252 59.428 8512.69 1769.68 10391 10391.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 0.001024 2048 210 750 12480 1.46842 14.7579 101.446 117.717 117.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 0.000256 1024 210 950 61440 5.70362 3.36896 58.5681 103.45 171.216 171.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1500 0.000256 2048 440 6200 64000 5.79709 7.02464 690.961 209.288 913.143 913.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 0.000256 4096 470 2600 61440 11.4765 13.9301 493.662 418.447 937.59 937.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1660 0.000256 1024 420 1850 66240 4.56573 3.53062 114.014 104.764 226.983 227.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 0.000512 1024 360 450 34800 1.65171 10.3323 52.2003 64.2278 64.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 3.2e-05 512 420 300 460800 37.1468 13.1482 67.3484 412.254 530.138 530.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 500 0.000256 1024 80 1250 53760 6.09376 3.37715 59.5264 103.459 172.586 172.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 0.000128 512 440 300 107520 8.19667 3.39968 16.3506 103.317 131.451 131.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 900 6.4e-05 4096 50 9300 295200 49.1405 59.3443 7353.39 1766.24 9228.26 9228.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 0.001024 2048 210 750 12240 1.46227 12.4831 99.9167 113.908 113.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 0.000256 1024 210 950 61440 5.71286 3.37731 50.4754 103.456 163.154 163.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1500 0.000256 2048 440 6200 63840 5.82995 7.11946 587.633 209.304 809.961 810.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 0.000256 4096 470 2600 61440 11.4893 13.95 424.427 418.471 868.409 868.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1660 0.000256 1024 420 1850 65280 4.51558 3.4857 106.637 103.663 218.413 218.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 0.000512 1024 360 450 34880 1.66547 9.53651 52.4585 63.7031 63.7586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 3.2e-05 512 420 300 450560 38.1093 13.1293 60.6632 412.621 524.759 524.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 500 0.000256 1024 80 1250 53760 6.09136 3.37626 55.634 103.718 168.951 169.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 0.000128 512 440 300 102400 8.48858 3.39456 15.1005 103.452 130.619 130.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 900 6.4e-05 4096 50 9300 294400 49.3423 59.376 6654.34 1769.49 8532.7 8532.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 0.001024 2048 210 750 12160 1.46022 11.7201 99.9654 113.188 113.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 0.000256 1024 210 950 61440 5.72902 3.37126 46.7177 103.648 159.593 159.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1500 0.000256 2048 440 6200 63360 5.79939 7.00013 539.224 208.816 760.912 760.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 0.000256 4096 470 2600 60800 11.4687 13.9116 385.215 417.499 828.166 828.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1660 0.000256 1024 420 1850 65600 4.52768 3.48941 105.607 103.69 217.427 217.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 0.000512 1024 360 450 34800 1.66298 9.14893 52.4188 63.2732 63.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 3.2e-05 512 420 300 460800 37.1593 13.1524 59.7928 412.369 522.712 522.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 500 0.000256 1024 80 1250 51200 6.21094 3.38125 50.889 103.78 164.386 164.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 0.000128 512 440 300 102400 8.50832 3.39872 13.9249 103.429 129.444 129.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 900 6.4e-05 4096 50 9300 295200 49.1725 59.4368 6443.99 1767.98 8320.73 8320.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 0.001024 2048 210 750 12000 1.45402 10.8268 99.7114 112.033 112.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 0.000256 1024 210 950 60800 5.7639 3.38534 44.8496 103.673 157.8 157.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1500 0.000256 2048 440 6200 63200 5.82467 7.03878 517.205 209.302 739.443 739.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 0.000256 4096 470 2600 60800 11.4789 13.9493 374.07 418.472 818.044 818.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1660 0.000256 1024 420 1860 67328 4.54669 3.5359 150.33 104.925 263.449 263.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1850 0.000512 1024 360 420 35456 1.67075 21.6959 52.4677 75.8774 75.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1410 3.2e-05 512 420 300 446464 39.5468 13.3272 84.4036 417.64 555.159 555.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 500 0.000256 1024 80 1260 55296 6.13306 3.41853 83.557 104.899 198.136 198.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1380 0.000128 512 440 300 111616 8.11629 3.40813 21.83 104.563 138.107 138.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 900 6.4e-05 4096 50 9300 295808 49.0494 59.3282 10007.1 1770.52 11886.1 11886.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 730 0.001024 2048 210 780 12384 1.48163 33.2945 101.542 136.363 136.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1010 0.000256 1024 210 960 63488 5.74989 3.41638 70.7453 104.903 184.943 185.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1500 0.000256 2048 440 6240 64320 5.83245 7.04211 819.315 209.718 1041.98 1042.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 0.000256 4096 470 2580 62528 11.4979 13.9434 580.973 419.213 1025.7 1025.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1660 0.000256 1024 420 1860 67072 4.54794 3.52458 104.295 104.71 217.184 217.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1850 0.000512 1024 360 420 35392 1.66211 21.6334 52.4641 75.8035 75.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1410 3.2e-05 512 420 300 442368 40.3052 13.3251 135.815 417.992 607.681 607.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 500 0.000256 1024 80 1260 54784 6.14154 3.40822 54.9218 104.685 169.283 169.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1380 0.000128 512 440 300 110592 8.22934 3.41261 28.4879 104.667 144.981 145.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 900 6.4e-05 4096 50 9300 295680 49.0487 59.3019 6526.47 1766.92 8401.9 8402.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 730 0.001024 2048 210 780 12352 1.47792 32.9725 101.578 136.071 136.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1010 0.000256 1024 210 960 62976 5.76077 3.4081 46.1166 104.688 160.103 160.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1500 0.000256 2048 440 6240 64128 5.81837 7.02915 532.907 209.525 755.356 755.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 0.000256 4096 470 2580 62336 11.4833 13.9366 377.795 418.92 822.21 822.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1660 0.000256 1024 420 1860 67200 4.55066 3.5287 86.6422 104.926 199.759 199.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1850 0.000512 1024 360 420 35328 1.66326 21.5992 52.4267 75.7316 75.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1410 3.2e-05 512 420 300 430080 40.3319 13.1277 132.788 412.561 599.049 599.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 500 0.000256 1024 80 1260 54528 6.11558 3.40224 44.6934 104.399 158.74 158.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1380 0.000128 512 440 300 107520 8.17405 3.39738 27.6011 103.327 142.69 142.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 900 6.4e-05 4096 50 9300 295680 49.0044 59.3278 5283.98 1767.95 7160.42 7160.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 730 0.001024 2048 210 780 12288 1.47661 32.8622 101.497 135.88 135.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1010 0.000256 1024 210 960 62976 5.7191 3.40378 37.9342 104.397 151.582 151.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1500 0.000256 2048 440 6240 64128 5.81987 7.0721 433.465 209.634 656.069 656.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1450 0.000256 4096 470 2580 62400 11.473 13.9371 307.606 419.129 752.222 752.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1660 0.000256 1024 420 1860 67072 4.5481 3.52794 79.4029 104.719 192.309 192.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1850 0.000512 1024 360 420 35328 1.66576 21.6262 52.4289 75.7624 75.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1410 3.2e-05 512 420 300 442368 40.2146 13.3273 134.152 417.749 605.691 605.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 500 0.000256 1024 80 1260 54272 6.17053 3.40851 38.6668 104.699 153.071 153.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1380 0.000128 512 440 300 110592 8.2553 3.40992 28.0187 104.638 144.516 144.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 900 6.4e-05 4096 50 9300 295680 49.0954 59.2977 4594.7 1766.19 6469.43 6469.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 730 0.001024 2048 210 780 12288 1.47661 32.9585 101.541 136.02 136.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1010 0.000256 1024 210 960 62464 5.78496 3.41165 32.5852 104.705 146.614 146.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1500 0.000256 2048 440 6240 64000 5.81603 7.0255 374.336 209.208 596.464 596.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1450 0.000256 4096 470 2580 62208 11.4732 13.9306 265.714 418.279 709.471 709.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1660 0.000256 1024 420 1860 67360 4.56842 3.54288 197.306 104.933 310.464 310.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 0.000512 1024 360 420 35440 1.67078 18.3593 52.4555 72.5274 72.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 3.2e-05 512 420 300 445440 39.858 13.3865 112.565 419.003 585.061 585.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 500 0.000256 1024 80 1260 55040 6.17056 3.42733 117.324 105.016 232.068 232.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 0.000128 512 440 300 112640 8.13594 3.41773 29.9871 104.904 146.629 146.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 900 6.4e-05 4096 50 9300 295760 49.2311 59.3908 13685.8 1765.46 15560 15560.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 0.001024 2048 210 780 12360 1.47536 24.8862 101.489 127.895 127.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1010 0.000256 1024 210 960 63360 5.77834 3.4215 98.2334 104.906 212.474 212.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1500 0.000256 2048 440 6240 64320 5.84986 7.05434 1126.46 209.634 1349.07 1349.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 0.000256 4096 470 2580 62480 11.561 13.9801 792.636 419.124 1237.37 1237.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1660 0.000256 1024 420 1860 66880 4.54352 3.52112 129.445 104.542 242.167 242.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 0.000512 1024 360 420 35360 1.66707 11.4132 52.3934 65.5155 65.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 3.2e-05 512 420 300 440320 40.3383 13.3757 72.0122 418.965 544.934 545.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 500 0.000256 1024 80 1260 54400 6.11725 3.39142 71.5378 104.093 185.27 185.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 0.000128 512 440 300 112640 8.13136 3.42016 19.3078 104.923 135.967 136.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 900 6.4e-05 4096 50 9300 295680 49.126 59.3252 8516.81 1765.22 10390.6 10390.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 730 0.001024 2048 210 780 12320 1.47558 48.2793 101.487 151.288 151.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1010 0.000256 1024 210 960 62720 5.71808 3.39354 60.5287 104.089 173.861 173.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1500 0.000256 2048 440 6240 64160 5.82451 7.05536 698.705 209.281 920.943 921.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 0.000256 4096 470 2580 62240 11.4934 13.9451 492.231 423.692 941.436 941.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1660 0.000256 1024 420 1860 66720 4.56765 3.5447 110.712 104.606 223.544 223.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1850 0.000512 1024 360 420 35280 1.66192 30.3596 52.3458 84.4105 84.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1410 3.2e-05 512 420 300 430080 40.0653 13.1543 57.932 412.188 523.575 523.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 500 0.000256 1024 80 1260 54720 6.16243 3.41738 59.2086 104.588 173.503 173.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 0.000128 512 440 300 107520 8.20982 3.4 15.289 103.242 130.333 130.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 900 6.4e-05 4096 50 9300 295440 49.2068 59.4461 6960.67 1766.4 8835.88 8836.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 730 0.001024 2048 210 780 12240 1.47341 47.6959 101.388 150.601 150.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1010 0.000256 1024 210 960 62400 5.79827 3.41507 49.1649 104.588 163.093 163.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1500 0.000256 2048 440 6240 64080 5.8551 7.05693 570.795 209.633 793.414 793.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 0.000256 4096 470 2580 62400 11.5528 13.9672 403.811 419.122 848.526 848.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1660 0.000256 1024 420 1860 66560 4.53222 3.50835 97.1264 104.229 209.506 209.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1850 0.000512 1024 360 420 35200 1.65571 30.634 52.2876 84.6197 84.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1410 3.2e-05 512 420 300 430080 39.9268 13.1256 49.3229 412.209 514.822 514.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 500 0.000256 1024 80 1260 53760 6.07872 3.36896 49.613 103.463 162.652 162.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1380 0.000128 512 440 300 107520 8.17715 3.39773 13.1735 103.27 128.208 128.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 900 6.4e-05 4096 50 9300 295680 48.9479 59.3277 5901.97 1766.29 7776.68 7776.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 730 0.001024 2048 210 780 12160 1.46957 47.9268 101.278 150.717 150.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1010 0.000256 1024 210 960 61440 5.7055 3.36963 41.1863 106.104 156.493 156.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1500 0.000256 2048 440 6240 64000 5.81299 7.02118 483.811 209.092 705.813 705.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 0.000256 4096 470 2580 62080 11.4629 13.9284 340.916 418.05 784.428 784.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1660 0.000256 1024 420 1860 67200 4.55066 3.53267 186.915 104.858 299.966 300.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 0.000512 1024 360 420 35424 1.66912 16.6987 52.4849 70.8944 70.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 3.2e-05 512 420 300 442368 39.5103 13.2956 102.481 416.608 572.128 572.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 500 0.000256 1024 80 1260 54912 6.14256 3.41744 107.598 104.937 222.222 222.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 0.000128 512 440 300 110592 8.12998 3.41197 27.0621 104.315 143.103 143.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 900 6.4e-05 4096 50 9300 295776 49.0394 59.3405 12602.6 1766.82 14478 14478.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 0.001024 2048 210 780 12336 1.47693 23.4373 101.544 126.505 126.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 0.000256 1024 210 960 63360 5.75152 3.41197 90.8008 104.833 204.93 205.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1500 0.000256 2048 440 6240 64320 5.82973 7.0648 1034.44 209.752 1257.16 1257.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 0.000256 4096 470 2580 62496 11.5159 13.9549 728.52 419.477 1173.54 1173.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1660 0.000256 1024 420 1860 67200 4.54822 3.52691 124.031 104.923 237.138 237.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 0.000512 1024 360 420 35328 1.66474 10.4851 52.4206 64.614 64.6704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 3.2e-05 512 420 300 430080 39.9058 13.1248 66.7281 412.502 532.498 532.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 500 0.000256 1024 80 1260 54528 6.11331 3.40378 67.092 104.379 181.118 181.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 0.000128 512 440 300 107520 8.17293 3.39354 17.8206 103.31 132.882 133.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 900 6.4e-05 4096 50 9300 295680 48.9816 59.3153 7895.86 1767.75 9772.05 9772.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 0.001024 2048 210 780 12288 1.47306 14.5113 101.496 117.524 117.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1010 0.000256 1024 210 960 62976 5.71734 3.40352 56.6243 104.381 170.256 170.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1500 0.000256 2048 440 6240 64128 5.81779 7.03267 648.267 209.608 870.802 870.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 0.000256 4096 470 2580 62400 11.4634 13.938 457.064 419.085 901.621 901.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1660 0.000256 1024 420 1860 66816 4.55165 3.52579 105.196 104.612 217.999 218.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 0.000512 1024 360 420 35280 1.6639 8.77363 52.3694 62.8508 62.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 3.2e-05 512 420 300 423936 39.8301 13.0536 53.5792 407.973 514.682 514.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 500 0.000256 1024 80 1260 54144 6.10701 3.38797 54.7648 103.936 168.326 168.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 0.000128 512 440 300 105984 8.1464 3.38298 14.5244 102.198 128.436 128.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 900 6.4e-05 4096 50 9300 295488 49.1236 59.3626 6497.28 1765.31 8371.23 8371.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 0.001024 2048 210 780 12240 1.46944 11.9894 101.44 114.942 115.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1010 0.000256 1024 210 960 62208 5.72131 3.38458 46.2615 103.82 159.315 159.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1500 0.000256 2048 440 6240 63936 5.81632 7.03517 532.084 208.995 754.005 754.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 0.000256 4096 470 2580 62208 11.4788 13.9348 376.939 417.852 820.283 820.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1660 0.000256 1024 420 1860 66816 4.5449 3.52214 94.9168 104.52 207.613 207.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 0.000512 1024 360 420 35136 1.6553 7.72445 52.2855 61.7083 61.7656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1410 3.2e-05 512 420 300 417792 41.1384 14.7476 46.7953 412.528 515.449 515.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 500 0.000256 1024 80 1260 53760 6.0791 3.37059 49.4836 103.571 162.634 162.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 0.000128 512 440 300 104448 8.36125 3.39763 12.4036 103.368 127.708 127.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 900 6.4e-05 4096 50 9300 295296 49.1868 59.3756 5858.99 1768.6 7736.31 7736.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 730 0.001024 2048 210 780 12096 1.46432 41.2993 100.183 142.988 143.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1010 0.000256 1024 210 960 61440 5.70797 3.36717 41.4565 103.467 154.129 154.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1500 0.000256 2048 440 6240 63744 5.80403 7.02813 477.814 208.818 699.542 699.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 0.000256 4096 470 2580 61824 11.4606 13.9105 338.188 417.5 781.134 781.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1660 0.000256 1024 420 1860 66240 4.57446 3.52666 85.4013 104.866 198.48 198.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1850 0.000512 1024 360 420 35040 1.64659 28.0758 52.2341 81.9995 82.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1410 3.2e-05 512 420 300 430080 39.9909 13.1474 42.5976 412.65 508.626 508.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 500 0.000256 1024 80 1260 53760 6.09261 3.37523 42.9211 103.658 156.174 156.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 0.000128 512 440 300 107520 8.20381 3.40182 11.4258 103.421 126.642 126.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 900 6.4e-05 4096 50 9300 295200 49.1681 59.3695 5079.89 1767.96 6956.54 6956.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 730 0.001024 2048 210 780 12000 1.46378 41.0604 100.061 142.63 142.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1010 0.000256 1024 210 960 61440 5.7167 3.37373 36.0141 103.566 148.803 148.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1500 0.000256 2048 440 6240 63840 5.82813 7.03283 415.912 209.509 638.355 638.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 0.000256 4096 470 2580 61920 11.4776 13.9532 293.053 418.873 737.432 737.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1660 0.000256 1024 420 1860 67200 4.56512 3.5369 178.339 104.777 291.331 291.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 0.000512 1024 360 420 35448 1.66902 16.1404 52.4882 70.3402 70.3979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 3.2e-05 512 420 300 444416 39.8497 13.3808 101.901 418.321 573.695 573.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 500 0.000256 1024 80 1260 55104 6.15203 3.41299 102.021 104.84 216.556 216.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 0.000128 512 440 300 111104 8.20992 3.41629 26.6782 104.851 143.334 143.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 900 6.4e-05 4096 50 9300 295680 49.2312 59.3812 12012.9 1765.7 13887.3 13887.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 0.001024 2048 210 780 12320 1.46896 21.6005 101.426 124.54 124.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 0.000256 1024 210 960 63168 5.77933 3.41971 85.7402 104.753 199.819 199.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1500 0.000256 2048 440 6240 64288 5.85626 7.04512 985.233 209.628 1207.83 1207.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 0.000256 4096 470 2580 62496 11.5569 13.9736 696.537 419.119 1141.26 1141.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1660 0.000256 1024 420 1860 67200 4.55421 3.53267 120.875 104.826 233.901 233.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 0.000512 1024 360 420 35392 1.67021 10.3054 52.4737 64.489 64.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 3.2e-05 512 420 300 430080 40.2249 13.1877 63.7225 413.457 530.831 531.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 500 0.000256 1024 80 1260 54656 6.15642 3.41386 64.7934 104.809 179.307 179.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1380 0.000128 512 440 300 107520 8.22989 3.4024 16.9544 103.555 132.321 132.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 900 6.4e-05 4096 50 9300 295456 49.0303 59.3554 7610.86 1765.89 9485.29 9485.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 0.001024 2048 210 780 12208 1.47251 13.5905 101.264 116.37 116.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 0.000256 1024 210 960 62720 5.7745 3.412 54.296 104.81 168.416 168.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1500 0.000256 2048 440 6240 64064 5.83728 7.04102 623.322 209.426 845.698 845.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 0.000256 4096 470 2580 62272 11.5004 13.95 442.136 418.732 886.39 886.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1660 0.000256 1024 420 1860 67200 4.57843 3.54304 103.572 104.902 216.71 216.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 0.000512 1024 360 420 35280 1.66502 8.72243 52.3957 62.8252 62.8828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 3.2e-05 512 420 300 430080 41.2601 13.3785 54.2538 418.289 527.426 527.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 500 0.000256 1024 80 1260 55104 6.17536 3.42656 55.1832 104.881 169.795 169.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 0.000128 512 440 300 107520 8.43475 3.41811 14.6329 104.797 131.466 131.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 900 6.4e-05 4096 50 9300 295344 49.2272 59.3917 6419.89 1765.83 8294.5 8294.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 0.001024 2048 210 780 12096 1.4665 11.4639 100.063 113.036 113.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 0.000256 1024 210 960 63168 5.7929 3.42835 46.1482 104.878 160.375 160.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1500 0.000256 2048 440 6240 64176 5.86534 7.0535 527.757 209.578 750.33 750.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 0.000256 4096 470 2580 62160 11.544 13.9715 372.548 419.012 817.15 817.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1660 0.000256 1024 420 1860 66304 4.51379 3.49075 91.0383 103.799 202.954 203.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 0.000512 1024 360 420 35168 1.65763 7.80656 52.3352 61.8428 61.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 3.2e-05 512 420 300 401408 41.1699 13.0387 44.3628 404.009 502.824 503.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 500 0.000256 1024 80 1260 53760 6.10387 3.38061 47.0956 103.867 160.574 160.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 0.000128 512 440 300 100352 8.31469 3.36486 11.9345 101.365 125.16 125.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 900 6.4e-05 4096 50 9300 295232 49.1253 59.4116 5636.38 1768.67 7513.73 7513.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 0.001024 2048 210 780 12096 1.46586 10.3385 101.271 113.119 113.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1010 0.000256 1024 210 960 60928 5.76982 3.38256 38.8641 103.78 151.922 152.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1500 0.000256 2048 440 6240 63616 5.79898 7.03408 458.85 208.576 680.331 680.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 0.000256 4096 470 2580 61824 11.4462 13.8997 326.534 417.014 768.969 769.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1660 0.000256 1024 420 1860 66080 4.55949 3.51232 84.7509 104.189 197.127 197.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 0.000512 1024 360 420 35000 1.65085 6.70106 52.1892 60.586 60.6418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1410 3.2e-05 512 420 300 430080 39.4085 13.0785 42.6581 408.914 504.299 504.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 500 0.000256 1024 80 1260 51520 6.14605 3.34848 40.2828 102.754 152.661 152.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 0.000128 512 440 300 107520 8.09962 3.39213 11.8148 102.51 126.004 126.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 900 6.4e-05 4096 50 9300 295120 49.3038 59.4178 4967.99 1766.57 6843.43 6843.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 0.001024 2048 210 780 12040 1.46739 9.44262 101.279 112.232 112.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1010 0.000256 1024 210 960 60480 5.73376 3.35066 34.5861 102.669 146.466 146.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1500 0.000256 2048 440 6240 63840 5.85187 7.05571 407.773 209.673 630.43 630.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 0.000256 4096 470 2580 62160 11.5548 13.9701 289.211 419.185 733.995 734.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1660 0.000256 1024 420 1860 67072 4.55078 3.52256 168.242 104.63 281.063 281.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 0.000512 1024 360 420 35392 1.66342 15.1654 52.4329 69.3051 69.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 3.2e-05 512 420 300 442368 39.8538 13.3263 97.5343 417.7 568.658 568.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 500 0.000256 1024 80 1260 54784 6.13504 3.40758 95.7174 104.697 210.087 210.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 0.000128 512 440 300 110592 8.19789 3.41203 25.7756 104.702 142.268 142.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 900 6.4e-05 4096 50 9300 295680 49.057 59.307 11061.7 1765.52 12935.7 12935.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 0.001024 2048 210 780 12352 1.47936 20.7868 105.892 128.203 128.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 0.000256 1024 210 960 62976 5.75418 3.40685 81.0764 104.608 194.976 195.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1500 0.000256 2048 440 6240 64128 5.82538 7.03414 899.735 209.383 1122.05 1122.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 0.000256 4096 470 2580 62336 11.4724 13.9358 657.927 418.752 1102.16 1102.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1660 0.000256 1024 420 1860 67072 4.54666 3.5287 119.569 104.799 232.554 232.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 0.000512 1024 360 420 35328 1.66336 10.4819 52.471 64.6589 64.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 3.2e-05 512 420 300 442368 39.8857 13.3319 66.1205 418.069 537.652 537.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 500 0.000256 1024 80 1260 54272 6.16547 3.41197 64.6232 104.779 179.111 179.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 0.000128 512 440 300 110592 8.20966 3.40829 17.5917 104.714 134.113 134.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 900 6.4e-05 4096 50 9300 295680 49.0777 59.3206 7425.72 1767.61 9301.88 9302.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 0.001024 2048 210 780 12288 1.47274 14.2216 101.586 117.325 117.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 0.000256 1024 210 960 62464 5.77712 3.4089 54.8581 104.779 168.952 169.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1500 0.000256 2048 440 6240 64000 5.82045 7.06262 599.678 209.382 822.017 822.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 0.000256 4096 470 2580 62208 11.479 13.9264 451.154 418.608 895.244 895.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1660 0.000256 1024 420 1860 66816 4.54426 3.52048 102.103 104.448 214.725 214.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 0.000512 1024 360 420 35136 1.65238 8.63027 52.2502 62.5756 62.6319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 3.2e-05 512 420 300 417792 41.1576 13.1333 51.7468 412.235 518.509 518.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 500 0.000256 1024 80 1260 53760 6.08144 3.36896 53.7935 103.509 166.881 166.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 0.000128 512 440 300 104448 8.36877 3.39562 13.6917 103.296 128.935 129.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 900 6.4e-05 4096 50 9300 295296 49.2072 59.3596 6153.06 1767.35 8029.14 8029.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 0.001024 2048 210 780 12096 1.46838 11.9153 100.133 113.561 113.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 0.000256 1024 210 960 61440 5.70611 3.36922 45.5766 103.399 158.18 158.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1500 0.000256 2048 440 6240 63744 5.80403 7.00182 494.488 208.666 716.035 716.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 0.000256 4096 470 2580 61824 11.4627 13.91 372.867 417.201 815.516 815.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1660 0.000256 1024 420 1860 66560 4.55923 3.5287 94.2745 104.852 207.324 207.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 0.000512 1024 360 420 35072 1.65478 8.35379 52.2349 62.2846 62.3411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 3.2e-05 512 420 300 425984 41.3984 13.3304 49.7712 417.681 522.425 522.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 500 0.000256 1024 80 1260 53248 6.21462 3.41184 48.8962 104.945 163.595 163.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 0.000128 512 440 300 106496 8.4511 3.40762 13.6068 104.687 130.338 130.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 900 6.4e-05 4096 50 9300 294912 49.2815 59.3212 5529.28 1765.59 7403.63 7403.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 0.001024 2048 210 780 12032 1.46618 10.2212 100.13 111.859 111.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 0.000256 1024 210 960 61440 5.83424 3.41174 42.077 104.832 156.286 156.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1500 0.000256 2048 440 6240 64000 5.82637 7.03354 442.596 209.479 665.006 665.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 0.000256 4096 470 2580 61952 11.4955 13.9384 344.989 418.82 789.317 789.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1660 0.000256 1024 420 1860 65280 4.51514 3.48451 86.2876 103.585 197.978 198.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 0.000512 1024 360 420 34880 1.6455 7.68205 52.0746 61.445 61.5004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 3.2e-05 512 420 300 409600 41.9112 13.1314 43.5348 412.308 511.123 511.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 500 0.000256 1024 80 1260 53760 6.09622 3.37101 45.0385 103.565 158.191 158.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 0.000128 512 440 300 102400 8.49334 3.3921 11.8016 103.462 127.328 127.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 900 6.4e-05 4096 50 9300 295040 49.2605 59.2395 5064.71 1764.53 6937.89 6938.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 0.001024 2048 210 780 11840 1.45613 10.177 99.797 111.473 111.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1010 0.000256 1024 210 960 61440 5.73072 3.37312 38.6639 103.565 151.461 151.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1500 0.000256 2048 440 6240 63360 5.80682 7.02669 405.467 208.66 627.032 627.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 0.000256 4096 470 2580 61440 11.4586 13.9141 313.674 417.188 756.307 756.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1660 0.000256 1024 420 1856 66944 4.54941 3.53411 149.216 105.016 262.425 262.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1850 0.000512 1024 360 448 35232 1.66973 22.512 52.5799 76.8062 76.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1410 3.2e-05 512 420 320 434176 40.6387 13.3288 86.2915 418.014 558.511 558.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 500 0.000256 1024 80 1216 55552 6.11907 3.42221 80.6121 104.995 195.278 195.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1380 0.000128 512 440 320 108544 8.30285 3.40582 22.3829 104.653 138.936 139.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 900 6.4e-05 4096 50 9344 295616 49.1572 59.3185 9890.01 1768.37 11767 11767.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 730 0.001024 2048 210 768 12480 1.48218 31.8239 101.546 134.895 134.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1010 0.000256 1024 210 960 62720 5.78355 3.41811 69.5003 109.016 187.846 187.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1500 0.000256 2048 440 6208 64384 5.83066 7.06029 802.844 209.812 1025.64 1025.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 0.000256 4096 470 2560 62592 11.4975 13.9457 566.531 419.636 1011.68 1011.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1660 0.000256 1024 420 1856 66560 4.56013 3.52867 101.509 104.705 214.416 214.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1850 0.000512 1024 360 448 35200 1.66646 22.462 52.5243 76.6967 76.7549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1410 3.2e-05 512 420 320 434176 41.1988 13.3325 139.011 417.983 611.785 611.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 500 0.000256 1024 80 1216 55296 6.12189 3.40963 51.9744 104.682 166.32 166.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1380 0.000128 512 440 320 108544 8.31958 3.4112 28.7912 104.665 145.367 145.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 900 6.4e-05 4096 50 9344 295424 49.0807 59.2796 6349.77 1768.1 8226.39 8226.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 730 0.001024 2048 210 768 12416 1.47046 31.5105 101.458 134.483 134.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1010 0.000256 1024 210 960 62464 5.77347 3.40787 45.0742 104.741 159.125 159.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1500 0.000256 2048 440 6208 64256 5.81942 7.0247 514.739 209.523 737.182 737.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 0.000256 4096 470 2560 62464 11.4872 13.9346 364.35 418.911 808.759 808.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1660 0.000256 1024 420 1856 66816 4.55245 3.52666 88.7926 104.828 201.812 201.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1850 0.000512 1024 360 448 35136 1.66848 22.401 52.4343 76.5483 76.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1410 3.2e-05 512 420 320 417792 41.4643 13.1318 132.5 412.319 599.656 599.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 500 0.000256 1024 80 1216 54528 6.11386 3.40054 42.697 104.295 156.634 156.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1380 0.000128 512 440 320 104448 8.35386 3.39754 27.5481 103.224 142.715 142.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 900 6.4e-05 4096 50 9344 295488 49.1008 59.3185 5227.43 1767.3 7103.31 7103.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 730 0.001024 2048 210 768 12384 1.46909 31.6601 101.419 134.593 134.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1010 0.000256 1024 210 960 62208 5.7487 3.40179 37.511 104.297 151.088 151.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1500 0.000256 2048 440 6208 64128 5.82253 7.05542 425.329 209.429 647.71 647.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1450 0.000256 4096 470 2560 62400 11.4756 13.9356 301.034 418.73 745.248 745.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1660 0.000256 1024 420 1856 66560 4.55043 3.52666 79.6043 104.803 192.599 192.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1850 0.000512 1024 360 448 35072 1.66707 22.4072 52.4448 76.561 76.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1410 3.2e-05 512 420 320 425984 41.7604 13.3328 134.32 418.081 607.735 607.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 500 0.000256 1024 80 1216 55296 6.1185 3.41149 37.5427 104.783 151.983 152.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1380 0.000128 512 440 320 106496 8.45587 3.40992 28.0105 104.718 144.787 144.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 900 6.4e-05 4096 50 9344 295424 49.0967 59.3207 4536.22 1769 6413.79 6413.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 730 0.001024 2048 210 768 12288 1.4664 31.2627 100.241 133.014 133.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1010 0.000256 1024 210 960 62464 5.77718 3.41002 32.5553 104.788 146.658 146.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1500 0.000256 2048 440 6208 64000 5.82643 7.01866 365.867 209.379 588.163 588.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1450 0.000256 4096 470 2560 62208 11.4724 13.9305 259.265 418.619 703.362 703.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1660 0.000256 1024 420 1856 66880 4.58035 3.54509 189.732 105.026 302.994 303.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 0.000512 1024 360 448 35240 1.6713 18.5853 52.5479 72.8488 72.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1410 3.2e-05 512 420 320 435200 40.8537 13.3866 112.794 419.386 586.658 586.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 500 0.000256 1024 80 1216 55680 6.14061 3.42522 109.907 105.108 224.714 224.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 0.000128 512 440 320 108800 8.36314 3.42202 29.6505 105.004 146.62 146.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 900 6.4e-05 4096 50 9344 295600 49.3883 59.3768 13259 1767.94 15135.8 15136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 0.001024 2048 210 768 12480 1.47661 23.9228 101.572 127.015 127.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1010 0.000256 1024 210 960 62720 5.80822 3.4263 94.5801 105.006 208.948 209.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1500 0.000256 2048 440 6208 64400 5.85318 7.05126 1079.46 209.825 1302.26 1302.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 0.000256 4096 470 2560 62560 11.5507 13.9715 759.579 419.511 1204.69 1204.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1660 0.000256 1024 420 1856 66560 4.54813 3.52461 125.092 104.569 237.844 237.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 0.000512 1024 360 448 35200 1.66867 11.5407 52.5085 65.7606 65.8191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1410 3.2e-05 512 420 320 430080 41.285 13.382 71.9626 419.088 545.964 546.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 500 0.000256 1024 80 1216 55040 6.07974 3.38755 67.1414 104.119 180.858 180.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 0.000128 512 440 320 107520 8.42765 3.41622 18.855 104.944 135.824 135.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 900 6.4e-05 4096 50 9344 295520 49.0472 59.3308 8056.41 1766.56 9931.5 9931.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 730 0.001024 2048 210 768 12400 1.47066 45.247 101.417 148.177 148.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1010 0.000256 1024 210 960 62080 5.75555 3.39181 57.7512 104.116 171.147 171.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1500 0.000256 2048 440 6208 64160 5.82486 7.04944 656.642 209.333 878.928 879.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 0.000256 4096 470 2560 62400 11.4967 13.9567 461.129 422.137 908.794 908.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1660 0.000256 1024 420 1856 66240 4.57664 3.53155 105.785 104.627 218.631 218.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1850 0.000512 1024 360 448 35160 1.66986 32.5845 52.5091 86.8071 86.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1410 3.2e-05 512 420 320 414720 41.4994 13.1642 56.7412 412.245 523.897 524.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 500 0.000256 1024 80 1216 54720 6.16573 3.41606 54.8835 104.602 169.197 169.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 0.000128 512 440 320 103680 8.42701 3.40138 15.0491 103.256 130.32 130.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 900 6.4e-05 4096 50 9344 295440 49.3782 59.3962 6680.6 1766.56 8556.08 8556.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 730 0.001024 2048 210 768 12360 1.46848 45.6258 101.419 148.554 148.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1010 0.000256 1024 210 960 62400 5.7959 3.41734 47.568 104.755 161.665 161.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1500 0.000256 2048 440 6208 64320 5.85114 7.10448 544.279 209.667 766.974 767.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 0.000256 4096 470 2560 62400 11.5466 13.9686 382.693 419.193 827.474 827.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1660 0.000256 1024 420 1856 65920 4.5383 3.51258 94.3674 105.255 207.788 207.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1850 0.000512 1024 360 448 35040 1.66426 32.6201 52.9048 87.2297 87.2852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1410 3.2e-05 512 420 320 409600 41.8516 13.1303 48.9267 416.251 520.399 520.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 500 0.000256 1024 80 1216 53760 6.07728 3.37347 46.3628 104.367 160.304 160.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1380 0.000128 512 440 320 102400 8.46931 3.39968 13.2518 104.279 129.586 129.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 900 6.4e-05 4096 50 9344 295360 49.0752 59.3774 5733.05 1785.51 7627.17 7627.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 730 0.001024 2048 210 768 12320 1.47216 44.8811 101.898 148.294 148.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1010 0.000256 1024 210 960 61440 5.70627 3.36886 40.4468 104.366 154.017 154.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1500 0.000256 2048 440 6208 64000 5.80019 7.02285 465.322 211.148 689.367 689.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 0.000256 4096 470 2560 62080 11.4645 13.9319 327.224 422.151 774.847 774.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1660 0.000256 1024 420 1856 66400 4.56746 3.52813 86.7958 104.5 199.5 199.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1850 0.000512 1024 360 448 35000 1.66426 32.5776 52.3947 86.6803 86.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1410 3.2e-05 512 420 320 409600 42.0349 13.1645 181.784 412.242 649.464 649.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 500 0.000256 1024 80 1216 54400 6.07456 3.3792 42.6034 103.408 155.593 155.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1380 0.000128 512 440 320 102400 8.51981 3.40582 38.0567 103.297 153.459 153.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 900 6.4e-05 4096 50 9344 295200 49.1989 59.3277 5235.11 1765.86 7109.64 7109.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 730 0.001024 2048 210 768 12200 1.47187 44.6915 100.149 146.357 146.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1010 0.000256 1024 210 960 60800 5.76762 3.38 37.0491 103.402 149.73 149.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1500 0.000256 2048 440 6208 63600 5.82067 7.0281 423.021 208.77 644.714 644.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 0.000256 4096 470 2560 62000 11.5201 13.9493 300.588 417.401 743.535 743.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1660 0.000256 1024 420 1856 66816 4.54861 3.5328 182.714 104.759 295.666 295.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 0.000512 1024 360 448 35232 1.67248 17.162 52.4961 71.3728 71.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 3.2e-05 512 420 320 430080 40.7088 13.2995 102.574 416.224 573.044 573.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 500 0.000256 1024 80 1216 55296 6.12227 3.41603 100.575 104.834 215.077 215.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 0.000128 512 440 320 107520 8.32138 3.40893 27.3218 104.324 143.562 143.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 900 6.4e-05 4096 50 9344 295584 49.1868 59.3261 12203 1766.19 14077.9 14078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 0.001024 2048 210 768 12480 1.48166 22.0121 101.54 125.078 125.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 0.000256 1024 210 960 62592 5.77853 3.41334 87.5799 104.737 201.637 201.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1500 0.000256 2048 440 6208 64320 5.82573 7.05846 993.702 213.501 1220.16 1220.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 0.000256 4096 470 2560 62592 11.5036 13.9696 698.711 418.965 1143.22 1143.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1660 0.000256 1024 420 1856 66816 4.54288 3.52954 121.362 104.911 234.454 234.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 0.000512 1024 360 448 35136 1.66714 10.77 52.4734 64.9527 65.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 3.2e-05 512 420 320 417792 41.1222 13.1259 66.3982 412.454 533.334 533.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 500 0.000256 1024 80 1216 54528 6.11504 3.40403 62.7165 104.441 176.805 176.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 0.000128 512 440 320 104448 8.34198 3.39693 17.3594 103.299 132.579 132.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 900 6.4e-05 4096 50 9344 295488 49.098 59.3289 7649.2 1768.98 9526.75 9526.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 0.001024 2048 210 768 12384 1.47594 13.7603 101.454 116.733 116.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1010 0.000256 1024 210 960 62208 5.75171 3.40173 54.856 104.365 168.503 168.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1500 0.000256 2048 440 6208 64128 5.81098 7.03194 621.265 209.582 843.764 843.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 0.000256 4096 470 2560 62400 11.47 13.9309 436.896 422.988 885.358 885.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1660 0.000256 1024 420 1856 66240 4.56451 3.5287 101.768 104.74 214.714 214.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 0.000512 1024 360 448 35136 1.67322 8.99482 52.553 63.2653 63.3228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 3.2e-05 512 420 320 405504 41.5536 13.0577 52.3417 408.462 515.651 515.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 500 0.000256 1024 80 1216 54144 6.10483 3.38592 51.7611 104.045 165.425 165.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 0.000128 512 440 320 101376 8.41722 3.38752 13.8873 102.321 128.201 128.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 900 6.4e-05 4096 50 9344 295200 49.0917 59.3586 6295.52 1768.98 8173.11 8173.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 0.001024 2048 210 768 12384 1.48013 11.5569 101.586 114.667 114.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1010 0.000256 1024 210 960 61056 5.76678 3.38518 44.002 103.945 157.233 157.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1500 0.000256 2048 440 6208 63936 5.82042 7.03702 510.18 209.25 732.365 732.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 0.000256 4096 470 2560 62208 11.4813 13.9428 360.727 418.358 804.583 804.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1660 0.000256 1024 420 1856 66048 4.55059 3.52256 92.9864 104.442 205.611 205.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 0.000512 1024 360 448 34944 1.66125 7.85958 52.3059 61.8698 61.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1410 3.2e-05 512 420 320 417792 41.1329 13.1324 47.3779 412.232 514.116 514.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 500 0.000256 1024 80 1216 53760 6.07926 3.36896 45.4964 103.502 158.574 158.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 0.000128 512 440 320 104448 8.36982 3.3976 12.5502 103.289 127.792 127.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 900 6.4e-05 4096 50 9344 295296 49.0787 59.3242 5568.39 1767.48 7444.43 7444.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 0.001024 2048 210 768 12288 1.47046 10.0025 101.415 112.93 112.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1010 0.000256 1024 210 960 61440 5.71184 3.37101 39.7611 103.395 152.364 152.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1500 0.000256 2048 440 6208 63744 5.80813 7.00614 449.182 208.66 670.732 670.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 0.000256 4096 470 2560 61824 11.4668 13.9092 317.653 419.294 762.4 762.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1660 0.000256 1024 420 1856 66240 4.56595 3.52726 83.1557 104.743 196.102 196.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1850 0.000512 1024 360 448 35040 1.6711 28.4774 52.4883 82.6795 82.7339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1410 3.2e-05 512 420 320 399360 42.9571 13.152 40.9472 412.165 509.46 509.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 500 0.000256 1024 80 1216 53760 6.08976 3.37392 40.02 103.545 153.158 153.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 0.000128 512 440 320 99840 8.63715 3.39843 11.274 103.297 126.793 126.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 900 6.4e-05 4096 50 9344 295200 49.043 59.3145 4920.61 1765.88 6795 6795.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 730 0.001024 2048 210 768 12240 1.47514 38.726 101.403 141.648 141.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1010 0.000256 1024 210 960 61440 5.7183 3.3751 35.1103 103.436 147.765 147.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1500 0.000256 2048 440 6208 63840 5.83222 7.03245 398.361 209.255 620.555 620.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 0.000256 4096 470 2560 61920 11.4811 13.9394 280.263 418.381 724.136 724.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1660 0.000256 1024 420 1856 66752 4.5721 3.53702 171.691 104.78 284.695 284.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 0.000512 1024 360 448 35224 1.66806 16.1118 52.5025 70.3259 70.3836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 3.2e-05 512 420 320 430080 41.2435 13.3698 100.391 418.313 573.569 573.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 500 0.000256 1024 80 1216 55552 6.13699 3.41811 95.0729 104.842 209.599 209.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1380 0.000128 512 440 320 109312 8.31101 3.41734 26.7578 104.851 143.521 143.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 900 6.4e-05 4096 50 9344 295568 49.3661 59.3762 11475.1 1766.29 13350.3 13350.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 0.001024 2048 210 768 12432 1.47203 20.6664 101.437 123.62 123.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1010 0.000256 1024 210 960 62720 5.79072 3.41757 82.1431 104.762 196.246 196.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1500 0.000256 2048 440 6208 64400 5.86186 7.05776 934.538 209.626 1157.16 1157.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 0.000256 4096 470 2560 62608 11.5466 13.9735 659.433 419.113 1104.14 1104.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1660 0.000256 1024 420 1856 66752 4.56346 3.5287 115.98 104.849 229.03 229.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 0.000512 1024 360 448 35168 1.6711 10.4733 52.4945 64.6813 64.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 3.2e-05 512 420 320 415744 41.5585 13.1846 62.8801 413.508 531.371 531.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 500 0.000256 1024 80 1216 55552 6.12486 3.41402 60.8519 104.824 175.342 175.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 0.000128 512 440 320 107520 8.22957 3.3983 17.3407 103.572 132.719 132.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 900 6.4e-05 4096 50 9344 295456 49.0297 59.3109 7311.65 1766.13 9186.27 9186.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 0.001024 2048 210 768 12320 1.47062 13.2119 101.282 116.01 116.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1010 0.000256 1024 210 960 62720 5.77654 3.41939 52.6394 104.824 166.789 166.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1500 0.000256 2048 440 6208 64288 5.82275 7.0391 593.885 209.454 816.278 816.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 0.000256 4096 470 2560 62496 11.4993 13.9525 420.67 418.779 864.976 865.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1660 0.000256 1024 420 1856 66528 4.58262 3.5431 100.527 105.014 213.777 213.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 0.000512 1024 360 448 35112 1.67046 8.86202 52.5436 63.1181 63.1763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 3.2e-05 512 420 320 430080 41.2649 13.3818 55.1454 418.733 528.762 528.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 500 0.000256 1024 80 1216 55104 6.17853 3.4263 51.2911 105.098 166.129 166.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 0.000128 512 440 320 107520 8.4313 3.41968 14.8573 104.904 131.797 131.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 900 6.4e-05 4096 50 9344 295344 49.2305 59.3512 6186.03 1767.76 8062.53 8062.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 0.001024 2048 210 768 12264 1.46851 10.7563 101.327 113.594 113.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 0.000256 1024 210 960 61824 5.84429 3.4272 44.3607 104.995 158.752 158.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1500 0.000256 2048 440 6208 64176 5.84877 7.06627 503.213 209.804 726.011 726.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 0.000256 4096 470 2560 62496 11.5409 13.9715 356.786 419.47 801.843 801.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1660 0.000256 1024 420 1856 65408 4.52973 3.49334 89.6101 103.897 201.643 201.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 0.000512 1024 360 448 34944 1.66688 7.99334 52.4018 62.1041 62.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 3.2e-05 512 420 320 401408 41.2011 13.0416 45.4466 404.392 504.32 504.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 500 0.000256 1024 80 1216 53760 6.09923 3.37565 44.1757 103.971 157.745 157.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 0.000128 512 440 320 100352 8.31216 3.37091 12.1036 101.346 125.314 125.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 900 6.4e-05 4096 50 9344 295232 49.1209 59.4416 5415.62 1770.35 7294.68 7294.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 0.001024 2048 210 768 12096 1.45786 9.61331 99.9781 111.095 111.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1010 0.000256 1024 210 960 60928 5.77254 3.38013 37.6668 103.879 150.827 150.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1500 0.000256 2048 440 6208 63616 5.7953 6.99654 437.51 208.769 659.144 659.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 0.000256 4096 470 2560 61824 11.4465 13.9066 309.829 417.41 752.668 752.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1660 0.000256 1024 420 1856 66080 4.55885 3.51971 82.6164 104.272 195.08 195.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 0.000512 1024 360 448 35000 1.672 6.90381 52.5529 61.1716 61.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 3.2e-05 512 420 320 394240 42.7628 13.0756 39.77 409.245 505.089 505.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 500 0.000256 1024 80 1216 53760 6.03792 3.34848 39.0741 102.831 151.423 151.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 0.000128 512 440 320 98560 8.62448 3.38739 10.5568 102.591 125.342 125.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 900 6.4e-05 4096 50 9344 295120 49.2164 59.3848 4801.29 1768.03 6678.08 6678.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 0.001024 2048 210 768 12040 1.45859 8.6736 99.9769 110.153 110.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1010 0.000256 1024 210 960 60480 5.73594 3.35053 33.8155 102.753 145.781 145.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1500 0.000256 2048 440 6208 63840 5.85322 7.05011 390.101 209.836 612.917 612.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 0.000256 4096 470 2560 62160 11.5529 13.9776 276.759 420.741 723.106 723.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1660 0.000256 1024 420 1856 66560 4.55024 3.5287 166.262 104.621 279.073 279.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 0.000512 1024 360 448 35200 1.66906 16.044 52.482 70.2367 70.2935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 3.2e-05 512 420 320 434176 40.6612 13.3291 100.786 417.641 572.662 572.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 500 0.000256 1024 80 1216 55296 6.11309 3.40787 92.8536 104.684 207.191 207.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 0.000128 512 440 320 108544 8.31859 3.41213 26.5513 104.692 143.161 143.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 900 6.4e-05 4096 50 9344 295424 49.0979 59.294 11032.5 1766.67 12907.8 12907.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 0.001024 2048 210 768 12416 1.47542 20.6589 101.414 123.592 123.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 0.000256 1024 210 960 62464 5.76909 3.41149 81.7466 104.596 195.652 195.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1500 0.000256 2048 440 6208 64256 5.82042 7.07197 894.883 209.355 1117.21 1117.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 0.000256 4096 470 2560 62464 11.479 13.9219 653.017 420.619 1099.11 1099.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1660 0.000256 1024 420 1856 66560 4.55693 3.52688 117.463 104.705 230.363 230.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 0.000512 1024 360 448 35072 1.66426 10.9739 52.399 65.0801 65.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 3.2e-05 512 420 320 425984 41.4135 13.3286 66.675 417.688 539.347 539.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 500 0.000256 1024 80 1216 55296 6.12794 3.41197 62.4529 104.682 176.806 176.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 0.000128 512 440 320 106496 8.44509 3.4119 17.8451 104.618 134.506 134.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 900 6.4e-05 4096 50 9344 295424 49.0865 59.3412 7258.88 1767.35 9134.81 9134.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 0.001024 2048 210 768 12288 1.46701 13.4123 100.191 115.114 115.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 0.000256 1024 210 960 62464 5.77776 3.41078 54.5219 104.684 168.523 168.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1500 0.000256 2048 440 6208 64000 5.82166 7.03242 579.631 209.181 801.741 801.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 0.000256 4096 470 2560 62208 11.4749 13.9264 437.239 418.218 880.932 881.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1660 0.000256 1024 420 1856 66048 4.55034 3.51946 99.2108 104.534 211.925 212.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 0.000512 1024 360 448 34944 1.66074 8.95744 52.359 63.0207 63.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 3.2e-05 512 420 320 417792 41.1506 13.1273 53.8703 412.572 520.952 521.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 500 0.000256 1024 80 1216 53760 6.08416 3.37206 50.717 103.59 163.888 164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 0.000128 512 440 320 104448 8.36803 3.3961 14.2427 103.379 129.567 129.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 900 6.4e-05 4096 50 9344 295296 49.0702 59.3042 6009.98 1768.81 7887.32 7887.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 0.001024 2048 210 768 12288 1.4761 11.5562 101.458 114.533 114.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1010 0.000256 1024 210 960 61440 5.71011 3.36854 45.0705 103.483 157.761 157.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1500 0.000256 2048 440 6208 63744 5.79805 7.06243 476.075 208.837 697.844 697.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 0.000256 4096 470 2560 61824 11.463 13.9182 361.781 417.544 804.776 804.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1660 0.000256 1024 420 1856 66560 4.55478 3.52762 91.3083 104.939 204.442 204.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 0.000512 1024 360 448 34816 1.65306 8.18672 52.2506 62.1336 62.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 3.2e-05 512 420 320 425984 41.408 13.3263 51.2597 418.022 524.254 524.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 500 0.000256 1024 80 1216 55296 6.14243 3.40918 47.8266 105.02 162.521 162.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 0.000128 512 440 320 106496 8.45158 3.41402 14.0517 104.768 130.87 131.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 900 6.4e-05 4096 50 9344 294912 49.1046 59.2797 5433.86 1767.02 7309.42 7309.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 0.001024 2048 210 768 12032 1.45875 10.58 99.8835 111.968 112.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1010 0.000256 1024 210 960 61440 5.8343 3.41363 41.2976 104.917 155.592 155.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1500 0.000256 2048 440 6208 64000 5.82691 7.0336 429.51 209.65 652.094 652.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 0.000256 4096 470 2560 61952 11.4925 13.9372 332.913 420.678 779.098 779.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1660 0.000256 1024 420 1856 65280 4.51763 3.49184 86.2172 103.561 197.897 197.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 0.000512 1024 360 448 34880 1.66502 8.01178 52.3828 62.1021 62.1611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 3.2e-05 512 420 320 409600 41.8947 13.1339 45.551 412.212 513.037 513.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 500 0.000256 1024 80 1216 53760 6.09226 3.37485 42.038 103.626 155.263 155.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 0.000128 512 440 320 102400 8.49229 3.39539 12.2724 103.351 127.693 127.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 900 6.4e-05 4096 50 9344 294400 49.1081 59.3916 4932.81 1767.56 6809.02 6809.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 0.001024 2048 210 768 12160 1.47075 9.5273 101.405 112.448 112.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1010 0.000256 1024 210 960 61440 5.72896 3.37459 38.3972 103.542 151.174 151.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1500 0.000256 2048 440 6208 63360 5.80403 7.02669 390.764 208.624 612.291 612.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 0.000256 4096 470 2560 61440 11.4625 13.9075 304.184 417.09 746.72 746.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1660 0.000256 1024 420 1856 64512 4.54016 3.49037 80.349 103.758 192.25 192.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 0.000512 1024 360 448 34560 1.64256 7.63699 52.0943 61.4162 61.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 3.2e-05 512 420 320 393216 40.2652 12.8209 41.993 396.215 491.538 491.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 500 0.000256 1024 80 1216 52224 6.16854 3.37562 38.6015 103.736 152.012 152.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 0.000128 512 440 320 98304 8.18134 3.3505 11.3301 99.3834 122.425 122.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 900 6.4e-05 4096 50 9344 294912 49.0004 59.3316 4602.96 1768.85 6480.29 6480.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 0.001024 2048 210 768 11904 1.46035 9.26282 99.8953 110.662 110.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1010 0.000256 1024 210 960 61440 5.73469 3.37651 37.3002 103.737 150.278 150.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1500 0.000256 2048 440 6208 63744 5.82384 7.02918 363.002 209.357 585.285 585.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 0.000256 4096 470 2560 61440 11.4709 13.9264 288.817 418.559 732.847 732.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1660 0.000256 1024 420 1920 66560 4.5697 3.53571 150.833 104.883 263.935 264.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1850 0.000512 1024 360 512 34720 1.67882 24.4547 52.4869 78.6633 78.7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1410 3.2e-05 512 420 384 346112 49.7308 13.3665 135.883 418.929 618.158 618.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 500 0.000256 1024 80 1280 54400 6.17699 3.42016 81.3767 104.86 195.963 196.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1380 0.000128 512 440 384 87552 9.5752 3.41283 34.9704 104.876 153.024 153.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 900 6.4e-05 4096 50 9344 295424 49.306 59.3915 9865.81 1770.81 11745.5 11745.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 0.001024 2048 210 768 12512 1.48211 36.2496 101.538 139.314 139.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1010 0.000256 1024 210 1024 59776 5.95021 3.41926 106.135 104.864 220.504 220.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1500 0.000256 2048 440 6272 64160 5.82669 7.08403 805.54 209.642 1028.17 1028.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1450 0.000256 4096 470 2560 62016 11.5753 13.9504 1024.05 419.047 1468.7 1468.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1660 0.000256 1024 420 1920 66560 4.55766 3.53894 170.218 105.017 283.444 283.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1850 0.000512 1024 360 512 34688 1.66698 26.1038 52.5225 80.3369 80.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1410 3.2e-05 512 420 384 344064 49.341 13.3333 85.5437 418.016 566.474 566.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 500 0.000256 1024 80 1280 54272 6.17274 3.424 92.4867 105.051 207.264 207.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1380 0.000128 512 440 384 87040 9.52832 3.40624 23.7484 104.759 141.629 141.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 900 6.4e-05 4096 50 9344 295360 49.1492 59.3605 11000.4 1769.83 12878.9 12879.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 730 0.001024 2048 210 768 12480 1.47709 32.6287 101.544 135.697 135.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1010 0.000256 1024 210 1024 59648 5.90883 3.41744 80.5145 104.997 194.966 195.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1500 0.000256 2048 440 6272 64128 5.81837 7.06029 903.562 209.812 1126.33 1126.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1450 0.000256 4096 470 2560 62016 11.4956 13.9469 631.321 419.483 1076.32 1076.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1660 0.000256 1024 420 1920 66304 4.54944 3.52637 117.358 104.619 230.161 230.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1850 0.000512 1024 360 512 34624 1.66675 26.2248 52.4294 80.3644 80.4227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1410 3.2e-05 512 420 384 344064 49.4148 13.3291 58.7242 417.644 539.35 539.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 500 0.000256 1024 80 1280 53760 6.17997 3.40992 59.9315 104.6 174.245 174.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1380 0.000128 512 440 384 86016 9.59706 3.40992 16.0255 104.579 133.792 133.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 900 6.4e-05 4096 50 9344 295168 49.1141 59.3695 7121.44 1768.01 8998.08 8998.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 730 0.001024 2048 210 768 12416 1.47494 32.2577 101.417 135.193 135.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1010 0.000256 1024 210 1024 59392 5.9105 3.40413 52.2249 104.597 166.265 166.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1500 0.000256 2048 440 6272 64000 5.82102 7.12784 585.157 209.349 807.529 807.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1450 0.000256 4096 470 2560 61824 11.4729 13.9407 410.318 418.565 854.366 854.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1660 0.000256 1024 420 1920 66432 4.55603 3.52778 98.4508 104.834 211.48 211.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1850 0.000512 1024 360 512 34560 1.66346 26.0114 52.3921 80.1089 80.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1410 3.2e-05 512 420 384 331776 49.4356 13.1258 46.9918 412.167 521.96 522.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 500 0.000256 1024 80 1280 53760 6.14298 3.39744 49.4485 104.301 163.417 163.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1380 0.000128 512 440 384 82944 9.58022 3.39626 13.2272 103.224 129.615 129.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 900 6.4e-05 4096 50 9344 295296 49.1368 59.3877 5821.41 1768.36 7698.45 7698.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 730 0.001024 2048 210 768 12384 1.47456 32.3805 101.412 135.31 135.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1010 0.000256 1024 210 1024 59136 5.89325 3.40186 42.9637 104.298 156.686 156.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1500 0.000256 2048 440 6272 63936 5.81837 7.05126 476.855 209.441 699.239 699.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1450 0.000256 4096 470 2560 61824 11.4524 13.9353 334.939 418.742 779.142 779.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1660 0.000256 1024 420 1920 66048 4.56941 3.52886 89.5473 104.703 202.459 202.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1850 0.000512 1024 360 512 34560 1.66912 26.0219 52.4309 80.1655 80.2222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1410 3.2e-05 512 420 384 344064 49.8065 13.329 129.827 417.681 610.888 611.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 500 0.000256 1024 80 1280 53248 6.20118 3.41181 43.887 104.682 158.313 158.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1380 0.000128 512 440 384 86016 9.62298 3.40912 27.9108 104.62 145.747 145.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 900 6.4e-05 4096 50 9344 295168 49.16 59.4221 5195.65 1768.74 7073.12 7073.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 730 0.001024 2048 210 768 12288 1.46842 31.919 100.193 133.623 133.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1010 0.000256 1024 210 1024 59392 5.92112 3.40582 38.0704 104.684 152.211 152.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1500 0.000256 2048 440 6272 63744 5.82042 7.02198 425.126 209.178 647.22 647.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1450 0.000256 4096 470 2560 61696 11.4834 13.9244 298.612 418.217 742.311 742.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1660 0.000256 1024 420 1920 65920 4.53178 3.51123 84.3884 104.317 196.862 196.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1850 0.000512 1024 360 512 34560 1.67251 26.034 52.5211 80.2705 80.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1410 3.2e-05 512 420 384 327680 49.9999 13.1277 123.715 412.552 599.638 599.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 500 0.000256 1024 80 1280 52480 6.12653 3.3647 39.8444 103.437 152.902 153.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1380 0.000128 512 440 384 81920 9.64854 3.39645 26.321 103.356 142.913 143.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 900 6.4e-05 4096 50 9344 295040 49.1654 59.4474 4757.54 1771.22 6637.52 6637.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 730 0.001024 2048 210 768 12320 1.47453 31.9401 101.458 134.913 134.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1010 0.000256 1024 210 1024 57600 5.88378 3.36669 34.3306 103.443 147.153 147.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1500 0.000256 2048 440 6272 63680 5.8063 7.0656 388.731 209.277 610.956 611.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1450 0.000256 4096 470 2560 61440 11.4664 13.9302 271.904 418.4 715.772 715.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1660 0.000256 1024 420 1920 66048 4.5472 3.52256 79.6341 104.542 192.364 192.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1850 0.000512 1024 360 512 34368 1.65814 25.9991 52.31 80.0107 80.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1410 3.2e-05 512 420 384 319488 50.7988 13.1356 120.802 412.613 597.59 597.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 500 0.000256 1024 80 1280 52224 6.15818 3.36896 35.8098 103.493 148.958 149.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1380 0.000128 512 440 384 79872 9.752 3.39917 26.5987 103.389 143.33 143.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 900 6.4e-05 4096 50 9344 294912 49.2059 59.4382 4397.42 1771.05 6277.27 6277.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 730 0.001024 2048 210 768 12288 1.46784 31.9407 101.46 134.914 134.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1010 0.000256 1024 210 1024 58368 5.86525 3.36707 31.9736 103.492 144.828 144.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1500 0.000256 2048 440 6272 63360 5.81018 7.07411 358.46 208.86 580.28 580.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1450 0.000256 4096 470 2560 61440 11.4567 13.9099 252.51 417.58 695.531 695.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1660 0.000256 1024 420 1920 65408 4.52688 3.49389 75.2312 103.814 187.18 187.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1850 0.000512 1024 360 512 34496 1.66912 26.0845 52.4814 80.2792 80.3352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1410 3.2e-05 512 420 384 315392 49.756 13.0335 119.035 404.073 586.149 586.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 500 0.000256 1024 80 1280 51968 6.18995 3.38618 34.8878 103.793 148.387 148.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1380 0.000128 512 440 384 78848 9.55459 3.36854 26.031 101.269 140.412 140.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 900 6.4e-05 4096 50 9344 294784 49.1924 59.5376 4120.95 1771.35 6001.18 6001.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 730 0.001024 2048 210 768 12096 1.46522 31.5197 99.9437 132.973 133.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1010 0.000256 1024 210 1024 57344 5.92589 3.38054 30.0287 103.798 143.262 143.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1500 0.000256 2048 440 6272 63168 5.80813 6.99776 335.536 208.609 557.027 557.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1450 0.000256 4096 470 2560 61376 11.4524 13.9328 238.084 419.938 683.484 683.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1660 0.000256 1024 420 1920 65536 4.58518 3.53197 72.9175 104.961 186.114 186.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1850 0.000512 1024 360 512 34304 1.65712 25.8478 52.2993 79.8479 79.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1410 3.2e-05 512 420 384 327680 51.0933 13.3309 124.219 418.118 607.011 607.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 500 0.000256 1024 80 1280 53248 6.22512 3.40992 34.0118 104.938 148.716 148.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1380 0.000128 512 440 384 81920 9.83869 3.41238 27.2387 104.788 145.47 145.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 900 6.4e-05 4096 50 9344 294400 49.1813 59.4085 3924.42 1770.15 5803.32 5803.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 730 0.001024 2048 210 768 12032 1.45667 31.5679 99.8923 132.961 133.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1010 0.000256 1024 210 1024 59392 5.92992 3.41206 30.2738 104.938 144.681 144.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1500 0.000256 2048 440 6272 63488 5.81622 7.05398 319.899 209.697 542.541 542.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1450 0.000256 4096 470 2560 61440 11.4915 13.9373 223.734 419.262 668.496 668.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1660 0.000256 1024 420 1860 66304 4.52294 3.49184 69.8155 103.776 181.719 181.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1850 0.000512 1024 360 420 35168 1.66045 21.5503 52.3233 75.5767 75.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1410 3.2e-05 512 420 300 401408 41.4023 13.038 128.439 403.913 587.038 587.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 500 0.000256 1024 80 1260 53760 6.10058 3.38323 32.3293 103.76 145.707 145.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1380 0.000128 512 440 300 100352 8.31798 4.00237 31.7636 101.225 145.493 145.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 900 6.4e-05 4096 50 9300 295232 49.0968 59.4021 3793.11 1768.23 5670 5670.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 0.001024 2048 210 780 12096 1.47424 32.4874 101.27 135.276 135.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1010 0.000256 1024 210 960 60928 5.76717 3.37782 26.4028 103.758 139.439 139.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1500 0.000256 2048 440 6240 63616 5.79133 6.99802 308.435 208.525 529.822 529.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1450 0.000256 4096 470 2580 61824 11.5156 13.9182 996.907 416.918 1439.33 1439.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1660 0.000256 1024 420 1856 65408 4.55002 3.4959 68.2559 103.82 180.238 180.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1850 0.000512 1024 360 448 34944 1.66115 22.3093 52.3612 76.3761 76.4394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1410 3.2e-05 512 420 320 401408 41.4366 13.0416 129.586 404.073 588.381 588.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 500 0.000256 1024 80 1216 53760 6.10621 3.38358 30.8547 103.798 144.271 144.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1380 0.000128 512 440 320 100352 8.33376 3.36829 29.3852 101.273 142.547 142.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 900 6.4e-05 4096 50 9344 295232 49.1347 59.3904 3739.75 1768.96 5617.38 5617.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 730 0.001024 2048 210 768 12096 1.46022 30.8417 99.9407 132.287 132.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1010 0.000256 1024 210 960 60928 5.77117 3.38032 26.3537 103.796 139.43 139.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1500 0.000256 2048 440 6208 63616 5.79174 7.03078 302.196 209.604 524.698 524.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1450 0.000256 4096 470 2560 61824 11.5077 13.898 974.72 417.074 1417.28 1417.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1660 0.000256 1024 420 1850 66080 4.56394 3.51405 69.0503 104.177 181.418 181.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1850 0.000512 1024 360 450 34720 1.65069 22.4604 52.1458 76.3005 76.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1410 3.2e-05 512 420 300 430080 39.6994 13.0838 148.829 408.844 610.699 610.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 500 0.000256 1024 80 1250 51520 6.1487 3.35011 30.7298 102.655 143.008 143.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1380 0.000128 512 440 300 107520 8.12022 3.38947 34.8013 102.492 148.985 149.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 900 6.4e-05 4096 50 9300 295120 49.2944 59.3981 3827.99 1766.42 5703.26 5703.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 0.001024 2048 210 750 12320 1.46813 30.9456 101.294 133.751 133.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1010 0.000256 1024 210 950 60480 5.73242 3.3527 27.0844 102.655 138.956 139.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1500 0.000256 2048 440 6200 63840 5.85037 7.13382 311.644 209.777 534.481 534.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1450 0.000256 4096 470 2600 61600 11.6009 13.9691 1030.1 419.119 1474.87 1474.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1660 0.000256 1024 420 1824 66080 4.57197 3.51312 68.4516 104.173 180.833 180.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1850 0.000512 1024 360 432 35000 1.6647 21.9523 52.3161 75.9756 76.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1410 3.2e-05 512 420 288 430080 39.6782 13.0817 144.32 408.887 606.214 606.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 500 0.000256 1024 80 1248 53760 6.03763 3.3527 32.0794 102.646 144.25 144.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1380 0.000128 512 440 336 107520 8.11427 3.38912 38.9005 102.478 153.065 153.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 900 6.4e-05 4096 50 9312 295120 49.4221 59.4291 3803.94 1766.09 5679.04 5679.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 0.001024 2048 210 768 12040 1.45626 31.5503 99.9281 132.978 133.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1010 0.000256 1024 210 960 60480 5.75347 3.35216 95.5875 102.643 207.468 207.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1500 0.000256 2048 440 6240 63840 5.85005 7.07379 311.56 209.609 534.169 534.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1450 0.000256 4096 470 2592 61600 11.6098 13.9618 1015.36 419.077 1460.08 1460.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1660 0.000256 1024 420 1824 67072 4.55315 3.53011 75.0283 104.716 187.938 188.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1850 0.000512 1024 360 416 35328 1.66838 21.1281 52.3838 75.223 75.2804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1410 3.2e-05 512 420 288 475136 37.268 13.3263 149.618 417.746 618.198 618.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 500 0.000256 1024 80 1216 55296 6.12534 3.40752 35.8485 104.697 150.206 150.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1380 0.000128 512 440 320 118784 7.75072 3.41197 39.6055 104.634 155.585 155.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 900 6.4e-05 4096 50 9312 295680 49.2769 59.2927 4404.44 1766.2 6279.37 6279.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 0.001024 2048 210 768 12288 1.47178 30.8704 100.192 132.575 132.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1010 0.000256 1024 210 960 62464 5.81603 3.40787 95.2717 104.699 209.324 209.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1500 0.000256 2048 440 6208 64000 5.82806 7.03392 357.065 209.2 579.202 579.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1450 0.000256 4096 470 2560 62208 11.5339 13.9293 990.043 420.079 1435.66 1435.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1660 0.000256 1024 420 1824 65280 4.52266 3.49347 102.681 103.781 214.584 214.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1850 0.000512 1024 360 416 35040 1.66742 31.3864 52.4526 85.5495 85.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1410 3.2e-05 512 420 288 430080 39.9938 13.134 181.053 412.35 646.778 646.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 500 0.000256 1024 80 1216 53760 6.09722 3.37923 54.0748 103.767 167.448 167.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1380 0.000128 512 440 320 107520 8.20762 3.39677 45.9435 103.472 161.197 161.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 900 6.4e-05 4096 50 9312 294720 49.2968 59.493 6594.98 1771.28 8475.21 8475.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 730 0.001024 2048 210 768 12000 1.46627 45.2283 101.403 148.141 148.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1010 0.000256 1024 210 960 61440 5.73533 3.38045 46.6632 103.763 159.668 159.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1500 0.000256 2048 440 6208 62400 5.7609 6.95219 525.507 209.266 747.558 747.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1450 0.000256 4096 470 2560 60480 11.375 13.8135 1365.72 414.547 1805.53 1805.6
