.device LFE5U-45F

.comment Part: LFE5U-45F-6CABGA381

.tile CIB_R10C10:CIB_EBR
arc: E1_H01E0101 JF6
arc: E1_H02E0001 S3_V06N0003
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02W0101
arc: JC0 W1_H02E0401
arc: JC1 H02W0401
arc: JC2 H00L0100
arc: JC3 H00L0000
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 JF7
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 V01N0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H02W0001
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C11:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF1
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 E1_H02W0301
arc: H01W0100 JF6
arc: JA1 W1_H02E0701
arc: JA3 V00T0000
arc: JC0 H00L0100
arc: JC2 V02S0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF5
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 JF3
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 H02E0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0203 S3_V06N0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C12:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF6
arc: E1_H02E0501 JF5
arc: H00L0100 H02E0301
arc: H01W0100 JF3
arc: JA1 H00L0100
arc: JA5 V02N0301
arc: JA7 V02N0101
arc: JC0 H02E0401
arc: JC4 S1_V02N0001
arc: JC6 V00T0000
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 JF4
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: V00T0000 H02E0201
arc: V01S0000 JF1
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 JF2
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 JF7
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C13:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF1
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0301
arc: H01W0000 JF4
arc: H01W0100 JF0
arc: JA1 H00L0000
arc: JA3 V00B0000
arc: JC0 H00L0100
arc: JC2 E1_H02W0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF5
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 JF2
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V01S0000 JF3
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C14:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF1
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02S0201
arc: H01W0000 JF6
arc: H01W0100 JF7
arc: JA1 H00L0000
arc: JA5 V02N0301
arc: JA7 V02N0101
arc: JC0 S1_V02N0601
arc: JC4 V02N0001
arc: JC6 V00T0000
arc: N1_V01N0001 JF4
arc: N1_V01N0101 JF5
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF3
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C15:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF7
arc: E1_H02E0501 S3_V06N0303
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H01W0000 JF6
arc: H01W0100 JF0
arc: JA1 V02N0501
arc: JA3 V00T0000
arc: JC0 H00L0100
arc: JC2 H00L0000
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF3
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 JF1
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 JF2
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H01W0000
arc: V00T0000 H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C16:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF4
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 H02W0201
arc: H01W0000 JF0
arc: H01W0100 JF7
arc: JA1 H00L0000
arc: JA5 W1_H02E0701
arc: JA7 V00T0100
arc: JC0 W1_H02E0601
arc: JC4 H02W0601
arc: JC6 W1_H02E0401
arc: N1_V01N0001 JF2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 JF3
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 JF1
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 JF5
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C17:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 N1_V01S0000
arc: H01W0000 JF7
arc: H01W0100 JF6
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF4
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 JF1
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: W1_H02W0001 JF0
arc: W1_H02W0101 JF3
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C18:CIB_EBR
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 N1_V01S0000
arc: H01W0000 JF6
arc: H01W0100 JF0
arc: JA1 V02N0501
arc: JA3 V00T0000
arc: JC0 H02W0601
arc: JC2 E1_H02W0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JF7
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 JF4
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 JF1
arc: S1_V02S0501 JF5
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: V00T0000 W1_H02E0001
arc: W1_H02W0301 JF3
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C19:CIB_EBR
arc: E1_H01E0101 JF7
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 W1_H02E0301
arc: H01W0000 JF2
arc: H01W0100 JF0
arc: JC0 W1_H02E0601
arc: JC1 H00L0100
arc: JC2 H02E0601
arc: JC3 S1_V02N0601
arc: JC4 E1_H02W0601
arc: JC5 W1_H02E0401
arc: N1_V01N0101 JF5
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 JF1
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF6
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 JF3
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C1:CIB_LR_S
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06N0103

.tile CIB_R10C20:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 V01N0001
arc: H00L0100 E1_H02W0101
arc: H01W0000 JF4
arc: H01W0100 JF0
arc: JA1 H00L0100
arc: JA3 V00T0000
arc: JC0 H02E0401
arc: JC2 V02N0601
arc: JCLK0 G_HPBX0100
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 JF1
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 JF5
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 JF3
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: V00T0000 E1_H02W0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 JF2
arc: W3_H06W0203 V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C21:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V06S0103
arc: H01W0000 JF1
arc: H01W0100 JF0
arc: JA1 W1_H02E0501
arc: JA5 V02S0301
arc: JA7 E1_H01W0000
arc: JC0 E1_H02W0601
arc: JC4 W1_H02E0601
arc: JC6 V00T0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JF2
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 JF4
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H02W0401
arc: V00T0000 H02E0201
arc: W1_H02W0301 JF3
arc: W1_H02W0501 JF7
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 JF5
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 JF6
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C22:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 JF1
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 V02N0101
arc: H01W0000 W3_H06E0103
arc: JA1 H00L0100
arc: JA3 E1_H01E0001
arc: JC0 V02N0601
arc: JC2 H02W0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF0
arc: N1_V01N0101 JF3
arc: N1_V02N0001 JF2
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 JF7
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF6
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 JF5
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 N3_V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C23:CIB_EBR
arc: E1_H01E0101 JF2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0101
arc: H01W0100 JF7
arc: JA1 H00L0100
arc: JA5 V02S0301
arc: JA7 V02N0101
arc: JC0 S1_V02N0601
arc: JC4 S1_V02N0001
arc: JC6 H02W0401
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JF4
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 JF3
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 JF5
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C24:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: H01W0000 JF4
arc: H01W0100 JF7
arc: JA1 H00R0000
arc: JA3 V00T0000
arc: JA7 N1_V02S0301
arc: JB3 V02N0101
arc: JB5 V00B0100
arc: JB7 V00B0000
arc: JC0 H02W0401
arc: JC2 H00L0100
arc: JCLK0 G_HPBX0100
arc: JD2 E1_H02W0201
arc: JD4 N1_V02S0601
arc: JD6 H00R0100
arc: JLSR1 H02E0501
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF0
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 JF3
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 JF2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 JF1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C25:CIB_EBR
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02S0301
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0701
arc: H01W0000 JF0
arc: JA1 H00L0100
arc: JA5 V00T0100
arc: JA7 H00R0000
arc: JB1 H00R0100
arc: JC0 W1_H02E0401
arc: JC4 V00B0100
arc: JC6 V02N0201
arc: JD0 N1_V02S0201
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02S0301
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 JF1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C26:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C27:CIB_EBR
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H02W0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 V01N0001

.tile CIB_R10C28:CIB_EBR
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R10C29:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 V06N0203

.tile CIB_R10C2:CIB_EBR
arc: E1_H02E0201 S3_V06N0103
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 V01N0001
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0101 H02E0101

.tile CIB_R10C30:CIB_EBR
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 E3_H06W0203

.tile CIB_R10C31:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 N1_V01S0000

.tile CIB_R10C32:CIB_EBR
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: W3_H06W0103 S3_V06N0103

.tile CIB_R10C33:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 S3_V06N0003

.tile CIB_R10C34:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 V01N0101
arc: S3_V06S0103 N1_V02S0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06N0303

.tile CIB_R10C35:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0501

.tile CIB_R10C36:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 S3_V06N0203

.tile CIB_R10C37:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 JF7
arc: H01W0100 W3_H06E0303
arc: JD6 V02S0601
arc: JD7 V00B0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 JF6
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02S0201
arc: W1_H02W0501 S3_V06N0303
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C38:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF0
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 JF0
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: JA1 H01E0001
arc: JA3 V00B0000
arc: JA7 S1_V02N0301
arc: JB1 H02E0301
arc: JB3 H00L0000
arc: JB5 H02E0101
arc: JC0 W1_H02E0401
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: JD0 V00B0100
arc: JD2 W1_H02E0201
arc: JD4 H00R0100
arc: JLSR1 V00T0100
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C39:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: JA5 V00T0000
arc: JA7 E1_H01W0000
arc: JC4 W1_H02E0601
arc: JC6 V02S0201
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 V01N0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V06N0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C3:CIB_EBR
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 V01N0001
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C40:CIB_EBR
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0103 N3_V06S0103
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E1_H02W0401

.tile CIB_R10C41:CIB_EBR
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 V06N0303

.tile CIB_R10C42:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: H01W0000 JF3
arc: H01W0100 W3_H06E0303
arc: JA1 H00L0000
arc: JA3 H00L0100
arc: JA7 H02E0501
arc: JB1 H02E0301
arc: JB3 H00R0100
arc: JB5 V00B0100
arc: JB7 V02S0501
arc: JC0 W1_H02E0401
arc: JC2 H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: JD2 N1_V02S0001
arc: JD4 V00B0000
arc: JD6 V02S0401
arc: JLSR1 W1_H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 JF2
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF5
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 JF0
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF6
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 JF1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C43:CIB_EBR
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02E0201
arc: JA5 V00T0000
arc: JA7 H00L0000
arc: JC4 W1_H02E0401
arc: JC6 V00T0100
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E3_H06W0003
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C44:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0101
arc: H01W0000 JF4
arc: JA1 E1_H01E0001
arc: JA3 H00L0100
arc: JA7 S1_V02N0101
arc: JB3 V02S0301
arc: JB5 V02S0501
arc: JB7 V02S0701
arc: JC0 E1_H02W0401
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: JD2 V00T0100
arc: JD4 V00B0000
arc: JD6 N1_V02S0401
arc: JLSR1 E1_H02W0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 JF6
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 JF3
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 JF5
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 N1_V02S0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 V02N0101
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF7
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C45:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06S0303
arc: H01W0100 JF1
arc: JA5 V00B0000
arc: JA7 V00T0100
arc: JB1 V00T0000
arc: JC4 E1_H01E0101
arc: JC6 W1_H02E0401
arc: JD0 H02E0201
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 H02E0601
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 JF0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C46:CIB_EBR
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: H01W0100 JF6
arc: JB5 H00R0000
arc: JB7 H02E0101
arc: JD4 H00R0100
arc: JD6 V02S0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 JF7
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 JF7
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V06N0303
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C47:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: JA1 H00R0000
arc: JA3 H02W0701
arc: JA7 S1_V02N0301
arc: JB1 V00T0000
arc: JB3 H02E0301
arc: JC0 H00R0100
arc: JC2 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 N1_V02S0201
arc: JD2 V00B0100
arc: JLSR1 W1_H02E0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 JF0
arc: N1_V02N0301 JF3
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 JF2
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 JF1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C48:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W1_H02E0501
arc: JC0 H02E0401
arc: JC1 H02W0401
arc: JC2 H02W0601
arc: JC3 W1_H02E0601
arc: JD6 H02E0201
arc: JD7 W1_H02E0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF6
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C49:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02W0101
arc: H01W0100 JF2
arc: JA1 H00L0100
arc: JA3 H02W0701
arc: JA7 V02N0301
arc: JB1 N1_V02S0301
arc: JB3 W1_H02E0101
arc: JB5 N1_V02S0501
arc: JC0 H02W0601
arc: JC2 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 V00B0100
arc: JD2 V02S0201
arc: JD4 W1_H02E0001
arc: JLSR1 W1_H02E0301
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF1
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 JF3
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 JF5
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 H02E0701
arc: V00B0100 W1_H02E0701
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 JF4
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C4:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF3
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02S0501
arc: H01W0000 JF6
arc: JA1 V02N0701
arc: JA3 V00T0000
arc: JA7 V02N0101
arc: JB1 V00B0000
arc: JB3 H02W0301
arc: JB5 N1_V02S0501
arc: JB7 E1_H02W0301
arc: JC0 E1_H02W0401
arc: JC2 V02S0401
arc: JCLK0 G_HPBX0100
arc: JD0 N1_V02S0201
arc: JD2 V00B0100
arc: JD4 N1_V02S0401
arc: JD6 H00R0100
arc: JLSR1 H02E0501
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JF7
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C50:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: JA5 H02E0701
arc: JA7 V00T0100
arc: JC4 H02W0401
arc: JC6 H02E0601
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C51:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02E0601
arc: H01W0000 JF4
arc: H01W0100 W3_H06E0303
arc: JA1 H01E0001
arc: JA3 E1_H02W0701
arc: JA7 H00R0000
arc: JB1 H02W0301
arc: JB3 H01W0100
arc: JB5 E1_H02W0101
arc: JB7 H02E0301
arc: JC0 H02W0601
arc: JC2 H02W0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD2 H02E0001
arc: JD4 W1_H02E0201
arc: JD6 H02W0201
arc: JLSR1 V00B0100
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF3
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 JF0
arc: N3_V06N0303 JF5
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 V06N0103
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C52:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 H01E0101
arc: JA5 W1_H02E0501
arc: JA7 V00T0100
arc: JC4 H02W0401
arc: JC6 V00T0000
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 V01N0001
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 W3_H06E0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C53:CIB_EBR
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00R0100 H02W0701
arc: JA1 E1_H02W0501
arc: JA3 V02N0701
arc: JA7 H00L0000
arc: JB3 E1_H02W0301
arc: JB5 W1_H02E0101
arc: JB7 V00B0100
arc: JC0 H02E0601
arc: JC2 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD2 V02S0001
arc: JD4 V00B0000
arc: JD6 H00R0100
arc: JLSR1 W1_H02E0301
arc: N1_V01N0001 JF5
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C54:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W1_H02E0601
arc: H01W0100 W3_H06E0303
arc: JA5 H02W0701
arc: JA7 W1_H02E0501
arc: JB1 H01W0100
arc: JC4 V00B0100
arc: JC6 H02E0601
arc: JD0 W1_H02E0201
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 JF0
arc: V00B0100 W1_H02E0701
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 JF1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C55:CIB_EBR
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: JB5 N1_V02S0701
arc: JB7 H02E0101
arc: JD4 V02S0401
arc: JD6 H02E0001
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C56:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: JA1 H02W0501
arc: JA3 V02N0701
arc: JA7 V02N0101
arc: JB1 H00R0100
arc: JB3 H02E0301
arc: JC0 W1_H02E0601
arc: JC2 E1_H01W0000
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: JD2 W1_H02E0201
arc: JLSR1 V00B0100
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 S1_V02N0101
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C57:CIB_EBR
arc: H01W0000 W3_H06E0103
arc: JC0 H02W0601
arc: JC1 W1_H02E0401
arc: JC2 V02S0601
arc: JC3 E1_H01W0000
arc: S3_V06S0103 N1_V02S0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 N1_V02S0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C58:CIB_EBR
arc: H01W0000 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303

.tile CIB_R10C5:CIB_EBR
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 H01E0101
arc: H00L0000 H02E0001
arc: JA5 V00T0000
arc: JA7 H00L0000
arc: JC4 V01N0101
arc: JC6 V00T0100
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06S0303
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C6:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0701
arc: H01W0000 JF4
arc: H01W0100 JF6
arc: JA1 E1_H02W0701
arc: JA3 V00T0000
arc: JA7 H00R0000
arc: JB3 V02S0101
arc: JB5 N1_V02S0501
arc: JB7 V02N0701
arc: JC0 H00L0100
arc: JC2 H00R0100
arc: JCLK0 G_HPBX0100
arc: JD2 V02S0201
arc: JD4 N1_V02S0401
arc: JD6 H02E0001
arc: JLSR1 V00B0100
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06E0203
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C7:CIB_EBR
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02S0501
arc: H00R0000 H02W0401
arc: H01W0000 JF0
arc: H01W0100 JF1
arc: JA5 S1_V02N0101
arc: JA7 H00R0000
arc: JB1 N1_V02S0301
arc: JC4 W1_H02E0401
arc: JC6 V00T0000
arc: JD0 V00B0100
arc: N1_V01N0001 JF0
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H02W0201
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C8:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V06N0203
arc: H00L0100 V02S0301
arc: H00R0100 H02E0501
arc: H01W0000 JF5
arc: JB5 H02E0301
arc: JB7 N1_V02S0701
arc: JD4 H00L0100
arc: JD6 H00R0100
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 JF7
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 JF6
arc: S3_V06S0003 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C9:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: H00L0000 V02N0001
arc: H00L0100 H02W0301
arc: H01W0000 JF3
arc: H01W0100 JF2
arc: JA1 H02E0701
arc: JA3 V00T0000
arc: JA7 V02N0101
arc: JB1 H02E0101
arc: JB3 V02S0101
arc: JC0 H00L0100
arc: JC2 H00L0000
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0001
arc: JD2 H02E0201
arc: JLSR1 H02E0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0401
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R11C1:CIB_LR
arc: E1_H01E0001 JQ4
arc: E1_H02E0501 V02N0501
arc: H00R0100 N1_V02S0501
arc: JA3 E1_H02W0701
arc: JB3 E1_H02W0101
arc: JCE1 H00R0100
arc: JCLK1 G_HPBX0100
arc: JLSR1 V00B0000
arc: N1_V02N0401 JQ4
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 E1_H02W0401

.tile CIB_R12C1:CIB_LR
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303

.tile CIB_R13C1:CIB_LR
arc: E1_H01E0001 JQ4
arc: E1_H01E0101 JF4
arc: E1_H02E0601 S3_V06N0303
arc: H00L0100 N1_V02S0301
arc: JA0 H00L0100
arc: JA3 V00T0000
arc: JB0 N1_V02S0101
arc: JB3 N1_V02S0101
arc: JCE0 H02W0101
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0100
arc: JCLK1 G_HPBX0100
arc: JLSR0 V00B0000
arc: JLSR1 E1_H02W0301
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0001

.tile CIB_R14C1:CIB_LR
arc: E3_H06E0203 V06N0203

.tile CIB_R15C1:CIB_LR
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02N0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H02W0501

.tile CIB_R16C1:CIB_LR
arc: N1_V02N0301 H06W0003

.tile CIB_R17C1:CIB_LR
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E3_H06E0203 JQ4
arc: H00L0000 N1_V02S0001
arc: H00R0100 E1_H02W0701
arc: JA3 N1_V02S0501
arc: JB3 H00R0100
arc: JCE1 H00L0000
arc: JCLK1 G_HPBX0100
arc: JLSR1 V00B0100
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N3_V06N0203 JQ4
arc: V00B0100 N1_V02S0301

.tile CIB_R18C1:CIB_LR
arc: E1_H02E0201 E3_H06W0103

.tile CIB_R19C1:CIB_LR
arc: E1_H02E0201 S1_V02N0201
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 E3_H06W0303

.tile CIB_R1C10:CIB
arc: E1_H02E0701 W1_H02E0701
arc: H01W0000 JF2
arc: JA0 H02E0501
arc: JB0 H02E0101
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0301
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0101 E3_H06W0103

.tile CIB_R1C11:CIB
arc: E1_H02E0201 V06N0103
arc: JA0 E1_H02W0501
arc: JB0 W1_H02E0101
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 E1_H02W0301
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0103 JF2

.tile CIB_R1C12:CIB
arc: JA0 W1_H02E0701
arc: JB0 V02N0101
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0301
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0103 E3_H06W0103
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C13:CIB
arc: E1_H02E0301 E3_H06W0003
arc: H00L0000 W1_H02E0201
arc: JA0 H00L0000
arc: JB0 E1_H02W0101
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 E1_H02W0501
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C14:CIB
arc: JA0 S1_V02N0701
arc: JB0 H02W0101
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0301
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0103 JF2

.tile CIB_R1C15:CIB
arc: E1_H02E0101 V02N0101
arc: JA0 V02N0501
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 E1_H02W0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 E1_H02W0401
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
arc: JA0 H02W0701
arc: JB0 H02E0101
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 H02W0401
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0103 JF2

.tile CIB_R1C17:CIB
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V06N0203

.tile CIB_R1C18:CIB
arc: JA0 S1_V02N0501
arc: JB0 V02N0101
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0100
arc: S1_V02S0101 S3_V06N0103
arc: V00T0100 H02W0101
arc: V01S0100 S3_V06N0303
arc: W3_H06W0103 JF2

.tile CIB_R1C19:CIB
arc: JA0 V02N0501
arc: JB0 E1_H02W0301
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0000
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 JF2

.tile CIB_R1C20:CIB
arc: E3_H06E0103 JF2
arc: H00R0000 V02N0601
arc: JA0 H00R0000
arc: JB0 H02W0301
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 JF2
arc: S1_V02S0301 E1_H01W0100
arc: V00T0000 H02W0001
arc: V01S0000 S3_V06N0103

.tile CIB_R1C21:CIB
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0103 JF2
arc: H01W0100 JF2
arc: JA0 S1_V02N0501
arc: JB0 V02N0301
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 V02N0301

.tile CIB_R1C22:CIB
arc: W3_H06W0003 S3_V06N0003

.tile CIB_R1C23:CIB
arc: E3_H06E0003 W1_H02E0001

.tile CIB_R1C26:CIB
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R1C27:CIB
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R1C28:CIB
arc: E1_H02E0201 W1_H02E0701

.tile CIB_R1C29:CIB
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C2:CIB
arc: S3_V06S0203 E3_H06W0203

.tile CIB_R1C30:CIB
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 S3_V06N0203

.tile CIB_R1C31:CIB
arc: E1_H02E0301 W1_H02E0301
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0401
arc: JA0 H00R0000
arc: JC0 H00L0100
arc: JCLK0 G_HPBX0000
enum: CIB.JB0MUX 0

.tile CIB_R1C32:CIB
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0103 JF2
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 S1_V02N0401
arc: JA0 V02N0701
arc: JB0 V02N0301
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0301
arc: W1_H02W0401 S1_V02N0401

.tile CIB_R1C33:CIB
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02E0401
arc: JA0 E1_H02W0501
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0301
arc: V01S0100 S3_V06N0303
enum: CIB.JB0MUX 0

.tile CIB_R1C34:CIB
arc: H00R0000 W1_H02E0401
arc: JA0 V02N0701
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0301
enum: CIB.JB0MUX 0

.tile CIB_R1C35:CIB
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R1C36:CIB
arc: JA0 S1_V02N0501
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0000
arc: V00T0000 H02E0201
enum: CIB.JB0MUX 0

.tile CIB_R1C37:CIB
arc: E1_H02E0301 W1_H02E0201
arc: JA0 V02N0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E3_H06W0103
arc: V00T0000 W1_H02E0201
enum: CIB.JB0MUX 0

.tile CIB_R1C38:CIB
arc: E3_H06E0103 W3_H06E0103
arc: JA0 E1_H02W0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0301
arc: S3_V06S0303 W3_H06E0303
enum: CIB.JB0MUX 0

.tile CIB_R1C39:CIB
arc: E1_H01E0101 JF2
arc: E1_H02E0101 V01N0101
arc: JA0 S1_V02N0701
arc: JB0 V01N0001
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0301
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203

.tile CIB_R1C3:CIB
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0303 H06W0303

.tile CIB_R1C40:CIB
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0303 H01E0101
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R1C41:CIB
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06E0103
arc: V01S0100 S3_V06N0303

.tile CIB_R1C42:CIB
arc: E1_H01E0001 JF2
arc: JA0 E1_H02W0501
arc: JB0 H02E0101
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0000
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E1_H01W0000
arc: V00T0000 H02E0201
arc: W1_H02W0201 E3_H06W0103

.tile CIB_R1C43:CIB
arc: E1_H02E0301 W1_H02E0201
arc: H01W0000 JF2
arc: JA0 V02N0701
arc: JB0 W1_H02E0101
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0000
arc: S1_V02S0001 H01E0001
arc: S3_V06S0003 H01E0001
arc: V00T0000 W1_H02E0201
arc: W3_H06W0103 JF2

.tile CIB_R1C44:CIB
arc: E3_H06E0203 S3_V06N0203
arc: JA0 V02N0501
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0301
arc: S1_V02S0001 H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB0MUX 0

.tile CIB_R1C45:CIB
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 V06N0203
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF2
arc: JA0 S1_V02N0501
arc: JB0 H00R0100
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0301
arc: S1_V02S0001 E1_H02W0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C46:CIB
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 V06N0203
arc: H01W0000 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0003 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101

.tile CIB_R1C47:CIB
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 V02N0501
arc: H01W0000 JF2
arc: JA0 W1_H02E0701
arc: JB0 H00R0100
arc: JCE0 H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0301
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C48:CIB
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: JA0 V02N0701
arc: JB0 H00R0100
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0100
arc: S3_V06S0003 E3_H06W0003
arc: V00T0100 H02E0101
arc: W1_H02W0201 JF2
arc: W3_H06W0103 JF2

.tile CIB_R1C49:CIB
arc: E1_H02E0401 W1_H02E0101
arc: JA0 H02E0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0100
arc: V00T0100 W1_H02E0101
enum: CIB.JB0MUX 0

.tile CIB_R1C4:CIB
arc: H00R0000 H02W0401
arc: H01W0000 JF2
arc: JA0 V02N0501
arc: JB0 E1_H02W0101
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0103 H06W0103

.tile CIB_R1C50:CIB
arc: E3_H06E0303 W3_H06E0203
arc: JA0 H02W0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 H02E0401
enum: CIB.JB0MUX 0

.tile CIB_R1C51:CIB
arc: E1_H02E0501 S1_V02N0501
arc: JA0 H02W0501
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 W1_H02E0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JB0MUX 0

.tile CIB_R1C52:CIB
arc: E1_H02E0701 V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C53:CIB
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 V02N0501
arc: JA0 W1_H02E0501
arc: JB0 H00R0100
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0301
arc: S1_V02S0701 W3_H06E0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R1C54:CIB
arc: H01W0000 JF2
arc: JA0 W1_H02E0701
arc: JB0 V02N0301
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 H02E0401
arc: W1_H02W0301 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R1C55:CIB
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 E1_H01W0100
arc: W1_H02W0101 S1_V02N0101

.tile CIB_R1C56:CIB
arc: H01W0100 W3_H06E0303
arc: JA0 H02E0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C57:CIB
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: JA0 V02N0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0501
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JB0MUX 0

.tile CIB_R1C58:CIB
arc: H00R0000 S1_V02N0601
arc: H01W0100 JF2
arc: JA0 V02N0701
arc: JB0 H02E0301
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 H02W0701
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C59:CIB
arc: E3_H06E0203 W3_H06E0203
arc: JA0 S1_V02N0701
arc: JB0 W1_H02E0301
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R1C5:CIB
arc: E1_H01E0101 JF2
arc: H00R0000 E1_H02W0401
arc: H01W0000 JF2
arc: JA0 V02N0501
arc: JB0 H02W0101
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 E1_H02W0301
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401

.tile CIB_R1C60:CIB
arc: W3_H06W0003 E3_H06W0303

.tile CIB_R1C64:CIB
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C65:CIB
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C66:CIB
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R1C67:CIB
arc: E1_H02E0701 S1_V02N0701

.tile CIB_R1C69:CIB
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: JA0 H00R0000
arc: JCE0 H00R0100
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 E1_H02W0701
enum: CIB.JB0MUX 0

.tile CIB_R1C6:CIB
arc: E1_H02E0101 E3_H06W0103
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: S3_V06S0303 H01E0101
arc: W1_H02W0101 V02N0101
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R1C70:CIB
arc: E1_H02E0301 E1_H01W0100
arc: JA0 V02N0501
arc: JB0 V02N0301
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0501
arc: W3_H06W0103 JF2

.tile CIB_R1C71:CIB
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: JA0 W1_H02E0701
arc: JB0 V02N0301
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0301
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 JF2

.tile CIB_R1C72:CIB
arc: E1_H02E0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C73:CIB
arc: E1_H02E0501 W1_H02E0401

.tile CIB_R1C74:CIB
arc: E1_H02E0501 V02N0501
arc: JA0 W1_H02E0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C75:CIB
arc: JA0 H02E0501
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C77:CIB
arc: E1_H02E0501 W3_H06E0303

.tile CIB_R1C78:CIB
arc: JA0 V02N0701
arc: JB0 V02N0101
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
arc: W3_H06W0103 JF2

.tile CIB_R1C79:CIB
arc: E1_H02E0501 W1_H02E0501

.tile CIB_R1C7:CIB
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 S1_V02N0401
arc: H01W0100 JF2
arc: JA0 S1_V02N0501
arc: JB0 E1_H02W0101
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 E1_H02W0301
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C80:CIB
arc: JA0 V02N0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C8:CIB
arc: E1_H02E0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C9:CIB
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 W1_H02E0401
arc: H01W0000 JF2
arc: JA0 V02N0501
arc: JB0 V02N0101
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 E1_H02W0301
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H01W0000
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000

.tile CIB_R20C89:CIB_LR
arc: W3_H06W0303 JF5

.tile CIB_R21C1:CIB_LR
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0201 S1_V02N0701

.tile CIB_R21C89:CIB_LR
arc: S1_V02S0701 W3_H06E0203

.tile CIB_R22C10:CIB_DSP
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100

.tile CIB_R22C11:CIB_DSP
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R22C12:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 S3_V06N0103
arc: W3_H06W0003 N3_V06S0003

.tile CIB_R22C13:CIB_DSP
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0601 N1_V02S0601

.tile CIB_R22C14:CIB_DSP
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 E3_H06W0203

.tile CIB_R22C15:CIB_DSP
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003

.tile CIB_R22C16:CIB_DSP
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 E1_H02W0601

.tile CIB_R22C17:CIB_DSP
arc: E1_H02E0601 V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R22C18:CIB_DSP
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R22C19:CIB_DSP
arc: E1_H02E0001 S1_V02N0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R22C20:CIB_DSP
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W3_H06W0203 S3_V06N0203

.tile CIB_R22C21:CIB_DSP
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 N3_V06S0203

.tile CIB_R22C22:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R22C23:CIB_DSP
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R22C24:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R22C25:CIB_DSP
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201

.tile CIB_R22C26:CIB_DSP
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 JQ4
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 JQ6
arc: N1_V01N0001 JQ5
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 JQ7
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C27:CIB_DSP
arc: E1_H01E0101 JQ6
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 JQ5
arc: H01W0000 JQ7
arc: N1_V01N0001 JQ4
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 JQ0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0

.tile CIB_R22C28:CIB_DSP
arc: E1_H01E0001 JQ0
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 JQ5
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 V06S0303
arc: H00R0100 H02W0701
arc: JB6 V00B0000
arc: JB7 H02E0101
arc: JD6 N1_V02S0601
arc: JD7 H00R0100
arc: N1_V01N0001 JQ2
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 JQ6
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R22C29:CIB_DSP
arc: E1_H01E0101 JQ7
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 JQ5
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00R0100 H02W0701
arc: H01W0000 JQ1
arc: H01W0100 JQ3
arc: JB0 V02S0101
arc: JB1 H02E0101
arc: JB2 H00R0100
arc: JB3 W1_H02E0301
arc: JB4 H02E0301
arc: JB5 N1_V02S0701
arc: JB6 V02N0501
arc: JB7 V02S0701
arc: JD0 V00B0100
arc: JD1 V00T0100
arc: JD2 N1_V02S0001
arc: JD3 H02E0001
arc: JD4 W1_H02E0201
arc: JD5 V00B0000
arc: JD6 V02S0401
arc: JD7 V02S0601
arc: JLSR1 V00T0000
arc: N1_V01N0001 JQ6
arc: N1_V01N0101 JQ4
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 JQ0
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: V01S0000 JQ2
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E1_H02W0501

.tile CIB_R22C2:CIB_DSP
arc: N1_V02N0001 H06W0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R22C30:CIB_DSP
arc: E1_H01E0001 JQ0
arc: E1_H01E0101 JQ3
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0701
arc: H01W0000 JQ2
arc: JB0 E1_H02W0101
arc: JB1 V00T0000
arc: JB2 V02S0301
arc: JB3 H02E0301
arc: JB4 E1_H02W0301
arc: JB5 V02S0501
arc: JCE3 H00R0100
arc: JD0 V02S0001
arc: JD1 V00T0100
arc: JD2 H00R0000
arc: JD3 H02E0001
arc: JD4 W1_H02E0201
arc: JD5 H00L0100
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R22C31:CIB_DSP
arc: E1_H01E0001 JQ1
arc: E1_H01E0101 JQ3
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 JQ4
arc: E1_H02E0501 JQ7
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 JQ6
arc: H01W0000 JQ2
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JQ0
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0401
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0

.tile CIB_R22C32:CIB_DSP
arc: E1_H01E0001 JQ6
arc: E1_H01E0101 JQ0
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 JQ3
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 JQ5
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 JQ7
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 JQ2
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R22C33:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 JQ7
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 JQ4
arc: E3_H06E0303 JQ5
arc: H00L0000 N1_V02S0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: H01W0000 JQ6
arc: H01W0100 JQ2
arc: JB2 N1_V02S0101
arc: JB3 V02N0101
arc: JB4 H00L0000
arc: JB5 V00B0100
arc: JB6 V00B0000
arc: JB7 W1_H02E0101
arc: JD2 V02S0001
arc: JD3 H00R0000
arc: JD4 N1_V02S0601
arc: JD5 H00R0100
arc: JD6 N1_V02S0401
arc: JD7 H02E0201
arc: JLSR0 V00T0000
arc: JLSR1 V00T0000
arc: N1_V01N0001 JQ1
arc: N1_V01N0101 JQ0
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 JQ3
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E1_H01W0000

.tile CIB_R22C34:CIB_DSP
arc: E1_H01E0001 JQ1
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02W0001
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: H01W0000 JQ6
arc: H01W0100 JQ5
arc: JB0 V00T0000
arc: JB1 H02W0301
arc: JB2 H00R0100
arc: JB3 H00L0000
arc: JB4 H01E0101
arc: JB5 S1_V02N0501
arc: JB6 H02W0101
arc: JB7 V02S0501
arc: JD0 H02W0201
arc: JD1 V02S0201
arc: JD2 H00R0000
arc: JD3 E1_H02W0201
arc: JD4 W1_H02E0001
arc: JD5 V02N0401
arc: JD6 N1_V02S0601
arc: JD7 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 JQ0
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 JQ3
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 H02E0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R22C35:CIB_DSP
arc: E1_H01E0001 JF7
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: H01W0000 JQ7
arc: H01W0100 JF6
arc: JB0 V00B0000
arc: JB1 W1_H02E0101
arc: JB2 H00R0100
arc: JB4 W1_H02E0301
arc: JB5 H00R0000
arc: JB6 V00T0000
arc: JB7 N1_V02S0701
arc: JCE0 V02S0201
arc: JCE1 V02S0201
arc: JCE2 H00L0000
arc: JCE3 H00L0000
arc: JD0 V00B0100
arc: JD1 V00T0100
arc: JD3 V02N0201
arc: JD4 N1_V02S0401
arc: JD5 V02S0601
arc: JD6 H02W0001
arc: JD7 H02E0001
arc: N1_V01N0001 JF5
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 JF4
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 JQ6
arc: S1_V02S0501 JQ5
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 E1_H02W0101
arc: V01S0000 S3_V06N0103
arc: V01S0100 JQ0
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R22C36:CIB_DSP
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF6
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 JQ2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 JQ3
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: H01W0000 JF2
arc: H01W0100 JF1
arc: JB0 H00R0100
arc: JB1 H02W0301
arc: JB2 H00L0000
arc: JB3 V02S0101
arc: JB4 H02E0301
arc: JB5 V01S0000
arc: JB6 V00T0000
arc: JB7 W1_H02E0101
arc: JD0 V00B0100
arc: JD1 H00R0000
arc: JD2 W1_H02E0201
arc: JD3 V00T0100
arc: JD4 H00L0100
arc: JD5 V02S0601
arc: JD6 V02N0401
arc: JD7 N1_V02S0601
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 JF0
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 JF7
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 JQ1
arc: S1_V02S0201 JQ0
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 JQ7
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 JF4
arc: W1_H02W0701 JQ5
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C37:CIB_DSP
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF4
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: H01W0000 JQ2
arc: H01W0100 JQ7
arc: JB0 W1_H02E0101
arc: JB1 V00T0000
arc: JB2 H00L0000
arc: JB3 N1_V02S0301
arc: JB4 S1_V02N0701
arc: JB5 H00R0000
arc: JB6 V02S0701
arc: JB7 V00B0000
arc: JD0 H02E0001
arc: JD1 V00B0100
arc: JD2 V02S0001
arc: JD3 V00T0100
arc: JD4 V02N0401
arc: JD5 H02W0201
arc: JD6 H00L0100
arc: JD7 H00R0100
arc: JLSR0 E1_H02W0501
arc: JLSR1 E1_H02W0501
arc: N1_V01N0001 JF1
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF3
arc: N1_V02N0201 JF2
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 JF6
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0303 JF5
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: V01S0100 JQ1
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 JQ6
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R22C38:CIB_DSP
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF4
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 JF2
arc: E1_H02E0301 JQ1
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 JQ4
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0601
arc: H01W0000 JF7
arc: H01W0100 JF0
arc: JB0 H02W0101
arc: JB1 S1_V02N0101
arc: JB2 H02W0301
arc: JB3 H02E0301
arc: JB4 N1_V02S0701
arc: JB5 V02S0701
arc: JB6 V01S0000
arc: JB7 W1_H02E0101
arc: JD0 H00R0000
arc: JD1 V00B0100
arc: JD2 V00T0100
arc: JD3 V02S0201
arc: JD4 S1_V02N0401
arc: JD5 V00B0000
arc: JD6 H00L0100
arc: JD7 H02E0201
arc: JLSR1 V00T0000
arc: N1_V01N0001 JQ3
arc: N1_V01N0101 JQ5
arc: N1_V02N0001 JQ0
arc: N1_V02N0101 JF3
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 JF1
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
arc: S1_V02S0001 H06W0003
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 JF5
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C39:CIB_DSP
arc: E1_H01E0001 JQ3
arc: E1_H01E0101 JF1
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: H01W0000 JQ2
arc: H01W0100 JF3
arc: JB0 H02E0101
arc: JB1 V00B0000
arc: JB2 H02W0101
arc: JB3 W1_H02E0101
arc: JB4 V00B0100
arc: JB5 H00L0000
arc: JB7 V02N0501
arc: JCE3 H00R0000
arc: JD0 V00T0100
arc: JD1 S1_V02N0001
arc: JD2 H02E0001
arc: JD3 E1_H02W0201
arc: JD4 W1_H02E0001
arc: JD5 N1_V02S0601
arc: JD6 V02N0601
arc: JLSR0 E1_H02W0301
arc: JLSR1 E1_H02W0301
arc: N1_V01N0101 JQ5
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 JF0
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: V01S0000 JQ4
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 V06S0203
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0

.tile CIB_R22C3:CIB_DSP
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C40:CIB_DSP
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0101 V02S0101
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R22C41:CIB_DSP
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C42:CIB_DSP
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0203 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R22C43:CIB_DSP
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R22C44:CIB_DSP
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R22C45:CIB_DSP
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0301 V02S0301

.tile CIB_R22C46:CIB_DSP
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R22C47:CIB_DSP
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R22C48:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203

.tile CIB_R22C49:CIB_DSP
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: S3_V06S0003 H01E0001
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R22C4:CIB_DSP
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R22C50:CIB_DSP
arc: N1_V02N0001 S1_V02N0501
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103

.tile CIB_R22C51:CIB_DSP
arc: N1_V02N0701 S1_V02N0601

.tile CIB_R22C52:CIB_DSP
arc: E3_H06E0003 W3_H06E0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C54:CIB_DSP
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R22C55:CIB_DSP
arc: E3_H06E0303 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203

.tile CIB_R22C56:CIB_DSP
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R22C57:CIB_DSP
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R22C58:CIB_DSP
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0303 H06E0303
arc: W3_H06W0103 S3_V06N0103

.tile CIB_R22C5:CIB_DSP
arc: E1_H02E0301 V06N0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0401 V01N0001
arc: W3_H06W0003 V01N0001

.tile CIB_R22C60:CIB_DSP
arc: S3_V06S0303 W3_H06E0303

.tile CIB_R22C61:CIB_DSP
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303

.tile CIB_R22C64:CIB_DSP
arc: S3_V06S0103 W3_H06E0103

.tile CIB_R22C6:CIB_DSP
arc: E1_H02E0601 V06S0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R22C7:CIB_DSP
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100

.tile CIB_R22C89:CIB_LR_S
arc: JA0 V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R22C8:CIB_DSP
arc: E3_H06E0003 V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101

.tile CIB_R22C9:CIB_DSP
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: W1_H02W0701 V06S0203

.tile CIB_R23C1:CIB_LR
arc: N1_V02N0701 E3_H06W0203

.tile CIB_R25C89:CIB_LR
arc: S3_V06S0303 W3_H06E0303

.tile CIB_R26C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile CIB_R26C89:CIB_LR
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0303 H06E0303

.tile CIB_R28C89:CIB_LR
arc: JA3 N1_V02S0501
enum: CIB.JB3MUX 0

.tile CIB_R31C1:CIB_LR
arc: S1_V02S0701 H06W0203

.tile CIB_R31C89:CIB_LR
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0303 JQ5

.tile CIB_R32C1:CIB_LR
arc: H00R0100 V02S0701
arc: JA0 E1_H02W0501
arc: JA3 E1_H02W0501
arc: JB0 H00R0100
arc: JB3 H02W0101
arc: N3_V06N0303 JF5
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R32C89:CIB_LR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R33C89:CIB_LR
arc: S1_V02S0501 W1_H02E0501

.tile CIB_R34C10:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: H00R0100 N1_V02S0701
arc: JC0 V02N0601
arc: JC1 W1_H02E0401
arc: JC2 H02W0601
arc: JC3 E1_H02W0401
arc: JD6 H00R0100
arc: JD7 S1_V02N0601
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0601 JF6
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C11:CIB_EBR
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: H01W0000 JF0
arc: H01W0100 JF1
arc: JA1 H00L0100
arc: JA3 V02N0701
arc: JA7 V02N0301
arc: JB1 H00R0100
arc: JB3 H02E0301
arc: JB5 H00R0000
arc: JC0 H02E0401
arc: JC2 V02S0401
arc: JCLK0 G_HPBX0100
arc: JD0 W1_H02E0201
arc: JD2 H02E0201
arc: JD4 N1_V02S0601
arc: JLSR1 H02E0501
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 JF5
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF4
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C12:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: JA5 H02E0701
arc: JA7 N1_V01N0101
arc: JC4 V02N0201
arc: JC6 H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 E1_H02W0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R34C13:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF3
arc: H00L0000 V02N0001
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF7
arc: JA1 H00L0000
arc: JA3 V00T0000
arc: JC0 H02E0401
arc: JC2 V02N0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0101 JF6
arc: N1_V02N0001 JF2
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 JF1
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 JF5
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 JF4
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C14:CIB_EBR
arc: E1_H01E0101 JF3
arc: H00R0000 V02N0401
arc: H01W0100 JF6
arc: JA1 V02S0501
arc: JA5 V02S0101
arc: JA7 H00R0000
arc: JC0 V02N0601
arc: JC4 V02N0201
arc: JC6 V00B0100
arc: N1_V01N0001 JF0
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF1
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 JF4
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 JF7
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 JF5
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C15:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF4
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: H01W0000 JF3
arc: JA1 H00L0100
arc: JA3 E1_H02W0501
arc: JC0 V02N0401
arc: JC2 H00R0100
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF7
arc: N1_V02N0001 JF2
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 JF0
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 JF6
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C16:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF7
arc: E1_H02E0101 S1_V02N0101
arc: H00L0100 H02W0101
arc: H01W0000 JF6
arc: H01W0100 JF0
arc: JA1 H02W0701
arc: JA5 V00B0000
arc: JA7 S1_V02N0101
arc: JC0 H00L0100
arc: JC4 V02N0201
arc: JC6 H02W0401
arc: N1_V01N0101 JF3
arc: N1_V02N0001 JF2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 JF4
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 JF5
arc: V00B0000 V02S0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C17:CIB_EBR
arc: E1_H01E0101 JF1
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: H01W0000 JF4
arc: H01W0100 JF2
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF6
arc: N1_V02N0001 JF0
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 JF7
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 JF3
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R34C18:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 V02N0201
arc: H01W0100 JF0
arc: JA1 H00L0000
arc: JA3 H02E0501
arc: JC0 H02W0401
arc: JC2 H02E0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF1
arc: N1_V01N0101 JF5
arc: N1_V02N0201 JF2
arc: N1_V02N0401 JF4
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 JF6
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 JF3
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C19:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 W1_H02E0301
arc: H00R0100 W1_H02E0701
arc: H01W0000 JF4
arc: H01W0100 JF0
arc: JC0 N1_V02S0401
arc: JC1 H00L0100
arc: JC2 H00R0100
arc: JC3 H02E0401
arc: JC4 V00T0000
arc: JC5 W1_H02E0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 JF2
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 JF7
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 JF5
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 W1_H02E0201
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C20:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: H01W0000 JF3
arc: H01W0100 JF0
arc: JA1 V02N0501
arc: JA3 H02E0701
arc: JC0 H02E0401
arc: JC2 V02N0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF1
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 JF4
arc: N3_V06N0103 JF2
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 JF5
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C21:CIB_EBR
arc: E1_H02E0701 V02N0701
arc: H00L0100 H02E0101
arc: H01W0000 JF2
arc: JA1 H02E0701
arc: JA5 V02S0101
arc: JA7 V00T0100
arc: JC0 H00L0100
arc: JC4 H02E0601
arc: JC6 V00T0000
arc: N1_V01N0001 JF3
arc: N1_V01N0101 JF5
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 JF4
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 JF6
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF7
arc: N3_V06N0303 E3_H06W0303
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C22:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: H01W0000 JF1
arc: JA1 V02N0501
arc: JA3 V00T0000
arc: JC0 V02N0401
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 JF6
arc: N1_V02N0601 JF4
arc: N1_V02N0701 JF7
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 JF5
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C23:CIB_EBR
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 N3_V06S0303
arc: H01W0000 JF2
arc: JA1 H02E0701
arc: JA5 V02S0101
arc: JA7 W1_H02E0701
arc: JC0 H02E0401
arc: JC4 H02E0601
arc: JC6 V00B0100
arc: N1_V02N0101 JF1
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 JF3
arc: N1_V02N0601 JF6
arc: N1_V02N0701 JF7
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 H02E0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C24:CIB_EBR
arc: E3_H06E0203 V06S0203
arc: H01W0000 JF7
arc: JA1 V02N0501
arc: JA3 V00T0000
arc: JC0 V02N0401
arc: JC2 H02E0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 JF6
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 JF0
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 JF1
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C25:CIB_EBR
arc: E1_H01E0101 JF3
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: H01W0000 JF6
arc: H01W0100 JF0
arc: JA1 H00R0000
arc: JA5 H02W0501
arc: JA7 V00T0100
arc: JC0 H00L0100
arc: JC4 V00T0000
arc: JC6 H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 JF2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 JF1
arc: N1_V02N0501 JF7
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C26:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06S0203
arc: H01W0000 JF2
arc: H01W0100 JF7
arc: N1_V01N0101 JF3
arc: N1_V02N0101 JF1
arc: N1_V02N0601 JF4
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 JF0
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 JF5
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JF6
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C27:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 JF3
arc: E1_H02E0401 V02N0401
arc: H01W0000 JF4
arc: H01W0100 JF0
arc: JA1 H02W0501
arc: JA3 H02W0701
arc: JC0 H02W0401
arc: JC2 V02N0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 JF2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 JF6
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 JF1
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303
arc: W1_H02W0701 JF5
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JF7
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C28:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 W1_H02E0101
arc: H00R0100 W1_H02E0701
arc: H01W0000 JF3
arc: H01W0100 JF2
arc: JC0 H00L0100
arc: JC1 W1_H02E0601
arc: JC2 H00R0100
arc: JC3 H02E0401
arc: JC4 V00T0100
arc: JC5 W1_H02E0401
arc: N1_V01N0001 JF5
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JF7
arc: N3_V06N0303 H06W0303
arc: V00T0100 W1_H02E0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 JF6
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R34C29:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 JF6
arc: H01W0100 JF7
arc: JA1 V02N0501
arc: JA3 H02E0701
arc: JC0 V02N0401
arc: JC2 V02N0601
arc: JCLK0 G_HPBX0100
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF3
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: W1_H02W0701 JF5
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C2:CIB_EBR
arc: N3_V06N0003 E3_H06W0003

.tile CIB_R34C30:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0001
arc: H01W0000 JF2
arc: H01W0100 JF3
arc: JA1 H02E0501
arc: JA5 H02E0701
arc: JA7 W1_H02E0501
arc: JC0 H00L0000
arc: JC4 W1_H02E0401
arc: JC6 V00T0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF0
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 JF1
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 JF4
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 JF6
arc: V00T0000 H02E0201
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C31:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 JQ4
arc: E3_H06E0303 JQ6
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: H01W0100 JQ0
arc: JA0 V02N0701
arc: JA1 H00R0000
arc: JA2 N1_V02S0701
arc: JA3 V00B0000
arc: JA5 V00T0100
arc: JB1 V00T0000
arc: JB3 N1_V02S0101
arc: JB5 H02E0101
arc: JB7 H02E0301
arc: JC0 E1_H02W0401
arc: JC1 W1_H02E0601
arc: JC2 H00L0000
arc: JC3 H02E0401
arc: JC4 V00T0100
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD2 E1_H02W0201
arc: JD4 H02W0201
arc: JD6 V02S0401
arc: JLSR1 V00T0100
arc: N1_V01N0001 JQ4
arc: N1_V01N0101 JQ7
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 JQ3
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R34C32:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02E0501
arc: H01W0000 JQ1
arc: H01W0100 JQ0
arc: JA0 W1_H02E0701
arc: JA1 V02N0501
arc: JA4 W1_H02E0501
arc: JA5 H02E0701
arc: JA6 V02N0301
arc: JA7 H02W0501
arc: JB1 H00R0100
arc: JB3 H02E0301
arc: JB5 H00L0000
arc: JC0 V02N0401
arc: JC1 V02S0401
arc: JC4 V00T0000
arc: JC5 V02S0201
arc: JC6 H02E0401
arc: JC7 W1_H02E0601
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0001
arc: JD2 W1_H02E0201
arc: JD4 V00B0000
arc: N1_V02N0001 JQ2
arc: N1_V02N0301 JQ3
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 JQ5
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1

.tile CIB_R34C33:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF4
arc: E1_H02E0401 W1_H02E0101
arc: H00R0100 V02N0501
arc: H01W0100 JF3
arc: JA1 H02W0701
arc: JA3 V00T0000
arc: JC0 H02W0401
arc: JC2 H00R0100
arc: JCLK0 G_HPBX0100
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 JF6
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 JF7
arc: N3_V06N0303 S3_V06N0203
arc: V00T0000 H02W0201
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C34:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 S1_V02N0701
arc: H01W0000 JF0
arc: H01W0100 JF4
arc: JA1 H02W0701
arc: JA5 V02S0101
arc: JA7 W1_H02E0701
arc: JC0 H02E0401
arc: JC4 W1_H02E0401
arc: JC6 V00T0100
arc: N1_V01N0001 JF1
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 JF5
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C35:CIB_EBR
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H01W0000 JF1
arc: H01W0100 JF6
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF3
arc: N1_V02N0001 JF0
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 JF4
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 JF2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 JF5
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C36:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 V06S0003
arc: H01W0000 JF6
arc: H01W0100 JF7
arc: JA1 H02W0701
arc: JA3 W1_H02E0701
arc: JC0 H02W0601
arc: JC2 V02N0601
arc: JCLK0 G_HPBX0100
arc: N1_V02N0201 JF0
arc: N3_V06N0003 JF3
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C37:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: H00L0000 W1_H02E0201
arc: H00R0100 H02W0701
arc: JC0 H02W0601
arc: JC1 W1_H02E0401
arc: JC2 H00L0000
arc: JC3 V02N0601
arc: JC4 V00T0100
arc: JC5 W1_H02E0601
arc: JD6 N1_V02S0401
arc: JD7 H00R0100
arc: N1_V01N0101 JF1
arc: N1_V02N0001 JF0
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 JF4
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF6
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 JF5
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C38:CIB_EBR
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: JA1 V02N0501
arc: JA3 W1_H02E0501
arc: JA7 V02N0301
arc: JB1 V00B0000
arc: JB3 W1_H02E0101
arc: JB5 H02E0301
arc: JC0 H02E0401
arc: JC2 W1_H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 H02W0001
arc: JD2 W1_H02E0201
arc: JD4 H02E0001
arc: JLSR1 V00B0100
arc: N1_V02N0201 JF2
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 JF3
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C39:CIB_EBR
arc: JA1 W1_H02E0501
arc: JA5 V00T0000
arc: JA7 V00T0100
arc: JC0 H02W0601
arc: JC4 H02E0401
arc: JC6 E1_H02W0601
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: V00T0000 W1_H02E0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C3:CIB_EBR
arc: E1_H02E0601 V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100

.tile CIB_R34C40:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0701 W1_H02E0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 E3_H06W0103
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R34C41:CIB_EBR
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R34C42:CIB_EBR
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0100 V02S0701
arc: H01W0000 JF1
arc: H01W0100 JF3
arc: JA0 N1_V02S0501
arc: JA1 N1_V02S0501
arc: JA2 W1_H02E0701
arc: JA3 E1_H02W0701
arc: JA5 N1_V02S0101
arc: JB1 W1_H02E0101
arc: JB2 H02W0301
arc: JB3 H00R0100
arc: JB5 H00L0000
arc: JB7 V00B0000
arc: JC2 N1_V02S0401
arc: JC3 N1_V02S0401
arc: JC4 N1_V02S0201
arc: JC6 N1_V02S0201
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0201
arc: JD1 H02E0201
arc: JD2 V00B0100
arc: JD4 V02N0401
arc: JD6 H00L0100
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 JF6
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 H02W0601
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JF7
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R34C43:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0101
arc: H01W0100 JF2
arc: JA0 H00L0100
arc: JA1 V02N0501
arc: JA4 V00T0000
arc: JA5 V00T0100
arc: JA6 S1_V02N0301
arc: JA7 H00L0000
arc: JB1 W1_H02E0301
arc: JB3 V02N0101
arc: JB5 H02E0301
arc: JB7 V02S0501
arc: JC0 H02E0401
arc: JC1 W1_H02E0401
arc: JC4 W1_H02E0401
arc: JC5 W1_H02E0601
arc: JC6 W1_H02E0601
arc: JC7 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02N0001
arc: JD2 H02E0001
arc: JD4 H02W0001
arc: JD6 V02S0601
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 JF0
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R34C44:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF4
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0001
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: H01W0000 JQ3
arc: H01W0100 JQ6
arc: JA0 S1_V02N0501
arc: JA1 H00L0000
arc: JA2 N1_V02S0701
arc: JA3 V02S0701
arc: JA5 N1_V01S0100
arc: JA7 N1_V01S0100
arc: JB1 H02E0101
arc: JB2 H00R0000
arc: JB3 V02S0301
arc: JB4 V02S0501
arc: JB5 V01S0000
arc: JB6 V02N0701
arc: JB7 N1_V02S0501
arc: JC2 H00R0100
arc: JC3 V02N0601
arc: JC4 V00T0000
arc: JC6 V00T0000
arc: JCLK0 G_HPBX0100
arc: JD0 W1_H02E0201
arc: JD2 N1_V01S0000
arc: JD3 N1_V02S0001
arc: JD4 V00B0000
arc: JD5 H02W0201
arc: JD6 H00L0100
arc: JD7 S1_V02N0601
arc: N1_V01N0001 JF5
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 JF2
arc: N1_V02N0301 JF3
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C45:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: H01W0000 JF4
arc: H01W0100 JQ4
arc: JA4 W1_H02E0701
arc: JA5 V00T0000
arc: JB0 H00R0100
arc: JB1 H02W0101
arc: JB2 V02S0101
arc: JB3 H00R0000
arc: JB4 H02E0101
arc: JB5 W1_H02E0301
arc: JB6 N1_V02S0701
arc: JB7 V00B0100
arc: JC4 V00T0100
arc: JC5 H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD1 V02S0201
arc: JD2 S1_V02N0001
arc: JD3 E1_H02W0201
arc: JD4 V00B0000
arc: JD5 V02S0401
arc: JD6 E1_H02W0001
arc: JD7 H00L0100
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF1
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 JF6
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 JQ6
arc: W1_H02W0701 JQ7
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 JQ5
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R34C46:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 H02E0401
arc: H01W0000 JQ6
arc: H01W0100 JQ4
arc: JB1 S1_V02N0101
arc: JB3 W1_H02E0301
arc: JB4 V02S0701
arc: JB5 V00B0100
arc: JB6 V02S0501
arc: JB7 V02N0701
arc: JD0 H02E0001
arc: JD2 H00R0000
arc: JD4 S1_V02N0401
arc: JD5 V00B0000
arc: JD6 V02N0601
arc: JD7 N1_V02S0601
arc: N1_V01N0101 JF5
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 JF1
arc: N1_V02N0201 JF0
arc: N1_V02N0301 JF3
arc: N1_V02N0401 JF6
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 JF4
arc: N1_V02N0701 JF7
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 JQ5
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R34C47:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF4
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: H01W0000 JQ4
arc: H01W0100 JQ5
arc: JA0 H00R0000
arc: JA1 W1_H02E0501
arc: JA2 W1_H02E0701
arc: JA3 S1_V02N0501
arc: JA5 V00T0100
arc: JA7 V00T0100
arc: JB0 V00B0000
arc: JB1 H00R0100
arc: JB2 V02S0301
arc: JB3 H02E0101
arc: JB4 H00L0000
arc: JB5 N1_V02S0701
arc: JB6 V00B0100
arc: JB7 H02E0301
arc: JC2 E1_H02W0601
arc: JC3 H02W0401
arc: JC4 H02E0601
arc: JC6 H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 W1_H02E0201
arc: JD1 V02N0201
arc: JD2 N1_V01S0000
arc: JD3 V02S0201
arc: JD4 S1_V02N0401
arc: JD5 H02W0001
arc: JD6 H02W0201
arc: JD7 N1_V02S0401
arc: N1_V01N0001 JQ1
arc: N1_V01N0101 JF0
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 JF2
arc: N1_V02N0301 JF1
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JF6
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JF5
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0101
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JQ6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C48:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: H00R0100 W1_H02E0701
arc: H01W0000 JF3
arc: JA0 V02N0701
arc: JA1 W1_H02E0501
arc: JB0 V02S0301
arc: JB1 H00R0100
arc: JB6 V02S0501
arc: JB7 H02W0101
arc: JC0 V02S0401
arc: JC1 V02S0601
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0001
arc: JD1 V00B0100
arc: JD2 V02S0201
arc: JD3 S1_V02N0001
arc: JD4 H02W0201
arc: JD5 W1_H02E0201
arc: JD6 N1_V02S0601
arc: N1_V01N0001 JF5
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF1
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 JF6
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 JF7
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
arc: V00B0100 E1_H02W0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JD7MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC2MUX 0

.tile CIB_R34C49:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: H01W0000 JF6
arc: H01W0100 JF0
arc: JA0 W1_H02E0501
arc: JA1 H00R0000
arc: JA2 V02S0501
arc: JA3 V00T0000
arc: JA5 W1_H02E0701
arc: JB0 S1_V02N0101
arc: JB1 V02N0101
arc: JB3 V02S0101
arc: JB5 V02N0701
arc: JB7 V00B0000
arc: JC2 V02S0401
arc: JC3 H02E0601
arc: JC4 V00B0100
arc: JC6 V00B0100
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD1 H02W0201
arc: JD2 H02W0001
arc: JD4 S1_V02N0601
arc: JD6 V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 JF7
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R34C4:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 JF5
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 JF0
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: H01W0000 JF0
arc: H01W0100 JF4
arc: JA1 H02W0701
arc: JA3 H02W0501
arc: JA7 N1_V02S0301
arc: JB1 H00R0100
arc: JB3 N1_V02S0101
arc: JB5 H00L0000
arc: JB7 V00B0000
arc: JC0 H02E0601
arc: JC2 H02W0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD2 H00R0000
arc: JD4 H00L0100
arc: JD6 V02S0401
arc: JLSR1 V00B0100
arc: N1_V02N0101 JF3
arc: N1_V02N0201 JF2
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 JF1
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C50:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: H01W0000 JF2
arc: H01W0100 JF0
arc: JA4 H02E0701
arc: JA5 V02N0101
arc: JA6 W1_H02E0701
arc: JA7 W1_H02E0501
arc: JB1 N1_V02S0101
arc: JB3 H02E0301
arc: JB5 W1_H02E0101
arc: JB7 H02E0101
arc: JC4 S1_V02N0201
arc: JC5 V00T0000
arc: JC6 N1_V02S0001
arc: JC7 W1_H02E0401
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0100
arc: JD0 W1_H02E0201
arc: JD2 W1_H02E0001
arc: JD4 H02E0201
arc: JD6 S1_V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 JF6
arc: N1_V02N0601 JF4
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00T0000 V02S0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R34C51:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N1_V01S0100
arc: H01W0100 JF0
arc: JA1 V02N0501
arc: JA3 V00T0000
arc: JC0 H02W0401
arc: JC2 H02E0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 JF1
arc: N1_V02N0401 JF4
arc: N1_V02N0601 JF6
arc: N1_V02N0701 JF7
arc: N3_V06N0003 JF3
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 JF5
arc: V00T0000 H02W0001
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C52:CIB_EBR
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H01W0000 JF4
arc: H01W0100 JF3
arc: JA1 V02S0501
arc: JA5 W1_H02E0501
arc: JA7 V02N0301
arc: JC0 H02W0601
arc: JC4 V00B0100
arc: JC6 V00T0000
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 JF1
arc: N1_V02N0401 JF6
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 V01N0001
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C53:CIB_EBR
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: H01W0000 JQ6
arc: H01W0100 JQ2
arc: JA0 V02S0701
arc: JA1 N1_V02S0701
arc: JA2 H02W0701
arc: JA3 V02S0501
arc: JA6 V02N0301
arc: JA7 N1_V02S0101
arc: JB3 H02W0301
arc: JB5 W1_H02E0301
arc: JB7 V00B0100
arc: JC0 H00L0100
arc: JC1 V02N0401
arc: JC2 H00L0000
arc: JC3 N1_V01N0001
arc: JCLK0 G_HPBX0100
arc: JD2 H00R0000
arc: JD4 H00R0100
arc: JD6 H02W0001
arc: JLSR1 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 JF0
arc: N1_V02N0501 JQ7
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C54:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: JA4 H02E0701
arc: JA5 S1_V02N0101
arc: JA6 N1_V01S0100
arc: JA7 H02W0701
arc: JB1 H02E0101
arc: JC0 H00L0100
arc: JC1 N1_V01N0001
arc: JC4 V00T0100
arc: JC5 N1_V02S0001
arc: JC6 S1_V02N0001
arc: JC7 W1_H02E0601
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 E3_H06W0103
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JA1MUX 0

.tile CIB_R34C55:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: JB5 N1_V02S0501
arc: JB7 H02W0301
arc: JD4 V00B0000
arc: JD6 H02E0001
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
arc: V00B0000 V02S0001
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R34C56:CIB_EBR
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H01W0000 JQ1
arc: H01W0100 JQ0
arc: JA0 V02S0701
arc: JA1 N1_V02S0501
arc: JA2 W1_H02E0701
arc: JA3 H02W0501
arc: JA6 S1_V02N0101
arc: JA7 V00T0100
arc: JB1 V02N0301
arc: JB3 H02E0301
arc: JC0 H00L0000
arc: JC1 W1_H02E0601
arc: JC2 N1_V02S0401
arc: JC3 N1_V01N0001
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0001
arc: JD2 H02E0201
arc: JLSR1 V00B0100
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ2
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 V02S0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C57:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02S0601
arc: JA0 S1_V02N0501
arc: JA1 H00R0000
arc: JA2 W1_H02E0501
arc: JA3 V02S0501
arc: JA4 V00T0000
arc: JC0 H02W0601
arc: JC1 N1_V02S0401
arc: JC2 H00L0000
arc: JC3 W1_H02E0401
arc: JC4 V02N0001
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0100
arc: JD6 V00B0000
arc: JD7 E1_H02W0001
arc: V00B0000 H02E0601
arc: V00T0000 H02E0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ6
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C58:CIB_EBR
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 N3_V06S0303
arc: H00L0000 H02E0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 H02W0701
arc: JA0 W1_H02E0701
arc: JA1 N1_V02S0501
arc: JA2 V02N0501
arc: JA3 V00B0000
arc: JA6 W1_H02E0501
arc: JA7 V00T0100
arc: JB1 H02E0301
arc: JB3 H00R0100
arc: JB5 W1_H02E0101
arc: JC0 H00L0000
arc: JC1 V02N0401
arc: JC2 W1_H02E0401
arc: JC3 H00L0100
arc: JCLK0 G_HPBX0100
arc: JD0 W1_H02E0201
arc: JD2 N1_V02S0201
arc: JD4 V02S0601
arc: JLSR1 V00T0000
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
arc: V00B0000 H02W0401
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C59:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: JA4 W1_H02E0701
arc: JA5 H02W0701
arc: JA6 V02S0301
arc: JA7 H02E0501
arc: JC0 W1_H02E0601
arc: JC1 W1_H02E0401
arc: JC4 H02W0601
arc: JC5 S1_V02N0001
arc: JC6 S1_V02N0201
arc: JC7 E1_H02W0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JA1MUX 0

.tile CIB_R34C5:CIB_EBR
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: JA5 N1_V01N0101
arc: JA7 V02N0301
arc: JC4 V02N0001
arc: JC6 V00T0100
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 V02S0501
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R34C60:CIB_EBR
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: JA0 H00R0000
arc: JA1 H00L0000
arc: JA2 V02N0501
arc: JA3 V00B0000
arc: JA6 H02E0501
arc: JA7 N1_V02S0301
arc: JB1 V02S0301
arc: JB3 W1_H02E0301
arc: JB5 H02E0101
arc: JB7 H02W0301
arc: JC0 V02S0401
arc: JC1 V02N0401
arc: JC2 H02W0401
arc: JC3 H00L0100
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0001
arc: JD2 H02W0001
arc: JD4 H02W0201
arc: JD6 N1_V02S0601
arc: JLSR1 V00B0100
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ5
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0101
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C61:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N3_V06S0203
arc: H00R0100 V02S0501
arc: JA0 H02E0501
arc: JA4 V02S0301
arc: JA5 H02E0701
arc: JA7 V02N0301
arc: JC0 V02N0401
arc: JC1 S1_V02N0601
arc: JC4 H02E0601
arc: JC5 V00T0000
arc: JC6 H02E0401
arc: JC7 V00T0100
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0100
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 W3_H06E0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JA1MUX 0

.tile CIB_R34C62:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02E0701
arc: JA1 V02N0501
arc: JA3 E1_H01E0001
arc: JA7 H02E0501
arc: JB3 N1_V02S0101
arc: JB5 W1_H02E0101
arc: JB7 S1_V02N0501
arc: JC0 H02E0401
arc: JC2 H00R0100
arc: JCLK0 G_HPBX0100
arc: JD2 S1_V02N0201
arc: JD4 V02S0401
arc: JD6 S1_V02N0601
arc: JLSR1 V00T0100
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00T0100 N1_V02S0501
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C63:CIB_EBR
arc: JA1 V02N0501
arc: JA5 V00T0000
arc: JA7 E1_H02W0501
arc: JB1 H02E0301
arc: JC0 H02E0401
arc: JC4 H02E0601
arc: JC6 V02N0201
arc: JD0 W1_H02E0001
arc: V00T0000 H02E0201
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C64:CIB_EBR
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF6
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C65:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 N1_V01S0000
arc: JA1 H02E0501
arc: JA3 V00T0000
arc: JC0 H02E0601
arc: JC2 V02N0401
arc: JCLK0 G_HPBX0100
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF2
arc: N3_V06N0303 JF5
arc: V00T0000 H02E0201
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF4
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C66:CIB_EBR
arc: JC0 E1_H02W0601
arc: JC1 H02E0401
arc: JC2 W1_H02E0401
arc: JC3 V02N0401
arc: JC4 H01E0001
arc: JC5 V02S0201
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R34C68:CIB_EBR
arc: W1_H02W0601 W3_H06E0303

.tile CIB_R34C6:CIB_EBR
arc: E1_H01E0101 JF4
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E3_H06E0203 N3_V06S0203
arc: JA1 H02E0701
arc: JA3 H02E0501
arc: JA7 V00T0100
arc: JB3 N1_V02S0301
arc: JB5 S1_V02N0501
arc: JB7 V02S0501
arc: JC0 W1_H02E0601
arc: JC2 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD2 S1_V02N0001
arc: JD4 V02N0601
arc: JD6 N1_V02S0601
arc: JLSR1 V00B0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 JF3
arc: N1_V02N0401 JF6
arc: N1_V02N0501 JF7
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 JF2
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 JF5
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 S1_V02N0101
arc: V00T0100 W1_H02E0301
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C7:CIB_EBR
arc: E1_H01E0001 JF1
arc: H01W0000 JF0
arc: JA5 V00T0000
arc: JA7 V02N0301
arc: JB1 H02E0101
arc: JC4 V02N0001
arc: JC6 W1_H02E0601
arc: JD0 H02E0001
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 JF0
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: V00T0000 W1_H02E0201
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R34C8:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF4
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N1_V02S0701
arc: JB5 V02S0701
arc: JB7 V02S0501
arc: JD4 V02S0601
arc: JD6 V02S0401
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 JF6
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 JF5
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R34C9:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: H00L0100 V02S0101
arc: H01W0000 JF3
arc: H01W0100 JF1
arc: JA1 H00L0100
arc: JA3 V02S0701
arc: JA7 S1_V02N0101
arc: JB1 H02E0301
arc: JB3 H02E0101
arc: JC0 V02N0401
arc: JC2 V02S0401
arc: JCLK0 G_HPBX0100
arc: JD0 V00B0100
arc: JD2 H02E0001
arc: JLSR1 H02E0501
arc: N1_V02N0201 JF2
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: V00B0100 H02E0701
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R35C89:CIB_LR
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R37C89:CIB_LR
arc: V01S0100 N3_V06S0303

.tile CIB_R38C1:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R38C89:CIB_LR
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100

.tile CIB_R3C1:CIB_LR
arc: S3_V06S0303 E3_H06W0303

.tile CIB_R40C89:CIB_LR
arc: JA0 N1_V02S0701
arc: S1_V02S0501 N1_V02S0501
arc: W3_H06W0303 JQ5
enum: CIB.JB0MUX 0

.tile CIB_R42C89:CIB_LR
arc: S1_V02S0501 N1_V02S0501

.tile CIB_R44C1:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R44C89:CIB_LR
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R46C10:CIB_DSP
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R46C11:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R46C12:CIB_DSP
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C13:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R46C14:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R46C15:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C16:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C17:CIB_DSP
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R46C19:CIB_DSP
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R46C23:CIB_DSP
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R46C24:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R46C25:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R46C27:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R46C28:CIB_DSP
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R46C29:CIB_DSP
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R46C30:CIB_DSP
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C31:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C32:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C33:CIB_DSP
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C35:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C41:CIB_DSP
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R46C42:CIB_DSP
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R46C43:CIB_DSP
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R46C44:CIB_DSP
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R46C4:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R46C5:CIB_DSP
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R46C6:CIB_DSP
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R46C7:CIB_DSP
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C8:CIB_DSP
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C9:CIB_DSP
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R50C1:CIB_LR
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R56C1:CIB_LR
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R58C10:CIB_EBR
arc: N3_V06N0203 H06W0203
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R58C11:CIB_EBR
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303

.tile CIB_R58C12:CIB_EBR
arc: E1_H02E0601 V01N0001
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R58C13:CIB_EBR
arc: H01W0000 JF6
arc: H01W0100 JF4
arc: JA1 V02S0501
arc: JA3 V02S0701
arc: JC0 H02E0601
arc: JC2 V02S0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 JF3
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R58C14:CIB_EBR
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: H01W0000 JF1
arc: JA1 V02S0701
arc: JA5 N1_V01S0100
arc: JA7 H00R0000
arc: JC0 H00R0100
arc: JC4 V00T0000
arc: JC6 V02S0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 JF0
arc: N1_V02N0401 JF4
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W3_H06W0303 JF6
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R58C15:CIB_EBR
arc: E3_H06E0103 JF1
arc: H00L0100 V02N0101
arc: JA1 H00L0100
arc: JA3 E1_H02W0701
arc: JC0 V02N0401
arc: JC2 E1_H02W0601
arc: JCLK0 G_HPBX0100
arc: N1_V02N0301 JF3
arc: N1_V02N0401 JF4
arc: N1_V02N0601 JF6
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R58C16:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: H00L0000 H02W0001
arc: H00R0000 H02W0401
arc: JA1 H00R0000
arc: JA5 H02W0501
arc: JA7 W1_H02E0501
arc: JC0 H00L0000
arc: JC4 W1_H02E0601
arc: JC6 V00T0100
arc: N1_V02N0201 JF0
arc: N1_V02N0301 JF1
arc: N1_V02N0401 JF6
arc: N1_V02N0501 JF7
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00T0100 H02W0101
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R58C17:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 E1_H02W0701
arc: H01W0000 JF3
arc: JB5 H02W0301
arc: JB7 V00B0100
arc: JD4 H00R0100
arc: JD6 V02S0601
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF6
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R58C18:CIB_EBR
arc: H00R0000 N1_V02S0601
arc: JA1 V02N0501
arc: JA3 N1_V02S0501
arc: JA7 H02W0501
arc: JB1 V00B0000
arc: JB3 W1_H02E0101
arc: JC0 V02N0401
arc: JC2 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0201
arc: JD2 H00R0000
arc: JLSR1 H02E0501
arc: N1_V02N0201 H06E0103
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: V00B0000 H02W0601
arc: W1_H02W0301 V06S0003
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R58C19:CIB_EBR
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 W1_H02E0701
arc: JC0 H00R0100
arc: JC1 H00L0100
arc: JC2 S1_V02N0601
arc: JC3 H00L0000
arc: JC4 V02S0201
arc: JC5 V02N0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V01S0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R58C22:CIB_EBR
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S1_V02N0701

.tile CIB_R58C23:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003

.tile CIB_R58C24:CIB_EBR
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 JQ3
arc: E3_H06E0203 JQ7
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: JA0 V02N0501
arc: JA1 N1_V02S0701
arc: JA2 V00B0000
arc: JA3 H02E0501
arc: JA5 W1_H02E0701
arc: JB3 H00R0000
arc: JB5 H02W0101
arc: JB7 W1_H02E0301
arc: JC0 H02W0601
arc: JC1 H02E0401
arc: JC2 S1_V02N0401
arc: JC3 H00L0100
arc: JC4 W1_H02E0401
arc: JCLK0 G_HPBX0100
arc: JD2 V02S0001
arc: JD4 H02W0001
arc: JD6 H02W0201
arc: JLSR1 V00B0100
arc: N1_V02N0201 JQ2
arc: N1_V02N0601 JQ6
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: V01S0000 N3_V06S0103
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R58C25:CIB_EBR
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 JQ2
arc: H00L0100 N1_V02S0101
arc: H01W0000 JQ7
arc: H01W0100 JQ3
arc: JA0 N1_V02S0501
arc: JA1 H00L0100
arc: JA4 N1_V02S0301
arc: JA5 H02E0501
arc: JA6 H02E0701
arc: JA7 V02N0301
arc: JB1 H02E0301
arc: JB3 W1_H02E0301
arc: JB5 V02S0501
arc: JB7 W1_H02E0101
arc: JC0 V02N0601
arc: JC1 H02E0401
arc: JC4 V00B0100
arc: JC5 V02S0001
arc: JC6 W1_H02E0601
arc: JC7 S1_V02N0001
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: JD0 V02N0001
arc: JD2 H02E0201
arc: JD4 S1_V02N0601
arc: JD6 W1_H02E0201
arc: N1_V02N0401 JQ6
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R58C26:CIB_EBR
arc: E3_H06E0003 JQ3
arc: E3_H06E0103 JQ1
arc: H00R0100 H02E0701
arc: JB1 H00R0100
arc: JB3 W1_H02E0101
arc: JD0 H02E0001
arc: JD2 W1_H02E0001
arc: N1_V02N0201 JQ0
arc: N3_V06N0103 JQ2
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R58C27:CIB_EBR
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 H06E0203

.tile CIB_R58C28:CIB_EBR
arc: N3_V06N0103 H06E0103

.tile CIB_R58C29:CIB_EBR
arc: N3_V06N0303 E3_H06W0303

.tile CIB_R58C30:CIB_EBR
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303

.tile CIB_R58C31:CIB_EBR
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303

.tile CIB_R58C32:CIB_EBR
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203

.tile CIB_R58C33:CIB_EBR
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303

.tile CIB_R58C35:CIB_EBR
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C36:CIB_EBR
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R58C37:CIB_EBR
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R58C38:CIB_EBR
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R58C40:CIB_EBR
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201

.tile CIB_R58C41:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000

.tile CIB_R58C42:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: H01W0000 JF3
arc: H01W0100 JQ3
arc: JA0 H02E0501
arc: JA1 H02W0701
arc: JA2 N1_V02S0701
arc: JA3 N1_V02S0501
arc: JA5 N1_V01S0100
arc: JB0 N1_V02S0301
arc: JB2 V02N0101
arc: JB3 W1_H02E0101
arc: JB5 H02E0301
arc: JB7 V00B0000
arc: JC2 H02W0601
arc: JC3 H02E0601
arc: JC4 N1_V02S0201
arc: JC6 N1_V02S0201
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0201
arc: JD1 V02S0201
arc: JD2 V02S0001
arc: JD3 N1_V02S0001
arc: JD4 W1_H02E0201
arc: JD6 V02S0401
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 JF1
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0000 V02N0001
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R58C43:CIB_EBR
arc: H00R0000 S1_V02N0601
arc: JA0 H02E0701
arc: JA4 H02E0501
arc: JA5 S1_V02N0301
arc: JA7 V02S0101
arc: JB1 W1_H02E0101
arc: JB3 H02E0301
arc: JB5 V02S0501
arc: JB7 S1_V02N0701
arc: JC1 V02N0601
arc: JC4 S1_V02N0201
arc: JC5 H02E0601
arc: JC6 W1_H02E0401
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0100
arc: JD0 N1_V02S0001
arc: JD2 H00R0000
arc: JD4 V00B0000
arc: JD6 H02W0001
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0000 V02S0001
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R58C44:CIB_EBR
arc: JB1 V00T0000
arc: JD0 V00T0100
arc: N3_V06N0003 JF0
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02N0001
arc: W3_H06W0103 JF1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R58C4:CIB_EBR
arc: E3_H06E0003 JF3
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: JA1 H00L0000
arc: JA3 H02W0701
arc: JA7 N1_V02S0101
arc: JB1 H00R0100
arc: JB3 H00R0000
arc: JB5 V02S0701
arc: JB7 V02S0501
arc: JC0 N1_V01N0001
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: JD0 V02N0001
arc: JD2 V02S0201
arc: JD4 H00L0100
arc: JD6 V02S0401
arc: JLSR1 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 JF0
arc: N1_V02N0201 JF2
arc: N1_V02N0401 JF4
arc: N1_V02N0601 JF6
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0000 N1_V02S0001
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R58C5:CIB_EBR
arc: JA5 V00B0000
arc: JA7 H02W0501
arc: JC4 V02N0001
arc: JC6 V00T0000
arc: V00B0000 V02N0201
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R58C6:CIB_EBR
arc: N3_V06N0103 E3_H06W0103
arc: W1_H02W0501 N3_V06S0303
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R58C7:CIB_EBR
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 E3_H06W0103

.tile CIB_R58C8:CIB_EBR
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 E3_H06W0303

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C89:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R62C1:CIB_LR
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R64C1:CIB_LR
arc: JA3 N1_V02S0701
enum: CIB.JB3MUX 0

.tile CIB_R68C1:CIB_LR
arc: S1_V02S0301 N3_V06S0003

.tile CIB_R6C1:CIB_LR
arc: E1_H02E0401 S1_V02N0401

.tile CIB_R70C10:CIB
arc: E1_H02E0701 N3_V06S0203

.tile CIB_R70C11:CIB
arc: E1_H02E0701 V06S0203
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0301
arc: N3_V06N0103 JF2

.tile CIB_R70C12:CIB
arc: H00R0100 W1_H02E0701
arc: JA0 H02E0701
arc: JCE0 H00R0100
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 V02S0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V06S0003
enum: CIB.JB0MUX 0

.tile CIB_R70C14:CIB
arc: E1_H02E0501 V06S0303

.tile CIB_R70C15:CIB
arc: JA0 H02E0501
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 V02S0201
enum: CIB.JB0MUX 0

.tile CIB_R70C16:CIB
arc: W1_H02W0101 N1_V01S0100

.tile CIB_R70C1:CIB_LR_S
arc: E1_H02E0301 N1_V02S0301

.tile CIB_R70C2:CIB_PLL2
arc: JB1 H02E0301
arc: JLSR0 V00B0000
arc: N3_V06N0103 JQ2
arc: V00B0000 N1_V02S0201
arc: PLLCSOUT_PLLREFCS CLK1_PLLREFCS

.tile CIB_R70C3:CIB_PLL3
arc: E1_H02E0101 N1_V02S0101
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C5:CIB
arc: JA4 V02S0301
arc: JB4 W1_H02E0101

.tile CIB_R70C69:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C70:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C71:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C72:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C73:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C74:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C75:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C76:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C77:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C78:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C79:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R70C80:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C87:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R7C1:CIB_LR
arc: E1_H02E0001 E3_H06W0003
arc: V01S0000 S3_V06N0103

.tile CIB_R8C1:CIB_LR
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0401 E3_H06W0203

.tile CIB_R9C1:CIB_LR
arc: E1_H02E0401 S1_V02N0401
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303

.tile MIB_R0C10:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C13:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C14:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C18:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C19:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C20:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C21:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C31:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C32:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C33:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C34:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C36:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C37:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C38:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C39:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C42:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C43:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C44:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C45:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C47:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C48:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C49:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C4:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C50:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C51:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C53:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C54:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C56:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C57:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C58:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C59:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C5:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C69:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C70:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C71:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C74:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C75:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C78:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C7:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C80:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C87:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R0C9:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R10C12:EBR_SPINE_UL1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C30:EBR_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C40:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0600
arc: G_ULPCLK1 G_HPFE0300

.tile MIB_R10C41:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0600
arc: G_URPCLK1 G_HPFE0300

.tile MIB_R10C50:EBR_SPINE_UR0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C77:EBR_SPINE_UR1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C90:BANKREF2
enum: BANK.VCCIO 3V3

.tile MIB_R11C0:PICL0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R12C0:PICL1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.SLEWRATE FAST
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.SLEWRATE FAST
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R13C0:PICL2
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICD.FF.REGSET SET
enum: IOLOGICD.FF.INREGMODE FF
enum: IOLOGICD.CEIMUX CEMUX
enum: IOLOGICD.OUTREG.REGSET SET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE ASYNC
enum: IOLOGICD.TSREG.REGSET SET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX LSRMUX
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: IOLOGICC.FF.REGSET SET
enum: IOLOGICC.FF.INREGMODE FF
enum: IOLOGICC.CEIMUX CEMUX
enum: IOLOGICC.OUTREG.REGSET SET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE ASYNC
enum: IOLOGICC.TSREG.REGSET SET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX LSRMUX
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG

.tile MIB_R17C0:PICL0_DQS2
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R18C0:PICL1_DQS3
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R1C10:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C11:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C12:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C13:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C14:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C15:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C16:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C18:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C19:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C20:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C21:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C31:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX 0
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR DISABLED
enum: IOLOGICA.MODE IDDRX1_ODDRX1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_ODDR IOLDO

.tile MIB_R1C32:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C33:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C34:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C36:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C37:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C38:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C39:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C42:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C43:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C44:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C45:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C47:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C48:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C49:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C4:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C50:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C51:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C53:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C54:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C56:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C57:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C58:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C59:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C5:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C69:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C70:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C71:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C74:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C75:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C78:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C7:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C80:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C9:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R20C90:PICR0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R21C90:PICR1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R22C90:MIB_CIB_LR_A
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R27C90:PICR1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R28C90:PICR2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R30C90:PICR1_DQS3
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP

.tile MIB_R31C90:PICR2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R32C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R33C0:PICL1
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R34C3:LMID_0
arc: G_LDCC3CLKI G_JLLCPLL0CLKOP
arc: G_LDCC6CLKI G_JLLCPLL0CLKOS

.tile MIB_R35C90:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R36C90:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R39C90:PICR1_DQS0
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R40C90:PICR2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R44C90:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R45C90:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R58C12:EBR_SPINE_LL1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R58C30:EBR_SPINE_LL0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R58C40:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0600
arc: G_LLPCLK1 G_HPFE0300

.tile MIB_R58C41:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0600
arc: G_LRPCLK1 G_HPFE0300

.tile MIB_R58C50:EBR_SPINE_LR0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R63C0:PICL1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R64C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R69C0:PICL1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R70C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R71C11:PICB0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX 0
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R71C12:PICB1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R71C15:PICB0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R71C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R71C2:PLL0_LL
arc: N1_REFCLK1 N1_JREFCLK1_3

.tile MIB_R71C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R71C4:EFB0_PICB0
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R71C7:EFB3_PICB1
enum: CCLK.MODE USRMCLK

.tile MIB_R71C89:BANKREF3
enum: BANK.VCCIO 3V3

.tile R11C10:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 E1_H02W0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 V01N0101
arc: A4 S1_V02N0101
arc: A5 V02S0301
arc: A6 H02E0701
arc: A7 W1_H02E0701
arc: B0 V02N0101
arc: B1 V01N0001
arc: B2 V02N0301
arc: B3 H00L0000
arc: B4 V02S0501
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V02N0201
arc: C5 S1_V02N0201
arc: C6 S1_V02N0201
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02E0001
arc: D2 V02S0001
arc: D3 V00T0100
arc: D4 V02N0601
arc: D5 H02E0201
arc: D6 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q0
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M4 V00B0000
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q1
arc: N3_V06N0203 F7
arc: S1_V02S0101 Q3
arc: S1_V02S0601 Q4
arc: S3_V06S0303 F5
arc: V01S0000 Q2
arc: V01S0100 F6
arc: W3_H06W0303 Q5
word: SLICED.K1.INIT 0001000100000101
word: SLICEC.K0.INIT 0101010000000100
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1110101011000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K1.INIT 1011001110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C11:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 H01E0001
arc: H00L0000 N1_V02S0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 H02W0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06S0303
arc: A0 V01N0101
arc: A1 N1_V02S0501
arc: A3 V00T0000
arc: A4 H02W0501
arc: A6 N1_V02S0301
arc: B0 H02E0301
arc: B1 V02N0101
arc: B3 S1_V02N0101
arc: B4 V02N0501
arc: B5 V02N0701
arc: B6 H01E0101
arc: C0 H00L0000
arc: C1 S1_V02N0601
arc: C3 H02W0401
arc: C4 N1_V02S0001
arc: C6 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D3 H02E0001
arc: D4 E1_H02W0201
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: E1_H01E0101 F5
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 W1_H02E0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: V00B0000 F6
arc: W1_H02W0501 F5
word: SLICEA.K1.INIT 1110101011000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 0001000100000101
word: SLICEC.K1.INIT 1111111111001100
word: SLICED.K0.INIT 0100100000010010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000010000100001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C12:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 S1_V02N0701
arc: A1 V01N0101
arc: A2 S1_V02N0701
arc: A3 V00B0000
arc: A5 V02N0101
arc: A6 V02S0301
arc: B0 V01N0001
arc: B1 N1_V02S0101
arc: B2 V02S0101
arc: B3 H02W0101
arc: B5 S1_V02N0701
arc: B6 V02S0501
arc: B7 V02N0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 S1_V02N0601
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 V02N0201
arc: D3 N1_V01S0000
arc: D5 H02W0001
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0001 Q2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0001000011010000
word: SLICEB.K1.INIT 0011000100100000
word: SLICED.K1.INIT 0000000000000011
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEC.K1.INIT 1111100010001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C13:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0701 H01E0101
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A1 H00L0100
arc: A2 F5
arc: A3 V02N0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 V02S0301
arc: A7 S1_V02N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 S1_V02N0101
arc: B4 W1_H02E0301
arc: B5 E1_H02W0101
arc: B6 F3
arc: B7 S1_V02N0501
arc: C0 V02N0601
arc: C1 H02E0401
arc: C2 H02W0601
arc: C3 H02W0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 H02W0601
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H02W0201
arc: D3 N1_V01S0000
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 E1_H02W0001
arc: D7 V02S0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0101 Q1
arc: S1_V02S0001 Q0
arc: W1_H02W0301 Q1
word: SLICED.K1.INIT 0100010101000000
word: SLICEB.K1.INIT 0010001100100000
word: SLICEC.K1.INIT 0100010101000000
word: SLICEC.K0.INIT 0101010000000100
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 0000111100001110
word: SLICED.K0.INIT 0000111100001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C14:PLC2
arc: E1_H02E0701 S3_V06N0203
arc: H00R0100 V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: A0 W1_H02E0701
arc: A4 V02S0301
arc: A5 V02N0101
arc: A6 E1_H01W0000
arc: B0 H02E0301
arc: B2 V02S0101
arc: B4 E1_H02W0301
arc: B5 V02N0701
arc: B6 S1_V02N0501
arc: C0 W1_H02E0401
arc: C4 V00B0100
arc: C5 V02N0001
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 W1_H02E0001
arc: D4 E1_H02W0001
arc: D5 H00R0100
arc: D6 W1_H02E0201
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: M0 V00T0000
arc: MUXCLK2 CLK0
arc: N3_V06N0303 Q5
arc: S3_V06S0003 F0
arc: V00T0000 F2
arc: V01S0100 Q5
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000001100000101
word: SLICEB.K0.INIT 0011001100000000
word: SLICEA.K0.INIT 1000101001000101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1111100010001000
word: SLICED.K0.INIT 0000000010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R11C15:PLC2
arc: E1_H02E0401 V01N0001
arc: E3_H06E0303 S3_V06N0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 S3_V06N0303
arc: A1 F5
arc: A3 S1_V02N0501
arc: A5 S1_V02N0301
arc: A6 V02N0101
arc: B0 H02W0101
arc: B1 Q1
arc: B3 V02N0101
arc: B5 V02N0701
arc: B6 V00T0000
arc: C0 H02W0401
arc: C3 V02S0601
arc: C5 N1_V02S0201
arc: C6 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D3 V02N0201
arc: D5 V02N0401
arc: D6 V02S0401
arc: E1_H01E0001 F6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 F3
arc: V01S0000 Q1
word: SLICEB.K1.INIT 0000010010001100
word: SLICED.K0.INIT 1100100001000000
word: SLICEA.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1101110101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R11C16:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0003 S3_V06N0003
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 H02W0401
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 S1_V02N0701
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0701
arc: A5 H02W0701
arc: A6 V02N0101
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B5 V02N0701
arc: B6 V02N0501
arc: C0 E1_H02W0601
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C5 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 V01N0001
arc: D6 V02N0601
arc: E1_H01E0001 F6
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
word: SLICEB.K0.INIT 1100000010100000
word: SLICEB.K1.INIT 1100111110101111
word: SLICEC.K1.INIT 0000000101010001
word: SLICED.K0.INIT 1101110110001000
word: SLICEA.K1.INIT 0000101000001100
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R11C17:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02N0201
arc: H00R0000 W1_H02E0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A2 V02S0701
arc: A3 H02E0701
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: A6 V02N0301
arc: A7 V02N0301
arc: B0 H02E0101
arc: B1 H02W0301
arc: B2 V02N0101
arc: B3 N1_V02S0101
arc: B4 H00R0000
arc: B5 H00R0000
arc: B7 V02N0701
arc: C0 E1_H02W0401
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V01N0101
arc: C7 S1_V02N0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 F2
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 S1_V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q3
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 Q6
word: SLICED.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1000100000001010
word: SLICED.K1.INIT 1110000001000000
word: SLICEA.K0.INIT 1110111111100000
word: SLICEC.K0.INIT 1010100000001000
word: SLICEC.K1.INIT 1111110101011101
word: SLICEA.K1.INIT 1100110000001111
word: SLICEB.K1.INIT 0000110001011100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C18:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: A0 H00R0000
arc: A1 F7
arc: A2 F5
arc: A3 V02N0701
arc: A4 F5
arc: A6 V02S0301
arc: B4 V02N0701
arc: B5 H01E0101
arc: B6 V02S0701
arc: B7 H01E0101
arc: C0 H00L0100
arc: C1 V02N0601
arc: C2 H02E0601
arc: C3 H02W0401
arc: C4 H02W0401
arc: C5 H02E0401
arc: C6 V02N0001
arc: C7 H02E0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 V00B0100
arc: D5 S1_V02N0601
arc: D6 W1_H02E0001
arc: D7 H00R0100
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0401 F6
arc: V00B0100 F7
arc: V01S0000 Q4
word: SLICED.K0.INIT 1100101000000000
word: SLICEA.K0.INIT 1010111100000101
word: SLICED.K1.INIT 1111110000001100
word: SLICEB.K1.INIT 0101010100000101
word: SLICEC.K1.INIT 0011000000111111
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 0001001100010011
word: SLICEB.K0.INIT 1111000001010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R11C19:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 V06S0103
arc: A0 V02N0501
arc: A1 S1_V02N0701
arc: A3 V01N0101
arc: A4 F5
arc: B0 V02N0301
arc: B1 V00B0000
arc: B2 E1_H02W0101
arc: B3 V01N0001
arc: B5 V02N0701
arc: B6 V02N0701
arc: C0 E1_H02W0401
arc: C1 H00R0100
arc: C2 F4
arc: C4 E1_H02W0401
arc: C5 V00B0100
arc: C6 H02W0601
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 F0
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0101 F3
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: V00T0100 F3
word: SLICEB.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1110000000100000
word: SLICEA.K1.INIT 1011101111110011
word: SLICEC.K0.INIT 0101000001011111
word: SLICEB.K0.INIT 1100111100000011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R11C20:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W1_H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 W1_H02E0701
arc: A4 H02W0501
arc: A5 V02N0101
arc: A6 H02W0501
arc: A7 F5
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 S1_V02N0501
arc: B6 V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 F4
arc: C3 N1_V02S0401
arc: C4 E1_H02W0401
arc: C5 W1_H02E0401
arc: C6 W1_H02E0401
arc: C7 H01E0001
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V01S0100
arc: D3 H01E0101
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0701 F7
arc: V00B0100 F5
arc: V01S0100 F7
word: SLICEA.K0.INIT 1011100000000000
word: SLICEA.K1.INIT 1011100011111111
word: SLICED.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0101010000010000
word: SLICEC.K0.INIT 0100010001010000
word: SLICEB.K0.INIT 1111101111001000
word: SLICEB.K1.INIT 0000001100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R11C21:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 V02S0201
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A1 F5
arc: A2 F7
arc: A3 F7
arc: A4 W1_H02E0501
arc: A6 W1_H02E0501
arc: B0 S1_V02N0101
arc: B4 E1_H02W0301
arc: B5 W1_H02E0101
arc: B6 E1_H02W0301
arc: B7 V00B0000
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 W1_H02E0601
arc: C3 H02E0601
arc: C4 W1_H02E0401
arc: C5 E1_H02W0401
arc: C6 W1_H02E0401
arc: C7 S1_V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: E1_H02E0401 F6
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: V01S0100 Q3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1110111011100010
word: SLICED.K1.INIT 0000001111001111
word: SLICEC.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 0000101000001111
word: SLICEB.K1.INIT 0000010100001111
word: SLICED.K0.INIT 0000111101110111
word: SLICEC.K0.INIT 0101010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C22:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0501
arc: A1 H01E0001
arc: A2 V02S0501
arc: A3 V02S0701
arc: A5 S1_V02N0101
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 N1_V02S0101
arc: B1 S1_V02N0101
arc: B2 V02S0101
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 V02N0501
arc: B7 H01E0101
arc: C0 H00L0100
arc: C1 S1_V02N0601
arc: C2 H00L0000
arc: C3 V02N0401
arc: C4 S1_V02N0201
arc: C5 V00B0100
arc: C6 W1_H02E0401
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 W1_H02E0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 V00B0000
arc: D6 H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M2 V00T0100
arc: M4 H02E0401
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F1
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q2
arc: N1_V02N0701 Q5
arc: V01S0100 Q0
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0110011000100000
word: SLICEC.K0.INIT 0000001100000011
word: SLICEC.K1.INIT 1111101100110011
word: SLICED.K0.INIT 0001001111011111
word: SLICEA.K1.INIT 0001001111011111
word: SLICED.K1.INIT 0010011101110111
word: SLICEB.K1.INIT 0010001000110000
word: SLICEB.K0.INIT 0000101000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C23:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0101
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A3 V02N0701
arc: A5 S1_V02N0301
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B0 H02E0101
arc: B3 H02E0101
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 E1_H02W0601
arc: C1 V02N0401
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 V00T0100
arc: C6 H02W0401
arc: C7 E1_H02W0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 V02S0401
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0601 F4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR1 H02E0501
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q1
arc: V00B0000 F6
arc: V01S0100 Q1
word: SLICEA.K1.INIT 1111111111110000
word: SLICED.K1.INIT 0001001111011111
word: SLICED.K0.INIT 0001001111011111
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 1110000011111111
word: SLICEA.K0.INIT 0001110100111111
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1110111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C24:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A1 V01N0101
arc: B1 H02E0301
arc: C0 V02N0401
arc: C1 H00L0100
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: E1_H01E0001 F0
arc: E1_H02E0301 Q3
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: M0 W1_H02E0601
arc: M3 H00L0000
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: S3_V06S0003 Q3
arc: V01S0000 Q3
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0000010100000101
word: SLICEA.K1.INIT 1111110101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C25:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E1_H01W0100
arc: A1 N1_V02S0701
arc: A3 H00L0100
arc: A5 V00T0100
arc: A7 V00T0100
arc: B1 W1_H02E0301
arc: B3 H02E0101
arc: B5 N1_V02S0701
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 V02N0601
arc: C3 H00R0100
arc: C4 H02E0401
arc: C5 V00T0000
arc: C7 S1_V02N0201
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 H02E0201
arc: D5 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0201 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M4 H02W0401
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: V00B0100 F7
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0011010100111111
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1010111110001111
word: SLICEB.K1.INIT 0000111101110111
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1100111110001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C26:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0001
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0003 E3_H06W0303
arc: A0 F5
arc: A2 H02W0701
arc: A3 E1_H02W0501
arc: A4 E1_H01W0000
arc: A5 H02W0501
arc: B0 F3
arc: B3 H00L0000
arc: B4 H02E0301
arc: B5 E1_H02W0301
arc: C0 V02N0601
arc: C2 N1_V01S0100
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 V00T0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 H02W0001
arc: D5 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: H01W0100 Q0
arc: M0 V00B0000
arc: M3 H02W0201
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q3
arc: V00T0000 F2
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000111101010101
word: SLICEB.K1.INIT 1010100000100000
word: SLICEC.K0.INIT 1000101010000000
word: SLICEC.K1.INIT 1000101000000010
word: SLICEA.K0.INIT 0000000000010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C27:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N3_V06S0103
arc: A0 H00L0100
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A4 V02N0101
arc: A5 F7
arc: A7 H02W0501
arc: B0 V02N0101
arc: B1 Q1
arc: B2 F3
arc: B3 E1_H01W0100
arc: B5 H00L0000
arc: B7 S1_V02N0701
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 N1_V01N0001
arc: C4 Q4
arc: C5 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 Q2
arc: D3 V00T0100
arc: D4 H02E0001
arc: D5 E1_H01W0100
arc: D7 N1_V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0701 F5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 H02E0401
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q6
arc: S1_V02S0301 F3
arc: V00B0000 F4
arc: V01S0100 Q6
word: SLICED.K1.INIT 1010100000100000
word: SLICEB.K0.INIT 1100010010000000
word: SLICEA.K0.INIT 1111000111111101
word: SLICEA.K1.INIT 0000000100001011
word: SLICEC.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 0000000000110011
word: SLICEC.K1.INIT 0001000000010001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C28:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: A0 V02S0701
arc: A1 E1_H02W0701
arc: A3 N1_V02S0701
arc: A4 V02N0101
arc: B0 V02N0101
arc: B1 V02S0101
arc: B3 N1_V02S0101
arc: B4 S1_V02N0501
arc: C0 V02N0401
arc: C1 H02E0601
arc: C3 H00L0000
arc: C4 H02W0401
arc: C5 V00T0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02W0001
arc: D3 E1_H02W0001
arc: D4 S1_V02N0401
arc: D5 H00L0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: M5 H00R0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V02N0001 F0
arc: N1_V02N0601 F4
arc: N3_V06N0203 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 Q3
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F5
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1000101011001111
word: SLICEA.K0.INIT 1010111100100011
word: SLICEB.K1.INIT 1000000011011111
word: SLICEA.K1.INIT 1000110100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C29:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02W0701
arc: A1 F5
arc: A2 V02S0701
arc: A3 F7
arc: A4 V02N0301
arc: A5 V00T0000
arc: A6 N1_V02S0301
arc: A7 Q7
arc: B0 H02W0301
arc: B1 F3
arc: B3 H02E0301
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 W1_H02E0101
arc: C0 N1_V01N0001
arc: C1 F4
arc: C2 E1_H02W0601
arc: C3 H00L0000
arc: C4 H01E0001
arc: C5 V02N0001
arc: C6 Q6
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 N1_V02S0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V00T0100
arc: D3 H02W0201
arc: D4 W1_H02E0201
arc: D5 H02E0201
arc: D6 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0501 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: M3 H00L0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0103 F2
arc: S1_V02S0101 F1
arc: V01S0100 F0
arc: W1_H02W0201 Q0
arc: W1_H02W0601 Q6
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1011100000000000
word: SLICED.K1.INIT 0000010111110101
word: SLICEC.K0.INIT 1110000000100000
word: SLICEC.K1.INIT 1110001000000000
word: SLICEB.K1.INIT 1100010000000100
word: SLICEA.K1.INIT 0000000100000000
word: SLICEB.K0.INIT 1010000010100000
word: SLICEA.K0.INIT 1000000011011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C2:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 V01N0101
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 E1_H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0501
arc: A5 E1_H02W0501
arc: A7 F5
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 H02W0601
arc: C7 E1_H02W0401
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: D4 E1_H01W0100
arc: D5 V01N0001
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N3_V06N0203 Q7
arc: S1_V02S0501 Q7
arc: V01S0000 Q4
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 1111010101010101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R11C30:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0100 S1_V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 W1_H02E0501
arc: A7 F5
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 V02S0101
arc: B3 N1_V02S0301
arc: B4 H02W0101
arc: B5 V02N0701
arc: B7 F3
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 V02N0401
arc: C3 V02S0601
arc: C4 V00B0100
arc: C5 V02N0001
arc: C7 F4
arc: CE0 N1_V02S0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 H02W0201
arc: D3 V02N0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 S1_V02N0601
arc: D7 F2
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F7
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F6
arc: N3_V06N0203 Q4
arc: S1_V02S0201 F0
arc: S3_V06S0203 Q4
word: SLICEA.K0.INIT 0011000000100010
word: SLICEA.K1.INIT 1111110011101110
word: SLICEC.K1.INIT 1100111101000101
word: SLICEB.K1.INIT 1111001101010001
word: SLICEB.K0.INIT 1000110010101111
word: SLICEC.K0.INIT 1000101011001111
word: SLICED.K0.INIT 0000000010101010
word: SLICED.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C31:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A1 H01E0001
arc: A2 H02E0701
arc: A5 V00T0100
arc: A6 W1_H02E0501
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 V02S0301
arc: B3 Q3
arc: B5 S1_V02N0701
arc: B6 H02E0101
arc: B7 E1_H02W0101
arc: C1 E1_H02W0401
arc: C2 W1_H02E0601
arc: C3 W1_H02E0401
arc: C4 V00T0100
arc: C5 V02N0201
arc: C6 E1_H02W0401
arc: C7 V02S0201
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 H02E0001
arc: D4 S1_V02N0401
arc: D5 W1_H02E0201
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q2
arc: E1_H02E0001 F0
arc: E1_H02E0501 F7
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q2
arc: M0 V00B0000
arc: M1 H00L0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F2
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V01S0100 F6
word: SLICEB.K1.INIT 1111110000001100
word: SLICED.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000110100000001
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 0000101000001000
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1011101110110011
word: SLICEB.K0.INIT 1000110100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C32:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 H02E0701
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0000
arc: A1 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 V00T0100
arc: A5 W1_H02E0501
arc: A6 H02W0701
arc: B0 V02N0101
arc: B1 H02W0301
arc: B3 H02W0301
arc: B4 W1_H02E0301
arc: B5 V02N0701
arc: B6 V00B0000
arc: C0 W1_H02E0601
arc: C1 V02S0601
arc: C3 H00R0100
arc: C4 E1_H02W0601
arc: C5 F4
arc: C6 V00T0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 N1_V02S0201
arc: D3 V02N0201
arc: D4 H02W0001
arc: D5 E1_H02W0201
arc: D6 E1_H02W0001
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 F6
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F3
arc: S1_V02S0101 F3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q6
arc: S3_V06S0003 Q3
arc: V00T0000 F0
arc: V01S0100 Q6
word: SLICEC.K0.INIT 0000100000001101
word: SLICEC.K1.INIT 1110000011101110
word: SLICEA.K0.INIT 1101110100001101
word: SLICED.K0.INIT 1001000000000000
word: SLICEA.K1.INIT 1000000011110111
word: SLICEB.K1.INIT 1000000011110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C33:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02W0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A5 V02S0301
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 V02N0301
arc: B3 E1_H02W0101
arc: B5 E1_H02W0301
arc: C0 H00L0100
arc: C1 H02W0401
arc: C3 N1_V01S0100
arc: C5 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: D5 N1_V02S0401
arc: E1_H01E0001 Q5
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: M0 V00T0100
arc: M1 H00L0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0101 Q3
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q3
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0100000001000101
word: SLICEA.K1.INIT 1110101011101111
word: SLICEB.K0.INIT 1101110110001000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 1000101100001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C34:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A1 F5
arc: A2 E1_H02W0701
arc: A3 E1_H02W0501
arc: A4 V02S0301
arc: A5 V02N0101
arc: A7 H02E0701
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 N1_V02S0701
arc: B5 V02S0501
arc: B6 V00T0000
arc: B7 V02N0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 H02E0401
arc: C5 W1_H02E0601
arc: C6 V01N0101
arc: C7 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H00L0100
arc: D5 V02N0401
arc: D6 H01W0000
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q4
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F6
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q3
arc: S1_V02S0401 F4
arc: S3_V06S0103 Q1
arc: V01S0000 Q4
arc: V01S0100 F2
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 0001001100000000
word: SLICEA.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 1010000011000000
word: SLICEA.K1.INIT 1111110010101000
word: SLICED.K0.INIT 1111000011000000
word: SLICEB.K0.INIT 0000000011000101
word: SLICEB.K1.INIT 1111111111000101
word: SLICEC.K0.INIT 1010001100110011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C35:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0100 W1_H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: A1 V02N0701
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 V02N0301
arc: B1 H01W0100
arc: B2 H02W0101
arc: B3 Q3
arc: B4 V02N0501
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 N1_V02S0001
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: C7 S1_V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 F2
arc: E1_H01E0101 Q3
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F2
arc: N3_V06N0303 F6
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
arc: V01S0100 F7
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111110010101000
word: SLICED.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000111111110000
word: SLICEC.K0.INIT 0101010101010100
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1100101000000000
word: SLICEB.K1.INIT 1100101011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C36:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0301
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02N0501
arc: A1 V02N0501
arc: A4 V02S0301
arc: A5 V02S0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B3 Q3
arc: B4 F3
arc: B5 F3
arc: C0 H00L0100
arc: C1 H00L0100
arc: C3 S1_V02N0401
arc: C4 N1_V02S0001
arc: C5 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q3
arc: H01W0100 F4
arc: M0 V00B0100
arc: M3 H00L0000
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F0
word: SLICEC.K0.INIT 1010000010101100
word: SLICEC.K1.INIT 1010111110101100
word: SLICEB.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 0000111111101110
word: SLICEA.K1.INIT 0000111101000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C37:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02N0701
arc: A0 F7
arc: A1 F7
arc: A6 V02S0101
arc: A7 E1_H02W0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C6 N1_V02S0001
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D6 V00B0000
arc: D7 H02W0001
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: W1_H02W0001 F0
word: SLICED.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 1100111000000010
word: SLICEA.K1.INIT 1111111000110010
word: SLICED.K0.INIT 1111101001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C38:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: A0 H00L0000
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: B0 V00B0000
arc: B1 V01N0001
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: C0 H00R0100
arc: C2 V02N0601
arc: C3 V02N0601
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 H00R0000
arc: D3 H00R0000
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M2 V00T0100
arc: N1_V02N0201 F2
word: SLICEB.K0.INIT 0000110100001000
word: SLICEB.K1.INIT 1111110111111000
word: SLICEA.K0.INIT 0000000011111110
word: SLICEA.K1.INIT 0011001100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R11C39:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: A3 V02N0501
arc: A4 V00T0000
arc: A5 V00T0000
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: C2 H02E0601
arc: C3 W1_H02E0401
arc: C4 H02E0401
arc: C5 H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 V01N0001
arc: D5 V01N0001
arc: E1_H02E0301 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F3
arc: V00T0000 F2
arc: V00T0100 F3
arc: V01S0000 F4
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000101100001010
word: SLICEC.K1.INIT 0000111100001010
word: SLICEB.K1.INIT 1000111100000111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C3:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: V00B0000 S1_V02N0001
arc: V00T0100 S1_V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02W0701
arc: A1 S1_V02N0501
arc: A2 V02N0701
arc: A3 W1_H02E0501
arc: A4 V00T0100
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 S1_V02N0501
arc: B7 E1_H02W0301
arc: C0 H00R0100
arc: C1 H02E0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02N0001
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H02E0001
arc: D2 H02W0201
arc: D3 N1_V02S0201
arc: D4 V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0001 F2
arc: W1_H02W0301 F3
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K0.INIT 0010001011100010
word: SLICEB.K1.INIT 0010001011100010
word: SLICED.K1.INIT 0010111000100010
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C40:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 H02E0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 V01N0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A6 N1_V01N0101
arc: A7 H02W0501
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B6 H02W0101
arc: B7 V01S0000
arc: C2 H02E0401
arc: C3 H02E0401
arc: C6 V02N0001
arc: C7 V02N0001
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W3_H06W0003 Q3
word: SLICEB.K0.INIT 1100110111111101
word: SLICEB.K1.INIT 0000000100110001
word: SLICED.K0.INIT 1111010111110011
word: SLICED.K1.INIT 0000001100000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C41:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 H06E0303
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02W0701
arc: A5 S1_V02N0301
arc: B0 V00T0000
arc: B5 N1_V02S0701
arc: C0 N1_V01N0001
arc: C5 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D5 W1_H02E0201
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1101111101011111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C42:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06S0303
arc: A4 N1_V02S0101
arc: A6 H00L0000
arc: A7 Q7
arc: B2 H02W0101
arc: B4 E1_H02W0301
arc: B6 E1_H02W0301
arc: B7 V01S0000
arc: C2 E1_H01W0000
arc: C4 V00B0100
arc: C6 E1_H02W0401
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 V01S0100
arc: D4 H02W0001
arc: D6 E1_H01W0100
arc: D7 V02S0601
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F2
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M1 H00R0100
arc: M4 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F6
arc: N3_V06N0203 Q7
arc: V01S0000 Q1
arc: V01S0100 F4
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1000110010101111
word: SLICEB.K0.INIT 1100001100000000
word: SLICED.K0.INIT 1011101100001011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C43:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V01N0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: W1_H02W0501 W3_H06E0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 N1_V02S0101
arc: A5 H02E0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 H02E0301
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 V02S0001
arc: C5 V02N0001
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK1 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 E1_H02W0201
arc: D5 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q3
arc: N3_V06N0003 Q3
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0201 Q0
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C44:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001
arc: W3_H06W0103 N3_V06S0103
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 H02E0701
arc: A5 H02W0701
arc: A6 H02E0501
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 V00B0100
arc: B6 V01S0000
arc: B7 V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 H02W0201
arc: D5 E1_H02W0001
arc: D6 H00L0100
arc: D7 W1_H02E0001
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F6
word: SLICED.K1.INIT 0011001100000000
word: SLICED.K0.INIT 1010001010000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C45:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: V00T0000 H02E0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: A7 V02N0101
arc: B7 H02E0101
arc: C0 V02S0601
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C7 H02E0401
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 Q2
arc: D4 V02N0401
arc: D5 V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q0
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0701 F7
arc: W1_H02W0201 Q2
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 1011000010000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R11C46:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: W1_H02W0001 H01E0001
arc: A0 V02N0501
arc: A3 E1_H02W0701
arc: B0 E1_H02W0101
arc: C0 V02N0601
arc: C3 H02E0401
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D3 V01S0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000111000001111
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R11C47:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H02W0501
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 N1_V02S0501
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 H02W0501
arc: A5 W1_H02E0701
arc: A6 H00R0000
arc: A7 N1_V02S0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 V00B0100
arc: B5 H01E0101
arc: B6 V00B0000
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 S1_V02N0001
arc: C5 V00T0100
arc: C6 H02W0601
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 H02E0001
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: V01S0000 Q1
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 1000100011000000
word: SLICED.K0.INIT 1101000010000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C48:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 H02E0201
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: A0 H02W0701
arc: A2 V02N0501
arc: A4 V02N0101
arc: A6 N1_V01N0101
arc: B0 H02W0101
arc: B2 H00L0000
arc: B4 H00L0000
arc: B6 H02E0101
arc: C0 V02S0401
arc: C2 V02S0401
arc: C4 V00T0000
arc: C6 Q6
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 E1_H02W0201
arc: D4 E1_H01W0100
arc: D6 V02S0601
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F2
arc: LSR0 H02E0301
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: M4 H02W0401
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0401 F4
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0011111101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001111111011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0100111101111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1001000000001001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C49:PLC2
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 E1_H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V01N0101
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 H02E0701
arc: A3 V02S0701
arc: A4 V02S0101
arc: A5 E1_H02W0501
arc: A6 H00L0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V02N0701
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0100
arc: C5 V00B0100
arc: C6 H02E0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK1 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 H02E0001
arc: D6 W1_H02E0201
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H01W0000 F6
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 H02E0301
arc: M6 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q1
word: SLICED.K0.INIT 0011111101011111
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C4:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06N0203
arc: H00L0100 V02N0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00T0000 V02S0601
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E3_H06W0203
arc: A0 V02N0701
arc: A5 Q5
arc: A6 N1_V02S0101
arc: A7 V02N0101
arc: B0 V02N0301
arc: B2 N1_V02S0101
arc: B3 S1_V02N0101
arc: B4 V02S0701
arc: B7 V02N0701
arc: C0 E1_H02W0601
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 S1_V02N0001
arc: C5 H01E0001
arc: C6 Q6
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 H02W0201
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H02E0201
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0301 Q1
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V00B0100 F7
arc: V01S0000 F3
arc: V01S0100 Q5
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0000000010111000
word: SLICEA.K0.INIT 0011101101111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 1010111100001111
word: SLICED.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1111110000001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R11C50:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: H00R0000 H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V06S0203
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V02S0301
arc: A5 H02W0501
arc: A6 N1_V01S0100
arc: A7 N1_V01S0100
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V02S0501
arc: B5 E1_H02W0301
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 N1_V02S0201
arc: C5 V00B0100
arc: C6 V02N0001
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 V00B0000
arc: D6 E1_H01W0100
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q1
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 V00T0100
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: V00T0000 Q2
arc: V01S0000 Q0
word: SLICED.K0.INIT 1010100000100000
word: SLICED.K1.INIT 1010100000100000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R11C51:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V02N0701
arc: H00R0000 V02S0601
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 W1_H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V00T0100
arc: A5 E1_H01W0000
arc: A6 H02E0701
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 H00R0000
arc: B6 W1_H02E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 N1_V02S0201
arc: C5 V02N0201
arc: C6 E1_H02W0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V02S0401
arc: D5 V00B0000
arc: D6 V01N0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 W1_H02E0501
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F3
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: W1_H02W0201 Q2
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0101011111110111
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C52:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 V00T0100
arc: A7 V02N0301
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V02N0701
arc: B5 N1_V02S0701
arc: B6 V02N0701
arc: B7 H02E0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H02W0401
arc: C5 W1_H02E0401
arc: C6 Q6
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE3 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 H00L0100
arc: D7 F2
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: N1_V02N0101 Q1
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0011110011110000
word: SLICED.K1.INIT 1000000000100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R11C53:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H01E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: A7 N1_V01S0100
arc: B7 H02E0101
arc: C7 H02E0601
arc: D7 H02E0201
arc: F7 F7_SLICE
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1010100000100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C54:PLC2
arc: H00R0000 H02E0601
arc: N1_V02N0001 H06E0003
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: C0 H00L0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 1111000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R11C56:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0701 H06E0203

.tile R11C5:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: A1 F5
arc: A2 V02S0701
arc: A3 S1_V02N0501
arc: A4 V00T0000
arc: A5 E1_H01W0000
arc: A7 V02N0101
arc: B0 N1_V02S0101
arc: B1 W1_H02E0301
arc: B3 V02S0301
arc: B4 E1_H02W0101
arc: B5 H02E0101
arc: B6 F3
arc: B7 H02W0101
arc: C1 E1_H02W0401
arc: C3 W1_H02E0601
arc: C4 V02N0201
arc: C5 N1_V02S0201
arc: C6 Q6
arc: C7 V00T0100
arc: CE0 V02S0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H00R0000
arc: D2 V02N0001
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F0
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: N3_V06N0303 Q6
arc: S1_V02S0001 Q2
arc: S1_V02S0601 Q6
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W1_H02W0001 F2
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 0010111100000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1111001100110011
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R11C61:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R11C62:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R11C64:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R11C65:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R11C6:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 V02S0101
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E3_H06W0203
arc: A1 E1_H01E0001
arc: A2 V01N0101
arc: A3 V02S0701
arc: A4 V02N0101
arc: A5 H02W0501
arc: A6 V02N0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 V02N0101
arc: B3 H00L0000
arc: B4 S1_V02N0701
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: B7 W1_H02E0301
arc: C1 V02N0401
arc: C2 H00L0100
arc: C3 W1_H02E0401
arc: C4 V02S0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 N1_V01S0000
arc: D3 N1_V02S0001
arc: D4 H00R0100
arc: D5 H02W0201
arc: D6 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q4
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: S3_V06S0203 F7
word: SLICEA.K1.INIT 0000001000001010
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0011001111111111
word: SLICED.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEC.K0.INIT 1110101011000000
word: SLICEC.K1.INIT 1111100010001000
word: SLICED.K0.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C7:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02N0501
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 E1_H02W0701
arc: A1 E1_H01E0001
arc: A4 V02N0301
arc: A5 V00T0000
arc: A7 F5
arc: B0 W1_H02E0301
arc: B1 V00T0000
arc: B4 V00B0100
arc: B5 E1_H02W0101
arc: B7 V02N0701
arc: C1 V02N0601
arc: C2 V02S0601
arc: C4 H02W0601
arc: C5 W1_H02E0401
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H02W0201
arc: D2 V01S0100
arc: D4 N1_V02S0601
arc: D5 S1_V02N0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: W1_H02W0501 Q5
word: SLICED.K1.INIT 0000001000001010
word: SLICEC.K1.INIT 0101000111110011
word: SLICEA.K0.INIT 0011001100000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0010101000111111
word: SLICEC.K0.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C8:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 W1_H02E0001
arc: H00R0100 W1_H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0501
arc: A1 H00L0000
arc: A2 V00B0000
arc: B0 N1_V02S0101
arc: B1 H00R0100
arc: B2 H00R0100
arc: C0 H02E0601
arc: C1 W1_H02E0401
arc: C2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 H02E0001
arc: D2 W1_H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1111100010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C9:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02E0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 F5
arc: A4 H02E0501
arc: A5 V02N0301
arc: A7 S1_V02N0301
arc: B0 V01N0001
arc: B1 H02W0101
arc: B4 H02W0101
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 H02W0101
arc: C0 H00R0100
arc: C1 H02E0401
arc: C4 H02E0601
arc: C5 W1_H02E0401
arc: C6 S1_V02N0201
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D4 V02N0401
arc: D5 V02S0401
arc: D6 H02W0201
arc: D7 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0401 F4
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1100110000001100
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 0010001110101111
word: SLICED.K1.INIT 0010101000111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R12C10:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A2 V00T0000
arc: A3 H01E0001
arc: A4 V02S0101
arc: A6 H02W0501
arc: B0 E1_H02W0301
arc: B5 N1_V02S0701
arc: B7 H02E0101
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 H02W0601
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: V01S0000 F6
arc: V01S0100 Q2
arc: W1_H02W0101 F3
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C11:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V02S0701
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02E0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V02N0101
arc: B0 V02N0301
arc: B1 V01N0001
arc: B2 V02S0301
arc: B6 V02S0501
arc: B7 V02N0701
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H00R0000
arc: M2 H02E0601
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q1
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q2
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: V01S0000 Q5
arc: V01S0100 F7
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C12:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: V00B0000 V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A4 S1_V02N0101
arc: A5 N1_V01S0100
arc: B0 V00B0000
arc: B1 V02N0101
arc: B2 V02S0301
arc: B3 V01N0001
arc: B6 N1_V01S0000
arc: B7 H02E0301
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N3_V06N0203 Q7
arc: S1_V02S0301 F3
arc: V01S0000 F4
arc: V01S0100 F1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C13:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 V02S0001
arc: W1_H02W0001 V02N0001
arc: A2 V00B0000
arc: A4 H02W0501
arc: A5 S1_V02N0301
arc: B0 N1_V02S0101
arc: B1 E1_H01W0100
arc: B3 V02S0101
arc: B6 H02W0301
arc: B7 N1_V02S0501
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: V01S0100 F2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C14:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 V06S0203
arc: H00R0100 H02E0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A3 F5
arc: A4 V00T0100
arc: A5 V02N0101
arc: A7 E1_H01W0000
arc: B3 V02S0301
arc: B4 S1_V02N0701
arc: B5 W1_H02E0301
arc: B7 E1_H02W0301
arc: C3 H02W0601
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: C7 V02N0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D3 S1_V02N0001
arc: D4 V01N0001
arc: D5 N1_V02S0401
arc: D7 V02N0601
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: M2 V00B0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q4
arc: S1_V02S0201 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000000000100000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 1000001001000001
word: SLICED.K1.INIT 1000001001000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C15:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S1_V02N0201
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 F5
arc: A5 S1_V02N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B4 H02E0301
arc: C0 H00R0100
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: C4 V00T0100
arc: C5 S1_V02N0201
arc: D0 F2
arc: D1 F2
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 F2
arc: D5 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F2
word: SLICEB.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1110000000100000
word: SLICEA.K1.INIT 1110111100101111
word: SLICEC.K0.INIT 0000111000000010
word: SLICEB.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R12C16:PLC2
arc: E1_H02E0601 H01E0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 H02W0101
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A3 V01N0101
arc: A4 V02N0101
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: A7 H02E0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 F3
arc: B4 W1_H02E0301
arc: B6 S1_V02N0701
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 F4
arc: C3 E1_H01W0000
arc: C5 H02W0601
arc: C6 S1_V02N0201
arc: C7 V01N0101
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 H00R0000
arc: D3 W1_H02E0001
arc: D4 F0
arc: D5 S1_V02N0601
arc: D6 V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: V01S0100 Q3
word: SLICED.K0.INIT 0000000001111111
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1010101110111011
word: SLICEA.K1.INIT 0000000100010001
word: SLICEC.K0.INIT 0010001011101110
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1010101011110000
word: SLICED.K1.INIT 1010101011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R12C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H06W0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0501
arc: A1 V02N0701
arc: A2 F5
arc: A3 F5
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 F5
arc: B0 H00R0100
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 V02N0501
arc: B5 S1_V02N0701
arc: B7 V02S0701
arc: C0 W1_H02E0401
arc: C1 E1_H02W0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 V00T0100
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 W1_H02E0201
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 S1_V02N0401
arc: D5 W1_H02E0201
arc: D6 V01N0001
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F1
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: V01S0000 Q0
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1100100000001000
word: SLICEA.K0.INIT 1111110110101000
word: SLICEB.K0.INIT 1111101111111000
word: SLICEB.K1.INIT 0000101100001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A1 E1_H02W0701
arc: A3 V02N0701
arc: A4 V00T0000
arc: A5 H02W0701
arc: A6 E1_H02W0501
arc: A7 H02E0701
arc: B0 F3
arc: B2 F3
arc: B6 V02N0501
arc: B7 V00B0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 W1_H02E0601
arc: C3 W1_H02E0401
arc: C4 H02W0401
arc: C5 H02W0601
arc: C6 H02E0401
arc: C7 V01N0101
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 W1_H02E0001
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 S1_V02N0401
arc: D5 V02N0401
arc: D6 V01N0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0401 F4
word: SLICEC.K1.INIT 1111010110100000
word: SLICEB.K1.INIT 0000101001011111
word: SLICEA.K0.INIT 0000000000111111
word: SLICEC.K0.INIT 1111101000001010
word: SLICED.K0.INIT 1110000001000000
word: SLICED.K1.INIT 1010100000100000
word: SLICEB.K0.INIT 1111000000110011
word: SLICEA.K1.INIT 0101010100000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R12C19:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 E1_H01W0100
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 V02S0401
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02N0501
arc: A3 H02E0501
arc: A4 H02E0501
arc: A5 H02W0501
arc: A6 V02N0101
arc: A7 E1_H02W0501
arc: B0 E1_H01W0100
arc: B1 V00T0000
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 S1_V02N0701
arc: C0 W1_H02E0401
arc: C1 H02W0601
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: D0 F2
arc: D1 F2
arc: D2 S1_V02N0201
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 H02E0001
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F6
arc: N1_V01N0101 F3
arc: N1_V02N0701 F7
arc: V00B0000 F4
arc: V00B0100 F5
word: SLICEC.K0.INIT 1011101110001000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1011000010000000
word: SLICEA.K1.INIT 1011111110110011
word: SLICED.K1.INIT 1111010110100000
word: SLICEB.K1.INIT 1100101011001010
word: SLICED.K0.INIT 1111101000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R12C20:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V01S0000
arc: V00B0100 V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 F5
arc: A1 F5
arc: A3 F5
arc: A5 H02E0701
arc: A6 H02E0701
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V02N0101
arc: B4 H00R0000
arc: B6 V02S0501
arc: C0 V02N0401
arc: C1 V02S0401
arc: C2 F4
arc: C3 V02S0401
arc: C4 V02N0001
arc: C5 H02E0601
arc: C6 V02N0201
arc: CE1 V02S0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 H02E0201
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: M0 V00B0000
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0101 F3
arc: V00B0000 F4
arc: V01S0000 Q2
word: SLICEC.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 0000110000111111
word: SLICEB.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1100111110101111
word: SLICEA.K1.INIT 1100101000000000
word: SLICED.K0.INIT 0011000100100000
word: SLICEB.K0.INIT 0000000000111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R12C21:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06W0003
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 E3_H06W0303
arc: A1 F5
arc: A2 H01E0001
arc: A4 V00B0000
arc: A5 W1_H02E0501
arc: B0 V02N0101
arc: B2 V02N0301
arc: B4 S1_V02N0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C4 V02N0201
arc: C5 F4
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 V00B0100
arc: D4 W1_H02E0001
arc: D5 V02S0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
word: SLICEC.K0.INIT 1111100001110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1110111011110000
word: SLICEA.K0.INIT 0000111100000011
word: SLICEA.K1.INIT 0000101000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R12C22:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: A3 E1_H02W0501
arc: A4 F5
arc: A5 H02W0501
arc: A6 V02N0101
arc: A7 V02S0301
arc: B1 H02W0101
arc: B3 S1_V02N0301
arc: B4 F3
arc: B5 H02W0301
arc: B6 H02E0101
arc: B7 H02W0101
arc: C1 H00L0100
arc: C2 N1_V01S0100
arc: C3 V02S0401
arc: C4 V02N0001
arc: C5 H02E0601
arc: C6 V02S0001
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: D6 V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0101 F2
arc: E1_H02E0701 Q5
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0100 F7
arc: M0 V00T0000
arc: M1 H00R0100
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0701 Q5
arc: N3_V06N0203 F7
arc: N3_V06N0303 Q5
arc: S3_V06S0003 F0
arc: V00B0100 F7
arc: V01S0000 F0
arc: V01S0100 Q1
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0010001000000000
word: SLICEA.K1.INIT 0011000111110101
word: SLICEC.K1.INIT 1000001000000000
word: SLICEB.K1.INIT 1000001000000000
word: SLICEC.K0.INIT 1111111100001000
word: SLICEA.K0.INIT 1111111101010101
word: SLICED.K0.INIT 0010011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C23:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 V01N0101
arc: H00L0000 V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V00T0000
arc: A3 V01N0101
arc: A4 V02N0301
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 H02E0301
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 V02N0101
arc: B4 H02W0101
arc: B5 H02W0101
arc: B6 H02E0301
arc: B7 V00T0000
arc: C0 H00R0100
arc: C1 V02N0401
arc: C2 H02E0401
arc: C3 V02N0401
arc: C4 H02E0401
arc: C5 V01N0101
arc: C6 H02E0401
arc: C7 V01N0101
arc: CE0 N1_V02S0201
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 W1_H02E0001
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F5
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M3 H00R0000
arc: M4 H02W0401
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F1
arc: N3_V06N0003 Q3
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 Q5
arc: V01S0100 F7
arc: W1_H02W0301 Q3
word: SLICEA.K1.INIT 0001110100111111
word: SLICEA.K0.INIT 0011001101011111
word: SLICEC.K1.INIT 0001010110111111
word: SLICEB.K0.INIT 0101001101011111
word: SLICED.K1.INIT 0001010110111111
word: SLICEC.K0.INIT 0011010100111111
word: SLICED.K0.INIT 0000011111110111
word: SLICEB.K1.INIT 0001001111011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C24:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0103 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02S0701
arc: A2 W1_H02E0701
arc: A3 E1_H01E0001
arc: A5 H02W0701
arc: A6 F5
arc: A7 E1_H01W0000
arc: B1 H02W0301
arc: B3 V02S0301
arc: B5 V02N0701
arc: B7 N1_V01S0000
arc: C0 H02E0401
arc: C1 W1_H02E0401
arc: C2 F4
arc: C3 N1_V01N0001
arc: C4 Q4
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 H02E0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 N1_V02S0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D6 H00R0100
arc: D7 V01N0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F4
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q7
arc: M0 H01E0001
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H01W0100
arc: M4 H02W0401
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: N1_V02N0701 Q7
arc: S3_V06S0203 F4
arc: V01S0000 Q2
arc: V01S0100 Q1
arc: W1_H02W0001 F2
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000001010000
word: SLICED.K1.INIT 1001000000001001
word: SLICEB.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 1000010000100001
word: SLICED.K0.INIT 1010000000001010
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1010100011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C25:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02N0501
arc: A3 V02N0501
arc: A4 H02E0501
arc: A6 W1_H02E0501
arc: B1 V02N0101
arc: B3 V02N0101
arc: B5 H02E0301
arc: B7 V02S0701
arc: C0 W1_H02E0401
arc: C1 N1_V01N0001
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0601
arc: C5 N1_V02S0001
arc: C6 V02S0201
arc: C7 H01E0001
arc: CE0 H02W0101
arc: CE1 H02E0101
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 S1_V02N0201
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: N1_V02N0601 Q4
arc: S1_V02S0301 Q3
arc: S1_V02S0601 F4
arc: S3_V06S0303 F5
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 1111000010101010
word: SLICED.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 1110000011111111
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1110111100001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C26:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H01E0001
arc: A1 H00L0000
arc: A2 H01E0001
arc: A5 V02N0301
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H02E0101
arc: B3 Q3
arc: B5 E1_H02W0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 V02N0201
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 S1_V02N0201
arc: D3 V02S0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0103 F2
arc: V00T0100 F3
arc: V01S0000 F0
arc: V01S0100 Q5
word: SLICEB.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111000111111101
word: SLICEA.K1.INIT 0000000100001011
word: SLICEB.K0.INIT 1010101011001100
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1110111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C27:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A7 Q7
arc: B0 H02E0101
arc: B1 Q1
arc: B3 E1_H02W0301
arc: B5 H00L0000
arc: C0 N1_V01N0001
arc: C1 H02W0401
arc: C3 H00L0000
arc: C5 V00T0100
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02E0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0201
arc: D4 E1_H02W0001
arc: D5 H02W0201
arc: D7 H02E0001
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 H02E0601
arc: M4 W1_H02E0401
arc: M5 H00R0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: S1_V02S0001 F0
arc: S1_V02S0601 F4
arc: S3_V06S0303 Q5
arc: V00B0100 F7
word: SLICEA.K0.INIT 1111111100100111
word: SLICEA.K1.INIT 0000000100001011
word: SLICED.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 1111010111010101
word: SLICEC.K0.INIT 0000000001010101
word: SLICEC.K1.INIT 1101110111010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C28:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 E1_H02W0401
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A2 V00T0000
arc: A3 H02E0501
arc: A4 W1_H02E0701
arc: A5 N1_V01S0100
arc: A6 F5
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B2 H01W0100
arc: B3 S1_V02N0101
arc: B4 V02S0701
arc: B5 N1_V01S0000
arc: B6 V00B0000
arc: B7 V02N0701
arc: C0 H00L0000
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 N1_V02S0201
arc: C5 V00B0100
arc: C6 F4
arc: CE0 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 V00T0100
arc: D3 W1_H02E0001
arc: D4 W1_H02E0001
arc: D5 E1_H02W0001
arc: D6 F2
arc: D7 W1_H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M5 H00R0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 F0
arc: S1_V02S0201 F0
arc: S3_V06S0003 Q0
arc: V00B0100 F7
arc: V01S0100 Q5
word: SLICED.K1.INIT 0011001101010101
word: SLICEC.K0.INIT 1100000010001000
word: SLICEB.K0.INIT 1110000001000000
word: SLICEC.K1.INIT 1000101000000010
word: SLICEB.K1.INIT 1100000010100000
word: SLICED.K0.INIT 0000000000000100
word: SLICEA.K0.INIT 1101010100010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C29:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V06S0303
arc: H00L0100 H02E0101
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 S1_V02N0701
arc: A4 V02S0301
arc: A6 F7
arc: A7 V02N0101
arc: B0 S1_V02N0301
arc: B1 H02W0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V02S0501
arc: B6 H01E0101
arc: B7 V02N0701
arc: C0 E1_H02W0601
arc: C1 V02S0601
arc: C2 H02W0401
arc: C4 E1_H02W0401
arc: C6 F4
arc: C7 W1_H02E0601
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 H02E0001
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: M0 V00B0000
arc: M2 V00B0100
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: N3_V06N0303 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: V01S0000 Q5
arc: V01S0100 F2
word: SLICED.K1.INIT 1100000010001000
word: SLICEC.K0.INIT 1000000010100010
word: SLICED.K0.INIT 0000000100000000
word: SLICEA.K0.INIT 0000000010111000
word: SLICEA.K1.INIT 1111111110101100
word: SLICEB.K0.INIT 1101110111011000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R12C2:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 S3_V06N0003
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02W0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: A1 V02S0501
arc: A3 V00B0000
arc: A5 Q5
arc: A6 F7
arc: A7 E1_H02W0501
arc: B1 H01W0100
arc: B2 E1_H02W0101
arc: B3 H01W0100
arc: B4 F3
arc: B5 F1
arc: B7 V02S0501
arc: C0 E1_H02W0401
arc: C1 H02W0601
arc: C2 H02E0601
arc: C3 N1_V01N0001
arc: C4 Q4
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 V01S0100
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q4
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N3_V06N0303 Q6
arc: V01S0100 Q5
word: SLICEA.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111001100110011
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1011101100110011
word: SLICED.K0.INIT 1111010101010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R12C30:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 N1_V02S0501
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 V02N0301
arc: A7 Q7
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 E1_H01W0100
arc: B3 V02N0301
arc: B4 W1_H02E0101
arc: B5 E1_H02W0301
arc: C0 F4
arc: C1 F4
arc: C2 H02E0601
arc: C3 V02S0401
arc: C4 W1_H02E0401
arc: C5 E1_H02W0401
arc: C7 N1_V02S0001
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 H02E0001
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: M0 V00B0000
arc: M5 H00L0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F7
arc: N3_V06N0303 Q5
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q2
arc: V00T0100 F3
arc: V01S0000 Q2
arc: V01S0100 F2
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1100100001000000
word: SLICEC.K0.INIT 0000010000000111
word: SLICEB.K1.INIT 0000100000101010
word: SLICEA.K0.INIT 1011101110111001
word: SLICEA.K1.INIT 0011001100110001
word: SLICED.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1000101100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C31:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: V00B0000 V02N0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 V02S0701
arc: A2 F5
arc: A3 F5
arc: A4 W1_H02E0701
arc: A6 V02S0101
arc: A7 E1_H02W0701
arc: B0 H02E0301
arc: B1 V02S0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 V02S0701
arc: B5 E1_H02W0101
arc: B6 V02N0501
arc: B7 H02E0101
arc: C0 E1_H02W0401
arc: C1 V02S0401
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 E1_H02W0601
arc: C5 H02W0601
arc: C6 E1_H01E0101
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 H02W0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00L0100
arc: D5 E1_H02W0001
arc: D6 H02E0201
arc: D7 V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F6
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M2 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F2
arc: N1_V02N0401 Q6
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0601 Q4
arc: S3_V06S0203 F4
arc: S3_V06S0303 Q6
arc: V00T0100 F1
arc: V01S0000 F0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 1110111000100010
word: SLICED.K0.INIT 0010000000110001
word: SLICEC.K1.INIT 0000001111110011
word: SLICEB.K0.INIT 0000110100000001
word: SLICEB.K1.INIT 1111110111110001
word: SLICEA.K0.INIT 1010001100110011
word: SLICEA.K1.INIT 1000000011110111
word: SLICEC.K0.INIT 1101000101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R12C32:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02E0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: A0 W1_H02E0701
arc: A1 E1_H02W0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: A7 N1_V02S0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V02N0501
arc: B5 V02N0501
arc: B7 V02S0701
arc: C1 W1_H02E0401
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 N1_V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q3
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: M0 V00B0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q3
arc: N3_V06N0303 F6
arc: S1_V02S0301 Q3
arc: S3_V06S0303 Q5
arc: V01S0000 F6
arc: W1_H02W0401 Q6
arc: W3_H06W0003 Q3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1110111011101110
word: SLICEA.K1.INIT 0000000001010100
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0101000101000000
word: SLICEB.K1.INIT 1111101111101010
word: SLICEC.K0.INIT 0011001000000010
word: SLICEC.K1.INIT 1111111011001110
word: SLICED.K1.INIT 1101110110001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C33:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0501
arc: A1 E1_H02W0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 H02E0701
arc: A6 H02W0501
arc: A7 H02E0501
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V02N0101
arc: B3 Q3
arc: B4 S1_V02N0501
arc: B6 W1_H02E0101
arc: B7 N1_V02S0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 H00L0100
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 V00T0100
arc: C7 H02E0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 W1_H02E0201
arc: D5 E1_H02W0201
arc: D6 H02E0201
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F2
arc: S1_V02S0401 F4
arc: V00B0000 F4
arc: V01S0000 F4
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W1_H02W0701 Q7
word: SLICED.K1.INIT 1000101010000000
word: SLICED.K0.INIT 1101110111010000
word: SLICEA.K0.INIT 0000000011011000
word: SLICEA.K1.INIT 1111111111011000
word: SLICEB.K0.INIT 1010001010000000
word: SLICEB.K1.INIT 1101111111010101
word: SLICEC.K0.INIT 1111001111100010
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R12C34:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 N1_V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0601
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 F7
arc: A2 F5
arc: A3 F5
arc: A4 F5
arc: A5 Q5
arc: A6 F5
arc: A7 W1_H02E0501
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H00R0000
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 V00B0000
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 V01N0101
arc: C6 E1_H01E0101
arc: C7 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 H01W0000
arc: D5 W1_H02E0201
arc: D6 S1_V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 F7
arc: M0 V00B0100
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: S1_V02S0001 F0
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00B0100 F5
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0501 F5
word: SLICEB.K1.INIT 0000000000101010
word: SLICED.K0.INIT 0000001000001010
word: SLICEB.K0.INIT 0000000000101010
word: SLICED.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 0000000000101010
word: SLICEC.K1.INIT 1110111100000000
word: SLICEA.K0.INIT 1111110011111100
word: SLICEA.K1.INIT 1111110010101000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C35:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02W0601
arc: V00B0100 H02E0501
arc: V00T0100 W1_H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 W1_H02E0501
arc: A2 E1_H02W0701
arc: A3 H02E0501
arc: A4 H02W0501
arc: A5 H02E0501
arc: A7 V02N0301
arc: B0 V02S0101
arc: B1 V02S0101
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 H02E0301
arc: B7 V02N0501
arc: C1 H02W0601
arc: C2 H02E0601
arc: C3 V02S0401
arc: C4 W1_H02E0601
arc: C5 H01E0001
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H01E0101
arc: D2 H02W0201
arc: D3 H01E0101
arc: D4 W1_H02E0201
arc: D5 H02E0001
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q2
arc: M0 V00B0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q2
word: SLICEC.K1.INIT 0000001000001010
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1111110010101000
word: SLICEB.K1.INIT 0000000000101010
word: SLICEC.K0.INIT 1111001110100010
word: SLICEB.K0.INIT 1111010110100000
word: SLICED.K0.INIT 0000000000001111
word: SLICED.K1.INIT 1110000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R12C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 E1_H01W0100
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 H00L0100
arc: A3 H02E0501
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 H02E0301
arc: B3 H02W0101
arc: B4 V00B0100
arc: B5 V00B0100
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 V02N0401
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F0
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F4
arc: V00B0100 Q5
arc: V00T0000 F0
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1111000111111101
word: SLICEB.K1.INIT 0000000100001011
word: SLICEC.K0.INIT 1111001111110101
word: SLICEC.K1.INIT 0000001100000101
word: SLICEA.K0.INIT 1110010000000000
word: SLICEA.K1.INIT 1110010011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C37:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0101
arc: H00R0100 H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 V06S0303
arc: A0 H00L0100
arc: A2 V02S0501
arc: A6 H00L0000
arc: A7 H00L0000
arc: B0 H02E0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C0 W1_H02E0601
arc: C2 H02E0601
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0101 F6
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q1
arc: M0 E1_H02W0601
arc: M1 V01S0100
arc: M2 V00T0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0401 F6
arc: N3_V06N0103 Q1
arc: S1_V02S0101 Q1
arc: V01S0000 Q1
arc: V01S0100 F0
word: SLICEA.K0.INIT 0000000010100010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110010
word: SLICEB.K1.INIT 0011001100000000
word: SLICED.K0.INIT 1000101010000000
word: SLICED.K1.INIT 1101111111010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R12C38:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: A0 F7
arc: A1 F7
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V00T0000
arc: A5 V00T0000
arc: A7 N1_V01N0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 V02N0501
arc: B5 V02N0501
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 F2
arc: D5 F2
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 F4
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q3
arc: N3_V06N0103 Q1
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1100000011100010
word: SLICEA.K1.INIT 1111001111100010
word: SLICEB.K0.INIT 0011000000100010
word: SLICEB.K1.INIT 1111110011101110
word: SLICEC.K0.INIT 0010001100100000
word: SLICEC.K1.INIT 1110111111101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C39:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0501
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 H02E0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0701
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 F7
arc: A5 F7
arc: A6 W1_H02E0501
arc: A7 V00T0100
arc: B0 H02W0301
arc: B2 E1_H02W0301
arc: B4 N1_V02S0701
arc: B5 H02E0301
arc: B6 W1_H02E0101
arc: C0 H00L0100
arc: C2 H02E0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 E1_H02W0401
arc: C7 N1_V02S0001
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 V01N0001
arc: D5 N1_V02S0601
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F4
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 H02W0601
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V02N0001 F2
arc: S3_V06S0303 Q6
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 F2
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 1111110111101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0101010101010100
word: SLICEB.K1.INIT 0101010100000000
word: SLICED.K0.INIT 1011001100010011
word: SLICED.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1100110000001010
word: SLICEC.K1.INIT 1111111000110010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: S1_V02S0301 H01E0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: A0 W1_H02E0701
arc: A1 H02E0501
arc: B0 H02E0101
arc: B1 V00T0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q1
word: SLICEA.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R12C40:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E1_H02W0701
arc: A0 H02E0501
arc: A2 E1_H01E0001
arc: B0 E1_H02W0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: B7 H02E0301
arc: C0 V02S0401
arc: C2 V02S0401
arc: C3 H00L0000
arc: C6 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE2 H00R0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 H02E0201
arc: D3 F0
arc: D6 H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q6
arc: N3_V06N0203 Q7
arc: S1_V02S0201 F2
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111101111111000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1100000011000000
word: SLICEB.K0.INIT 0000000011001110
word: SLICEB.K1.INIT 0000111100001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C41:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0201 E1_H02W0201
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A2 E1_H01E0001
arc: A3 F5
arc: A5 N1_V01N0101
arc: B1 V00T0000
arc: B2 F3
arc: B5 H02E0301
arc: B6 V01S0000
arc: B7 V02N0501
arc: C1 V02N0401
arc: C5 S1_V02N0201
arc: C6 V00T0000
arc: CE0 H00L0100
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V01S0100
arc: D3 V00T0100
arc: D5 H02W0001
arc: D6 N1_V02S0401
arc: D7 H02E0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q6
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q5
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 Q3
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0011110000111100
word: SLICEC.K1.INIT 0010000000010000
word: SLICED.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 0010001000010001
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R12C42:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 V00T0100
arc: A5 Q5
arc: B1 Q1
arc: B2 H02E0301
arc: B3 H02E0301
arc: B7 V00T0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 V02N0001
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 H01W0000
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: H01W0000 Q0
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 H02E0601
arc: M3 H00R0000
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q1
arc: S1_V02S0501 Q5
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F7
arc: V01S0100 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0011001111001100
word: SLICEC.K0.INIT 0101000000000000
word: SLICED.K1.INIT 0000001100000000
word: SLICEC.K1.INIT 0000000010100000
word: SLICEB.K0.INIT 1101100101000000
word: SLICEB.K1.INIT 1111101101100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C43:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0501 V01N0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0501
arc: V00T0100 H02W0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0203 S3_V06N0203
arc: A0 W1_H02E0701
arc: A2 V02S0701
arc: A6 H02E0701
arc: A7 V02N0101
arc: B2 E1_H02W0301
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 H02E0601
arc: C2 W1_H02E0401
arc: C5 V00T0000
arc: C6 V02S0001
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D5 V02N0401
arc: D6 N1_V02S0601
arc: D7 H02E0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q6
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V00T0000 Q0
word: SLICEB.K0.INIT 1100110010100000
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C44:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: A0 H02E0701
arc: A1 H02E0701
arc: A5 S1_V02N0301
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 S1_V02N0701
arc: C0 N1_V02S0401
arc: C1 V02S0401
arc: C2 H02E0601
arc: C3 S1_V02N0601
arc: C4 E1_H02W0401
arc: C5 V02N0001
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CE0 V02S0201
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D5 H00R0100
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 Q5
arc: H01W0000 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F6
arc: N1_V02N0401 F4
arc: S1_V02S0001 Q2
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: V01S0100 F6
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0000110000001100
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1010000010100000
word: SLICEA.K1.INIT 1010000010100000
word: SLICEC.K0.INIT 1100000011000000
word: SLICED.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R12C45:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00T0000 H02E0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: A0 W1_H02E0701
arc: A2 V02N0501
arc: A3 V02N0501
arc: B2 V01N0001
arc: B3 V01N0001
arc: C3 V02N0601
arc: C6 Q6
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D6 V02N0401
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 H02W0601
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q0
arc: S1_V02S0201 F2
arc: V01S0100 F6
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1001100110101010
word: SLICEB.K1.INIT 0101100110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C46:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0201 H01E0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 V01N0001
arc: C0 V02S0401
arc: C2 V02N0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 S1_V02N0001
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R12C47:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N3_V06S0303
arc: A0 E1_H02W0701
arc: A1 V02S0501
arc: A2 E1_H02W0701
arc: A3 V02S0501
arc: A4 V00T0100
arc: A5 V00T0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 V02N0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V02N0001
arc: C5 V00B0100
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK1 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 S1_V02N0401
arc: D5 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C48:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02N0301
arc: H00R0000 V02S0401
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W3_H06E0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: A1 V01N0101
arc: A2 V00T0000
arc: B0 V01N0001
arc: B1 V01N0001
arc: B6 V00B0000
arc: C0 V02N0401
arc: C1 N1_V01S0100
arc: C6 V00T0000
arc: CE1 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 V01S0100
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q6
arc: N1_V02N0701 Q7
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0100 Q7
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000110000001100
word: SLICEA.K1.INIT 1100010001000100
word: SLICED.K0.INIT 0011110011001100
word: SLICEB.K0.INIT 0101010110101010
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C49:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 H02E0301
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 N1_V02S0301
arc: A5 W1_H02E0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 V01S0000
arc: B5 V02N0701
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00T0100
arc: C5 V00B0100
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 H02W0201
arc: D7 H01W0000
arc: E1_H01E0101 Q7
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q1
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q0
arc: V01S0000 Q7
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C4:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: A2 H02E0501
arc: A3 V02S0501
arc: A4 F7
arc: A5 Q5
arc: A7 H02E0701
arc: B1 V02N0101
arc: B2 W1_H02E0301
arc: B3 E1_H01W0100
arc: B6 V00B0000
arc: B7 H02W0101
arc: C0 E1_H02W0401
arc: C1 N1_V01N0001
arc: C2 H02W0601
arc: C3 H02E0601
arc: C4 Q4
arc: C5 V00T0000
arc: C6 V02S0201
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D5 F2
arc: D6 V01N0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q5
arc: E1_H02E0201 F0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M3 H02W0201
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F0
arc: S3_V06S0103 F1
arc: V00B0000 Q6
arc: V01S0100 F6
arc: W1_H02W0101 F3
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 1010000011111111
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R12C50:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0701 H02E0701
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 H02W0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H01E0101
arc: B5 V02S0701
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02E0601
arc: C5 V00B0100
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 E1_H02W0001
arc: D5 W1_H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: LSR0 V00T0100
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F7
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: V01S0100 F7
arc: W1_H02W0101 Q1
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 1111001100110011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C51:PLC2
arc: E1_H02E0701 H01E0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 V01N0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V02N0701
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 W1_H02E0701
arc: A5 V02S0301
arc: A6 H00L0000
arc: A7 H02E0701
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 V02S0701
arc: B5 V00B0100
arc: B6 H02E0101
arc: B7 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 V00T0100
arc: C6 H01E0001
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H02W0001
arc: D5 V02S0601
arc: D6 F2
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F0
arc: LSR0 H02E0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0501 F7
arc: S1_V02S0301 F1
arc: V01S0000 F6
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1010001010000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000001001000001
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C52:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V01S0000
arc: A0 H02W0701
arc: A1 E1_H01E0001
arc: A2 V00T0000
arc: A3 H02E0701
arc: A4 V02S0101
arc: A5 Q5
arc: A6 N1_V01S0100
arc: A7 H00L0000
arc: B0 V02S0301
arc: B2 H02E0301
arc: B3 W1_H02E0301
arc: B4 H02E0301
arc: B5 H02E0101
arc: B6 F3
arc: B7 H02E0101
arc: C0 E1_H02W0401
arc: C1 W1_H02E0601
arc: C2 E1_H02W0401
arc: C3 F4
arc: C4 V00B0100
arc: C5 E1_H01E0101
arc: C6 N1_V02S0201
arc: C7 H01E0001
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 H02E0201
arc: D2 H01E0101
arc: D3 V02N0001
arc: D4 H00L0100
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
word: SLICEC.K1.INIT 1001000000001001
word: SLICEA.K0.INIT 1101110100001101
word: SLICEA.K1.INIT 1010000000001010
word: SLICEB.K0.INIT 1111010100110001
word: SLICEC.K0.INIT 1000101011001111
word: SLICEB.K1.INIT 1001000000000000
word: SLICED.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1000010000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C53:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: S1_V02S0301 V01N0101
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02S0701
arc: A1 F5
arc: A4 V02S0301
arc: A5 Q5
arc: A7 Q7
arc: B1 H01W0100
arc: B4 V01S0000
arc: B5 H02E0301
arc: B7 H02E0101
arc: C1 F4
arc: C4 Q4
arc: C5 H02E0601
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D4 H02E0201
arc: D5 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M1 H02E0001
arc: M3 H00L0100
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 F0
arc: V00B0000 Q6
arc: V01S0000 Q3
word: SLICED.K1.INIT 1000001001000001
word: SLICEC.K0.INIT 1001000000001001
word: SLICEC.K1.INIT 1000010000100001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C54:PLC2
arc: H00R0000 H02E0601
arc: V00B0000 V02S0201
arc: W1_H02W0401 E1_H02W0101
arc: A1 H00L0100
arc: B1 Q1
arc: C1 H02E0601
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: H00L0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 H02E0001
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010000100001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C55:PLC2
arc: W1_H02W0601 H01E0001

.tile R12C56:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: W1_H02W0101 W3_H06E0103

.tile R12C5:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 H06E0203
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0701
arc: A2 F7
arc: A3 F5
arc: A5 H02E0501
arc: A6 N1_V02S0101
arc: A7 W1_H02E0701
arc: B5 H02E0101
arc: B6 V02N0701
arc: B7 V00B0000
arc: C2 H02E0601
arc: C3 V02S0401
arc: C5 W1_H02E0601
arc: C6 S1_V02N0201
arc: C7 W1_H02E0601
arc: CE0 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 H00R0000
arc: D3 V00T0100
arc: D5 H02E0001
arc: D6 W1_H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 Q3
arc: E1_H02E0401 Q6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR1 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N3_V06N0003 Q3
arc: V00T0100 Q3
arc: W1_H02W0101 Q3
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1010101000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1111010101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R12C60:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R12C61:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R12C6:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 H01E0001
arc: A3 V00T0000
arc: A5 V02S0101
arc: A7 N1_V02S0301
arc: B1 W1_H02E0101
arc: B2 F3
arc: B3 E1_H02W0301
arc: B4 W1_H02E0301
arc: B6 H02W0101
arc: C2 H00L0000
arc: C3 V02N0601
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C6 H02E0401
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q1
arc: S1_V02S0001 Q2
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0100 Q4
word: SLICEC.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1010111110100000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111001100110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R12C7:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0101
arc: V00B0100 V02N0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A4 H02E0701
arc: B2 H00R0000
arc: B4 H02W0301
arc: C2 F4
arc: C4 E1_H02W0601
arc: CE0 H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 Q2
arc: D4 N1_V02S0601
arc: E1_H01E0001 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q2
arc: S1_V02S0001 Q0
arc: S1_V02S0401 Q4
word: SLICEA.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1100111100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R12C8:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: B0 S1_V02N0101
arc: C0 H02W0401
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: V01S0000 Q0
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1101010111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R12C9:PLC2
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 V01N0001
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H02W0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: CE0 H00R0100
arc: CE2 V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S3_V06S0303 Q6
arc: V01S0000 Q0
word: SLICEA.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C10:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 V02S0001
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02W0701
arc: A1 H02W0701
arc: A3 F7
arc: A4 N1_V01S0100
arc: A7 N1_V02S0301
arc: B0 V00T0000
arc: B1 E1_H02W0301
arc: B2 S1_V02N0101
arc: B4 H02E0101
arc: B6 E1_H02W0101
arc: B7 V00B0100
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H00L0000
arc: C3 H02E0401
arc: C6 H02W0401
arc: C7 N1_V02S0201
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V00T0100
arc: D2 H02W0201
arc: D3 H02E0201
arc: D4 H02W0201
arc: D6 H02W0201
arc: D7 W1_H02E0201
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V01S0100 F4
word: SLICED.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1010101011001100
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1001000010011001
word: SLICEB.K1.INIT 1010000000001010
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C11:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V01N0001
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02N0701
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 N1_V01S0100
arc: B0 V02S0301
arc: B1 H02E0301
arc: B2 V02S0101
arc: B3 H00R0000
arc: B4 V02N0701
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 N1_V02S0601
arc: C3 V02N0401
arc: C4 N1_V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 V02S0001
arc: D4 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1100111000001010
word: SLICEC.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111100010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C12:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 H01E0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 H01E0001
arc: A2 S1_V02N0701
arc: A3 V02N0701
arc: B0 V00B0000
arc: B2 H00R0000
arc: B3 V02S0301
arc: C0 H02W0401
arc: C2 H00R0100
arc: C3 H02E0401
arc: C5 H02E0601
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 N1_V01S0000
arc: D3 V00T0100
arc: D5 E1_H02W0201
arc: E1_H01E0001 F0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: V00B0100 F5
arc: V01S0100 Q2
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1000101001000101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1110110010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C13:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 V06S0203
arc: A1 H02E0501
arc: B1 H02E0301
arc: C1 S1_V02N0401
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: F0 F5A_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H01E0001
arc: M1 H00L0000
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0301 Q3
arc: S1_V02S0701 Q5
arc: S3_V06S0103 Q1
arc: V01S0100 F0
arc: W1_H02W0101 Q3
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010000100001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C14:PLC2
arc: H00L0100 V02S0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 V01N0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A1 F5
arc: A2 H02E0701
arc: A5 V02N0101
arc: B1 H02W0101
arc: B5 E1_H02W0101
arc: C1 H00L0100
arc: C5 H02E0401
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 F2
arc: D2 W1_H02E0001
arc: D5 H02E0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q2
arc: V01S0000 F0
word: SLICEC.K1.INIT 1000010000100001
word: SLICEB.K0.INIT 1010101001010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010001000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C15:PLC2
arc: E1_H02E0201 V02N0201
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: B1 Q1
arc: C0 H00L0000
arc: C4 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V01S0100
arc: D4 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0103 Q1
arc: S3_V06S0203 F7
arc: V00T0100 Q1
arc: V01S0100 Q0
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111111100001111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1100110000110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R13C16:PLC2
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 V02N0101
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 N3_V06S0303
arc: A0 F5
arc: A1 F5
arc: A2 V02N0501
arc: A3 V01N0101
arc: A4 E1_H02W0701
arc: B5 E1_H02W0101
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 H02W0401
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 F4
arc: C4 H02W0601
arc: C5 F4
arc: C6 S1_V02N0001
arc: C7 S1_V02N0201
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0401 F6
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: N1_V02N0301 F1
word: SLICEB.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R13C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02W0501
arc: A1 H02W0501
arc: A3 F5
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V01N0001
arc: B4 V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 S1_V02N0201
arc: C5 V02N0201
arc: C6 H02E0601
arc: C7 E1_H02W0401
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 V02N0201
arc: D3 W1_H02E0201
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 F2
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0001 F0
arc: V00B0000 F4
arc: V00T0100 F3
arc: V01S0100 F3
word: SLICEC.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 0111011100110111
word: SLICEA.K1.INIT 0100010000000100
word: SLICED.K1.INIT 0000101001011111
word: SLICEC.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R13C18:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 V06N0103
arc: A0 F7
arc: A1 F7
arc: A2 F5
arc: A5 V02N0101
arc: A6 F5
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B3 E1_H02W0301
arc: B4 F3
arc: B7 F3
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 H00R0100
arc: C3 V02N0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 H01E0001
arc: C7 E1_H02W0401
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 H02W0001
arc: D5 V01N0001
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H02E0001 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 V00B0000
arc: N1_V01N0001 F2
arc: N1_V01N0101 F2
arc: V00B0000 F6
arc: V00B0100 F7
word: SLICEA.K0.INIT 1100000010100000
word: SLICEA.K1.INIT 1100111110101111
word: SLICEC.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111110000110000
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R13C19:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A1 V02S0501
arc: A3 H02W0501
arc: A4 V00T0000
arc: A6 H02W0501
arc: A7 V02N0301
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 V02N0101
arc: B3 S1_V02N0301
arc: B5 F3
arc: C0 H00R0100
arc: C1 F4
arc: C2 V02N0601
arc: C4 V01N0101
arc: C5 V00T0100
arc: C6 V00T0000
arc: C7 V01N0101
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H02W0201
arc: D5 F2
arc: D6 V01N0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: M0 V00B0100
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: V00B0100 F5
word: SLICED.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 0000111000000100
word: SLICEA.K1.INIT 1111101011101110
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R13C20:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 N1_V01S0000
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 V02S0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A2 F7
arc: A3 F7
arc: A4 S1_V02N0301
arc: A5 V00B0000
arc: A6 W1_H02E0501
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V02N0701
arc: B6 S1_V02N0501
arc: B7 S1_V02N0501
arc: C0 V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C5 V01N0101
arc: C6 W1_H02E0401
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V01N0001
arc: D5 E1_H02W0001
arc: D6 H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 Q3
arc: H01W0000 Q0
arc: H01W0100 F4
arc: M2 V00B0100
arc: M3 H00L0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0601 F4
arc: N3_V06N0203 F4
arc: V01S0000 F2
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1000100000000000
word: SLICEB.K0.INIT 1100100000001000
word: SLICEB.K1.INIT 1111101100111011
word: SLICEC.K1.INIT 1111101000001010
word: SLICED.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1110001000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C21:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 E1_H02W0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0103
arc: A1 H00L0000
arc: A2 V02N0701
arc: A3 E1_H02W0701
arc: A5 H02E0701
arc: A6 H02E0701
arc: B0 V02S0301
arc: B1 V01N0001
arc: B2 H00R0000
arc: B3 H02E0301
arc: B5 H02W0101
arc: B6 H02W0101
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: C2 V02N0601
arc: C3 H02W0401
arc: C5 V02S0001
arc: C6 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 F2
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H01W0100 F1
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1001100110100101
word: SLICEB.K0.INIT 1100001110011001
word: SLICEA.K1.INIT 0100000000000000
word: SLICEC.K1.INIT 0101010100111111
word: SLICED.K0.INIT 0000111101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0203 V01N0001
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 N1_V02S0701
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 V02N0101
arc: A5 V02N0101
arc: B1 Q1
arc: B3 H02E0301
arc: B4 V00B0100
arc: B5 V02N0501
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 S1_V02N0401
arc: C4 N1_V02S0201
arc: C5 N1_V02S0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q5
arc: N3_V06N0103 F2
arc: N3_V06N0303 Q5
arc: V01S0100 Q3
word: SLICEB.K0.INIT 0101010111110000
word: SLICEB.K1.INIT 0101010111001111
word: SLICEC.K0.INIT 0100100011000100
word: SLICEC.K1.INIT 1100010000000000
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1010100011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C23:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 N1_V01S0000
arc: A1 H02E0501
arc: A3 V00B0000
arc: A5 V02N0101
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 V02N0101
arc: B3 H00R0000
arc: B4 H01E0101
arc: B5 H01E0101
arc: B6 N1_V02S0501
arc: C1 H00L0100
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C5 W1_H02E0601
arc: CE1 N1_V02S0201
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H02W0201
arc: D2 E1_H02W0001
arc: D3 W1_H02E0001
arc: D4 S1_V02N0601
arc: D5 H02E0001
arc: D6 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: M0 V00T0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0601 F4
arc: N3_V06N0303 Q6
arc: V01S0000 Q6
arc: V01S0100 F6
word: SLICED.K0.INIT 1100110000110011
word: SLICEB.K0.INIT 0011000011111100
word: SLICEB.K1.INIT 0101000111111011
word: SLICEC.K0.INIT 0000110011111100
word: SLICEC.K1.INIT 0100111001011111
word: SLICEA.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 1111101100110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C24:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 S1_V02N0601
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 S1_V02N0701
arc: A3 E1_H01E0001
arc: A4 V02S0301
arc: A5 V02S0301
arc: B0 V02S0301
arc: B1 V02S0301
arc: B3 H00R0100
arc: B4 H02E0101
arc: B5 H02E0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 H00L0000
arc: C3 H02W0401
arc: C4 N1_V02S0201
arc: C5 N1_V02S0201
arc: C6 N1_V02S0201
arc: CE0 V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 F0
arc: D3 W1_H02E0201
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F6
arc: N3_V06N0103 Q1
word: SLICED.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 1010000000100000
word: SLICEA.K1.INIT 0111000010010000
word: SLICEB.K0.INIT 0101111101010000
word: SLICEB.K1.INIT 0011001110101111
word: SLICEC.K0.INIT 1101000000000000
word: SLICEC.K1.INIT 0110110100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C25:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 H02W0501
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A1 H00L0000
arc: A3 H00L0100
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 N1_V02S0101
arc: B3 W1_H02E0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C3 H02E0401
arc: C4 H02W0401
arc: C6 H02W0401
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 H00R0100
arc: D6 V02S0401
arc: E1_H01E0001 F2
arc: E3_H06E0003 F0
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: M2 V00B0000
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: V01S0000 F4
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 0011111100110000
word: SLICEA.K1.INIT 0011101000111111
word: SLICEC.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 1010100011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C26:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02E0101
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 N1_V01S0100
arc: A1 H00L0100
arc: A2 F5
arc: A3 F7
arc: A5 N1_V02S0101
arc: B0 H02E0101
arc: B1 E1_H02W0101
arc: B2 H00R0100
arc: B5 N1_V02S0701
arc: B7 V02N0701
arc: C1 H02E0601
arc: C2 V02S0601
arc: C5 H02W0401
arc: C6 E1_H02W0401
arc: C7 W1_H02E0601
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 H02E0001
arc: D5 W1_H02E0201
arc: D6 V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0001 F0
arc: E1_H02E0001 F2
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00T0000
arc: V01S0100 F6
word: SLICED.K1.INIT 1100111111000000
word: SLICEC.K1.INIT 1000100011000000
word: SLICEB.K0.INIT 0001000001010000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 1010100011111111
word: SLICED.K0.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R13C27:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 H01E0001
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 W1_H02E0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H01E0001
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V02S0301
arc: A7 H00L0000
arc: B0 H00R0100
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 E1_H02W0301
arc: B6 N1_V02S0701
arc: B7 N1_V02S0701
arc: C0 V02N0601
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V02S0201
arc: C6 V02S0001
arc: C7 H02E0601
arc: D0 V02S0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 W1_H02E0201
arc: D6 H02E0001
arc: D7 V02S0401
arc: E1_H02E0501 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: M0 V00B0000
arc: M2 V00B0100
arc: V00B0000 F4
arc: V01S0100 F2
word: SLICEC.K0.INIT 1010100000001000
word: SLICED.K0.INIT 1111001100000000
word: SLICEA.K0.INIT 0111011100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1010001000000000
word: SLICEB.K0.INIT 1100000001000000
word: SLICEB.K1.INIT 0100110010000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C28:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: V00B0100 S1_V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 E1_H02W0701
arc: A6 H02W0501
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 S1_V02N0501
arc: B6 V02N0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 W1_H02E0401
arc: C6 H02W0401
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 N1_V02S0601
arc: D6 S1_V02N0601
arc: E1_H02E0601 Q4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0000 Q3
arc: H01W0100 F0
arc: M0 V00B0100
arc: M2 V00B0100
arc: M3 H01W0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: N3_V06N0203 Q7
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q7
arc: S3_V06S0203 Q7
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0101010000010000
word: SLICEA.K1.INIT 1111111010111010
word: SLICEB.K0.INIT 0011001000010000
word: SLICEB.K1.INIT 1111111011011100
word: SLICEC.K0.INIT 1000110100001111
word: SLICED.K0.INIT 0000000011100100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C29:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 V01N0001
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 H02E0501
arc: A6 E1_H02W0501
arc: A7 W1_H02E0701
arc: B0 H02W0301
arc: B1 E1_H01W0100
arc: B2 H02E0301
arc: B3 W1_H02E0301
arc: B4 V02S0701
arc: B6 N1_V02S0501
arc: C0 E1_H01W0000
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 N1_V02S0401
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 E1_H02W0601
arc: C7 S1_V02N0201
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q6
arc: E1_H02E0301 F3
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: M0 V00B0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: S1_V02S0301 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q6
arc: V00T0000 F0
arc: V01S0000 F3
arc: V01S0100 Q6
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q3
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 0101010100001111
word: SLICED.K0.INIT 0000100000001011
word: SLICEA.K0.INIT 0101010000010000
word: SLICEA.K1.INIT 1111111010101110
word: SLICEC.K0.INIT 1111111000001110
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1011000100110011
word: SLICEB.K1.INIT 1011000100110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C2:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H01E0101
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 H02W0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: A0 E1_H02W0501
arc: B0 N1_V02S0101
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R13C30:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 H02E0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 V00T0000
arc: A3 H02W0701
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02N0501
arc: B5 V02N0501
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 N1_V02S0601
arc: D5 N1_V02S0601
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0000 F0
arc: H01W0100 F0
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 H02E0401
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N3_V06N0203 Q7
arc: V01S0000 Q7
arc: V01S0100 Q1
arc: W1_H02W0401 F6
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000011100100
word: SLICEA.K1.INIT 1111111111100100
word: SLICEB.K0.INIT 0100010101000000
word: SLICEB.K1.INIT 1110111111101010
word: SLICEC.K0.INIT 0100010101000000
word: SLICEC.K1.INIT 1110111111101010
word: SLICED.K0.INIT 0101010000000100
word: SLICED.K1.INIT 1111111010101110
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C31:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0101
arc: H00R0100 H02E0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 S3_V06N0203
arc: A0 E1_H02W0701
arc: A1 H02E0701
arc: A2 S1_V02N0701
arc: A3 V02N0501
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 V02S0101
arc: A7 V02S0101
arc: B0 H02W0101
arc: B1 H02W0301
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B6 V02S0501
arc: C0 H00R0100
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: C3 S1_V02N0601
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 N1_V02S0001
arc: C7 E1_H01E0101
arc: CE0 S1_V02N0201
arc: CE1 E1_H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0201
arc: D2 S1_V02N0001
arc: D3 V02N0001
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 H02E0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q7
arc: E1_H02E0601 F6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F0
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H00R0000
arc: M4 V00B0000
arc: M6 V00T0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q6
arc: V01S0000 F7
arc: W1_H02W0501 F7
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 1110000001000000
word: SLICED.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 0000000011100100
word: SLICEA.K1.INIT 1110111111101100
word: SLICEC.K0.INIT 0000110100001000
word: SLICEC.K1.INIT 1111110111111000
word: SLICEB.K1.INIT 0000000011001010
word: SLICEB.K0.INIT 0101111101011100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R13C32:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 V01N0101
arc: A0 H02E0701
arc: A1 H00L0100
arc: A2 F7
arc: A3 F7
arc: A4 N1_V02S0101
arc: A5 N1_V02S0101
arc: A6 V00T0100
arc: A7 E1_H01W0000
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 H02E0301
arc: B3 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 V02S0501
arc: C0 E1_H02W0601
arc: C1 S1_V02N0401
arc: C2 E1_H02W0601
arc: C3 V02S0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 W1_H02E0401
arc: C7 V02S0001
arc: CE1 V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 S1_V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q7
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 F2
arc: M0 W1_H02E0601
arc: M2 V00T0000
arc: M3 H01W0100
arc: M4 V00B0100
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0303 Q6
arc: S1_V02S0401 F6
arc: S3_V06S0003 Q3
arc: V00B0000 F4
arc: V01S0100 Q6
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 1111001110100010
word: SLICEA.K0.INIT 0100010101000000
word: SLICEA.K1.INIT 1111110111111000
word: SLICED.K1.INIT 0000111101010101
word: SLICEB.K0.INIT 0000000011000101
word: SLICEB.K1.INIT 1111111111010001
word: SLICEC.K0.INIT 0000101100001000
word: SLICEC.K1.INIT 1111101111111000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R13C33:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A1 H00L0100
arc: A2 V02N0701
arc: A3 V01N0101
arc: A6 H02W0701
arc: A7 N1_V01S0100
arc: B0 V02S0301
arc: B1 H01W0100
arc: B2 H02E0101
arc: B4 V01S0000
arc: B6 E1_H02W0101
arc: C0 V02N0601
arc: C1 H02W0401
arc: C2 V02S0601
arc: C4 E1_H02W0401
arc: C6 Q6
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q4
arc: M0 V00T0000
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0601 Q4
arc: S1_V02S0001 F2
arc: V01S0000 Q6
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0000101000001010
word: SLICEC.K0.INIT 1100111111000000
word: SLICED.K0.INIT 1110010011100100
word: SLICEA.K0.INIT 0011001000010000
word: SLICEA.K1.INIT 1110111111101010
word: SLICEB.K0.INIT 1010101011111100
word: SLICEB.K1.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C34:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E3_H06W0103
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: A1 E1_H02W0501
arc: A3 H02E0701
arc: A4 F7
arc: A5 N1_V01S0100
arc: A7 V02N0301
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B5 V02S0701
arc: B7 S1_V02N0501
arc: C1 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 N1_V02S0001
arc: C6 W1_H02E0601
arc: C7 H02W0601
arc: D0 V02S0201
arc: D1 W1_H02E0001
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H02E0001
arc: D5 N1_V02S0601
arc: D6 V02S0601
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: M0 V00T0100
arc: M2 V00T0100
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: N1_V02N0601 F6
arc: S1_V02S0201 F2
arc: S3_V06S0303 F6
arc: V01S0000 F6
arc: V01S0100 F0
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000010001000100
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1110111011100000
word: SLICEB.K0.INIT 1111111111001100
word: SLICEB.K1.INIT 1111101011001000
word: SLICED.K1.INIT 0110100010111100
word: SLICEC.K0.INIT 0000010100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R13C35:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 V02S0501
arc: A4 S1_V02N0101
arc: A6 F7
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H01W0100
arc: B4 S1_V02N0501
arc: B7 V01S0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 V02S0601
arc: C3 N1_V01S0100
arc: C4 N1_V02S0201
arc: C6 H02E0601
arc: C7 S1_V02N0001
arc: CE0 W1_H02E0101
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 V02S0401
arc: D6 E1_H02W0201
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 F7
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: S1_V02S0101 Q3
arc: S3_V06S0003 Q3
arc: V01S0100 Q4
arc: W1_H02W0301 Q3
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000010001010
word: SLICEA.K1.INIT 0101010111011111
word: SLICED.K0.INIT 0000000010101111
word: SLICEB.K0.INIT 0101010101010100
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1000000011110111
word: SLICED.K1.INIT 0000101100001000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R13C36:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02N0301
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0501
arc: A2 V01N0101
arc: A4 E1_H02W0701
arc: A5 H02E0501
arc: B0 N1_V02S0101
arc: B1 V02S0101
arc: B2 F3
arc: B3 H02W0101
arc: B4 N1_V02S0501
arc: B5 V02N0701
arc: C0 H00R0100
arc: C3 F4
arc: C4 S1_V02N0001
arc: C5 N1_V02S0001
arc: CE1 H00L0100
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H02E0201
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 N1_V02S0401
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: M0 H02E0601
arc: M4 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F0
arc: S1_V02S0501 Q5
arc: S1_V02S0701 F5
arc: V01S0000 F3
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 0000000010111011
word: SLICEA.K0.INIT 1111111000001110
word: SLICEA.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 1100010101010101
word: SLICEC.K0.INIT 0110100010111100
word: SLICEB.K1.INIT 0000000000111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R13C37:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 V02N0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 F7
arc: A3 F7
arc: A4 H02E0501
arc: A5 H02E0701
arc: A6 F5
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0101
arc: B5 H00R0000
arc: B7 H02E0301
arc: C0 F4
arc: C1 F4
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 W1_H02E0401
arc: C5 S1_V02N0201
arc: C6 V02N0201
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V00T0100
arc: D2 E1_H02W0001
arc: D3 W1_H02E0001
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: D6 N1_V02S0601
arc: E1_H01E0001 F6
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q4
arc: M0 H02E0601
arc: M2 H02E0601
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F2
word: SLICEB.K0.INIT 0010001000110010
word: SLICEB.K1.INIT 0000000011111010
word: SLICED.K1.INIT 1100000011000000
word: SLICEA.K0.INIT 1100110001010000
word: SLICEC.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1101110111011000
word: SLICEC.K1.INIT 0111100110100010
word: SLICED.K0.INIT 0000010100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C38:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: A0 W1_H02E0501
arc: A2 V02S0501
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: B0 V02N0101
arc: B2 H02E0101
arc: B4 H02E0301
arc: B5 H02E0301
arc: C0 E1_H02W0401
arc: C2 H02W0601
arc: C4 V00T0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 V02S0201
arc: D4 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F0
arc: M0 V00B0000
arc: M4 W1_H02E0401
arc: MUXCLK1 CLK0
arc: S1_V02S0601 F4
arc: S3_V06S0103 Q2
arc: V00T0000 Q2
arc: V01S0000 F2
word: SLICEA.K0.INIT 1111111110101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0101010101010100
word: SLICEC.K1.INIT 0100010001000100
word: SLICEB.K0.INIT 1000111100000111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R13C39:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02W0701
arc: A1 H02W0701
arc: A4 V02S0301
arc: A5 V02S0301
arc: A6 W1_H02E0701
arc: A7 S1_V02N0301
arc: B0 W1_H02E0301
arc: B2 E1_H01W0100
arc: B3 H00R0100
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 W1_H02E0301
arc: C0 H02E0601
arc: C2 W1_H02E0401
arc: C3 E1_H02W0401
arc: C4 V00T0000
arc: C5 V02S0001
arc: C6 H02E0601
arc: CE0 H02E0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 W1_H02E0201
arc: D2 E1_H02W0201
arc: D3 S1_V02N0201
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 S1_V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H00R0000 F6
arc: H00R0100 Q7
arc: H01W0000 F0
arc: M0 V00T0100
arc: M1 H02W0001
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q1
arc: S3_V06S0103 Q1
arc: V01S0000 F0
arc: V01S0100 F4
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 0011001100000011
word: SLICEA.K0.INIT 0101010101010100
word: SLICEA.K1.INIT 0101010100000000
word: SLICED.K0.INIT 0000000011111110
word: SLICED.K1.INIT 0101010100000000
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1010001110100000
word: SLICEC.K1.INIT 1010111110101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C3:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 S1_V02N0701
arc: A0 E1_H02W0501
arc: A6 H00L0000
arc: B0 V02S0301
arc: B6 S1_V02N0501
arc: C0 S1_V02N0601
arc: C6 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D6 H02E0201
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0303 F6
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1110101011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R13C40:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A4 F7
arc: A5 F7
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 E1_H01W0100
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 E1_H02W0301
arc: B7 H02E0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 F6
arc: C4 V00T0000
arc: C5 V00T0000
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 W1_H02E0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 V02N0401
arc: D7 H01W0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 H02W0601
arc: M3 H02E0201
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0101 Q3
arc: V00B0000 F4
arc: V01S0100 F2
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0010000000110000
word: SLICEA.K1.INIT 0010111100111111
word: SLICEB.K0.INIT 0000100000001100
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1100000011001010
word: SLICEC.K1.INIT 1100111111001010
word: SLICED.K0.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C41:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 S3_V06N0203
arc: A2 V00B0000
arc: A3 V00B0000
arc: A5 N1_V01S0100
arc: B2 E1_H01W0100
arc: B3 V02S0301
arc: C0 H00L0000
arc: C2 N1_V01S0100
arc: C3 E1_H01W0000
arc: C5 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 F0
arc: D3 F0
arc: D5 S1_V02N0601
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0103 F2
arc: V00B0100 F5
word: SLICEC.K1.INIT 1111111110100101
word: SLICEA.K0.INIT 1111000011111111
word: SLICEB.K0.INIT 0000000001000000
word: SLICEB.K1.INIT 0000000001100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C42:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203
arc: A7 H00L0000
arc: B0 V02S0101
arc: B5 V02S0501
arc: B7 H02E0301
arc: C0 N1_V01S0100
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D5 H02E0201
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F0
arc: V00B0100 F5
word: SLICEC.K1.INIT 1111111100110011
word: SLICEA.K0.INIT 1100000011000000
word: SLICED.K1.INIT 0000011100001101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R13C43:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02W0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W3_H06W0103 N1_V01S0100
arc: A1 S1_V02N0701
arc: A2 H02E0701
arc: A3 V02S0501
arc: A6 V02N0301
arc: B1 N1_V02S0301
arc: B2 W1_H02E0101
arc: B3 S1_V02N0101
arc: B6 W1_H02E0101
arc: C1 H02W0601
arc: C2 N1_V01N0001
arc: C3 V02S0401
arc: C6 Q6
arc: CE0 H02E0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: D6 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q4
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q3
arc: V01S0000 F6
arc: V01S0100 F3
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111111111111
word: SLICED.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C44:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0601 N3_V06S0303
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0201
arc: V00T0000 V02N0601
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: A1 V01N0101
arc: A2 V02S0701
arc: A3 V02S0701
arc: B1 H02E0101
arc: C1 H02E0601
arc: C2 N1_V02S0601
arc: C4 H02W0601
arc: C5 V00T0000
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 H02E0201
arc: D6 H01W0000
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F6
arc: S1_V02S0001 F0
arc: S3_V06S0303 F5
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1010000010100000
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R13C45:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: H00L0000 V02S0201
arc: H00R0100 S1_V02N0701
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H01E0001
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02W0501
arc: V00T0100 H02E0101
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A2 H02W0701
arc: A4 V00B0000
arc: A5 E1_H01W0000
arc: A6 E1_H01W0000
arc: B0 V00T0000
arc: B2 H01W0100
arc: B3 Q3
arc: B4 V01S0000
arc: B5 H00R0000
arc: B6 V00B0000
arc: C0 E1_H01W0000
arc: C2 E1_H01W0000
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V00T0000
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 Q2
arc: D4 E1_H01W0100
arc: D5 H00L0100
arc: D6 H00L0100
arc: E1_H01E0101 F0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 Q0
word: SLICED.K0.INIT 0000000000000100
word: SLICEA.K0.INIT 1111111111111110
word: SLICEC.K0.INIT 1010101010101001
word: SLICEC.K1.INIT 0110110011001100
word: SLICEB.K0.INIT 0111111010000001
word: SLICEB.K1.INIT 0011001100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C46:PLC2
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 H01E0101
arc: N1_V02N0101 H06E0103
arc: N3_V06N0103 H01E0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02W0701
arc: V00T0100 H02E0301
arc: A2 F5
arc: A4 V00T0000
arc: A6 H00R0000
arc: B0 V01N0001
arc: B2 H01W0100
arc: B4 H02E0101
arc: B5 H00R0000
arc: C0 H00L0000
arc: C4 V02N0201
arc: C6 V00T0000
arc: CE0 S1_V02N0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V00T0100
arc: D4 V01N0001
arc: D5 V02N0601
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q4
arc: N3_V06N0303 F5
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q4
arc: W1_H02W0701 F5
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0110011010011001
word: SLICED.K0.INIT 1010000010100000
word: SLICEC.K0.INIT 0001001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R13C47:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 H01E0101
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 V02S0101
arc: W1_H02W0701 S3_V06N0203
arc: A0 V01N0101
arc: C0 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 0101111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C48:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 V06S0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H02E0601
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 H02W0701
arc: A3 V00T0000
arc: A4 V00T0000
arc: A6 H00R0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H00R0000
arc: B6 V00T0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C3 H00L0100
arc: C4 V02N0201
arc: C6 V02N0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 Q2
arc: D3 V00B0100
arc: D4 H01W0000
arc: D6 H01W0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M4 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q6
arc: N3_V06N0303 Q6
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 F4
word: SLICEC.K0.INIT 0000000000000100
word: SLICED.K0.INIT 1111111111111110
word: SLICEA.K0.INIT 1010101010101001
word: SLICEA.K1.INIT 0110101010101010
word: SLICEB.K0.INIT 0110011010011001
word: SLICEB.K1.INIT 0111100011100001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C49:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 V01N0101
arc: A1 W1_H02E0501
arc: A2 V01N0101
arc: B0 V01N0001
arc: B1 V01N0001
arc: B3 V01N0001
arc: C0 H02E0601
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 H01E0101
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F1
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: W1_H02W0101 F1
word: SLICEA.K0.INIT 1100001111001100
word: SLICEA.K1.INIT 0011110010011100
word: SLICEB.K0.INIT 1010010110101010
word: SLICEB.K1.INIT 1100001111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R13C4:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: A2 F5
arc: A5 V02S0301
arc: B0 H02E0101
arc: B5 W1_H02E0301
arc: C0 S1_V02N0401
arc: C2 N1_V02S0401
arc: C5 H02E0601
arc: CE0 V02S0201
arc: CE2 H00L0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: D5 V02S0601
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M5 H00L0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q2
arc: S1_V02S0401 Q6
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0011000000110000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111010101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R13C50:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: H00R0000 H02W0601
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 S3_V06N0203
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: A1 H02W0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: C0 V02N0401
arc: C1 H02W0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: D2 Q2
arc: E1_H01E0001 Q2
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q2
arc: N3_V06N0103 Q2
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 1111001100001100
word: SLICEA.K1.INIT 0011101111000100
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C51:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: H00L0000 H02W0201
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00T0000 H02W0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: A0 H01E0001
arc: A6 S1_V02N0101
arc: A7 H00L0000
arc: B2 H01W0100
arc: B3 Q3
arc: B6 V00B0000
arc: B7 V00T0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C4 Q4
arc: C6 H02E0601
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0201
arc: D2 Q2
arc: D3 V02N0001
arc: D6 N1_V02S0401
arc: D7 H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 F6
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q1
arc: V01S0000 Q4
arc: V01S0100 Q3
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1100010001000100
word: SLICEA.K0.INIT 0101111110100000
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K1.INIT 1100010001000100
word: SLICEB.K0.INIT 0011111111000000
word: SLICEB.K1.INIT 0011001111001100
word: SLICEC.K0.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C52:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V01N0101
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: A0 V01N0101
arc: A3 H02W0701
arc: A5 E1_H01W0000
arc: B0 V01N0001
arc: B2 H00L0000
arc: B3 H00L0000
arc: B5 V02N0701
arc: C0 E1_H01W0000
arc: C2 F4
arc: C3 F4
arc: C5 V01N0101
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 F0
arc: D3 F0
arc: D5 H02W0201
arc: E1_H01E0101 F4
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 Q0
arc: H01W0000 F4
arc: LSR1 H02W0501
arc: M2 V00T0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q0
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: V01S0100 Q0
arc: W1_H02W0001 F0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111011
word: SLICEA.K0.INIT 1111111111111110
word: SLICEB.K0.INIT 1100001111110000
word: SLICEB.K1.INIT 0100101111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C53:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: H00L0000 H02E0201
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 N3_V06S0203
arc: A2 V00T0000
arc: A3 V00T0000
arc: B2 H02E0301
arc: B3 H02E0301
arc: C3 H00R0100
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V01S0100
arc: D3 H02E0001
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V00T0000 Q0
arc: V01S0000 F2
arc: V01S0100 Q5
arc: W1_H02W0201 Q0
word: SLICEB.K0.INIT 1110111000010001
word: SLICEB.K1.INIT 0111100101111000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C54:PLC2
arc: H00R0000 S1_V02N0601
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: C0 V02N0401
arc: C1 H02E0401
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
arc: V00T0100 F1
word: SLICEA.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R13C56:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R13C58:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R13C59:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R13C5:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: A2 V02N0501
arc: B2 S1_V02N0101
arc: B4 H01E0101
arc: C0 N1_V02S0601
arc: C1 V02S0401
arc: C2 H00L0100
arc: CE0 H00R0100
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 W1_H02E0001
arc: D4 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0301 Q1
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q3
arc: V01S0100 Q4
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R13C61:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R13C62:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R13C6:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 H01E0101
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02S0201
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0000 S1_V02N0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: A0 H02W0701
arc: A5 V02N0101
arc: B5 N1_V02S0501
arc: C5 V00T0000
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D5 E1_H01W0100
arc: E1_H02E0201 Q0
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0000
arc: M5 H00L0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
word: SLICEA.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R13C7:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 N3_V06S0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02E0701
arc: A1 E1_H02W0501
arc: A3 E1_H02W0501
arc: B0 H02E0101
arc: B1 V00T0000
arc: B3 H00R0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 N1_V01S0000
arc: D3 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q0
arc: W1_H02W0301 Q3
word: SLICEB.K1.INIT 1110101011000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111100010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 H02W0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 E3_H06W0203
arc: B0 V02N0301
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111001100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R13C9:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: B0 H02W0101
arc: CE0 H02E0101
arc: CE1 H00L0000
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M3 H02W0201
arc: M4 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0501 Q7
arc: V01S0000 Q4
arc: V01S0100 Q3
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 1100110000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C10:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 S1_V02N0501
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1010111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R14C11:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N3_V06S0203
arc: A1 V01N0101
arc: B0 V01N0001
arc: C0 V02N0401
arc: C1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02E0201
arc: E1_H01E0001 Q1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1111010101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R14C12:PLC2
arc: E1_H02E0001 V01N0001
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 S3_V06N0303
arc: A1 V02N0501
arc: A3 V01N0101
arc: A4 V02S0101
arc: B0 V02N0101
arc: B3 H00R0000
arc: B4 H02W0301
arc: C0 W1_H02E0601
arc: C1 F4
arc: C3 H00R0100
arc: C4 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 S1_V02N0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0301 Q1
arc: V00T0100 F3
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1100000011111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1010111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R14C13:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 H02W0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 V02S0301
arc: A0 V02S0701
arc: A3 F5
arc: A5 N1_V01S0100
arc: A6 F5
arc: B3 H00R0000
arc: B5 W1_H02E0101
arc: C0 S1_V02N0601
arc: C2 F4
arc: C3 F4
arc: C4 V02S0201
arc: C5 V02N0201
arc: C6 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 H00R0000
arc: D3 V02S0001
arc: D4 V02S0601
arc: D5 H02W0001
arc: D6 V00B0000
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 E1_H02W0501
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 1000110000001100
word: SLICEC.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 1010000011111111
word: SLICED.K0.INIT 1010000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R14C14:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02N0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V01N0101
arc: B0 V01N0001
arc: B1 V00B0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02S0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1111001100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R14C15:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 S1_V02N0501
arc: A0 V01N0101
arc: A7 W1_H02E0501
arc: B0 V01N0001
arc: B7 V02N0501
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICED.K1.INIT 1101100011100100
word: SLICEA.K0.INIT 1011101100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R14C16:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 H01E0001
arc: A1 V01N0101
arc: A3 H02W0501
arc: A4 F5
arc: A6 V02N0301
arc: B0 E1_H02W0301
arc: B1 H02E0101
arc: B2 S1_V02N0101
arc: B5 E1_H02W0301
arc: B7 E1_H02W0101
arc: C0 V02N0401
arc: C2 H00L0100
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 V00T0100
arc: D0 H02E0001
arc: D1 F2
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 F2
arc: D5 H02E0001
arc: D6 F0
arc: D7 F0
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: V00T0100 F3
word: SLICEC.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1111001111000000
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K1.INIT 1011101110001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R14C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 E3_H06W0103
arc: V00B0100 S1_V02N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V06N0203
arc: A2 E1_H02W0501
arc: A3 F5
arc: A5 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 H02W0101
arc: B3 H02E0301
arc: B4 H02W0101
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 S1_V02N0601
arc: C1 E1_H01W0000
arc: C2 E1_H02W0601
arc: C4 V00T0000
arc: C5 V00B0100
arc: C6 E1_H02W0401
arc: C7 V01N0101
arc: D0 E1_H02W0201
arc: D1 F0
arc: D2 V02N0201
arc: D3 W1_H02E0201
arc: D4 F2
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: D7 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
arc: V00T0000 F0
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEC.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1111110000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R14C18:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 V06N0303
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 E1_H02W0601
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 H02W0701
arc: A2 V00T0000
arc: A3 V00T0000
arc: A5 S1_V02N0301
arc: A6 E1_H01W0000
arc: A7 E1_H01W0000
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B5 E1_H02W0301
arc: B6 S1_V02N0701
arc: C0 S1_V02N0401
arc: C1 E1_H02W0401
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H02E0601
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: D0 H00R0000
arc: D1 E1_H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 V00B0000
arc: D6 F0
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F5
arc: M2 V00B0100
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: V00B0100 F7
arc: V00T0000 F0
arc: V01S0100 F7
word: SLICEC.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1110000000100000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1100100000001000
word: SLICEB.K1.INIT 1110111100101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C19:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A3 V02S0501
arc: A4 H02E0501
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 S1_V02N0301
arc: B0 H00R0100
arc: B1 E1_H01W0100
arc: B2 E1_H02W0101
arc: B3 W1_H02E0101
arc: C0 W1_H02E0401
arc: C1 H02E0601
arc: C2 S1_V02N0401
arc: C3 H00L0100
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C6 H02W0601
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 S1_V02N0001
arc: D2 V00T0100
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: D5 W1_H02E0001
arc: D6 V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 F7
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N1_V02N0601 F6
arc: S3_V06S0003 Q0
arc: V00T0100 F3
arc: V01S0000 F0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000110011001100
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R14C20:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 S3_V06N0103
arc: H00R0100 V02S0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: A0 V01N0101
arc: A4 V02N0301
arc: B0 H02W0301
arc: B5 V01S0000
arc: B6 W1_H02E0101
arc: B7 V00B0000
arc: C0 E1_H01W0000
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 S1_V02N0001
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: D6 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0401 F6
arc: V00B0000 F4
arc: V01S0000 F4
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000000010101010
word: SLICEC.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 0000100000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1111001111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R14C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 V06N0203
arc: H00L0000 V02N0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A1 V02N0701
arc: A4 V00T0000
arc: A7 N1_V02S0101
arc: B1 N1_V02S0301
arc: B2 E1_H02W0301
arc: B3 H02E0101
arc: B4 V02N0501
arc: B7 H02W0101
arc: C1 H00L0000
arc: C2 W1_H02E0401
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: C7 V02N0001
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: D3 V00T0100
arc: D4 V00B0000
arc: D7 W1_H02E0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F4
arc: H01W0100 F2
arc: M0 V00B0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0201 F2
arc: S3_V06S0003 Q3
arc: V00T0100 Q1
arc: V01S0100 F2
arc: W1_H02W0201 F0
word: SLICEB.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000111100110011
word: SLICED.K1.INIT 1010100101011001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001110010010011
word: SLICEC.K0.INIT 0110011000111100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R14C22:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A2 S1_V02N0501
arc: A3 E1_H02W0501
arc: A4 V02N0301
arc: A5 S1_V02N0301
arc: A6 V02N0101
arc: A7 V02N0101
arc: B2 F3
arc: B3 V02N0301
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 V02N0701
arc: B7 E1_H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 F4
arc: C3 V02N0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C7 E1_H02W0601
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D2 H02W0201
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D5 H02E0201
arc: D6 E1_H01W0100
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H02E0001 F0
arc: E1_H02E0301 F1
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N3_V06N0303 F6
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 0010001001110111
word: SLICEA.K1.INIT 1111000000001111
word: SLICEC.K0.INIT 1010001000000000
word: SLICEC.K1.INIT 0010100010100010
word: SLICEB.K1.INIT 0000110000001010
word: SLICEA.K0.INIT 0000111111110000
word: SLICED.K1.INIT 1110010000011011
word: SLICEB.K0.INIT 0101010111111100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C23:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0001
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H06W0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: A2 V02S0501
arc: A3 E1_H02W0701
arc: A4 N1_V01S0100
arc: A5 S1_V02N0101
arc: A6 V02N0301
arc: A7 V00T0100
arc: B0 H02E0301
arc: B2 H00R0100
arc: B3 V01N0001
arc: B4 H02E0101
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V00B0000
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0000 F4
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C24:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0000
arc: A1 V02N0501
arc: A2 N1_V02S0501
arc: A3 S1_V02N0701
arc: A4 W1_H02E0501
arc: A5 V00B0000
arc: A6 V02S0101
arc: A7 H02W0501
arc: B0 S1_V02N0301
arc: B1 V02N0301
arc: B2 V01N0001
arc: B3 H00R0000
arc: B4 H02E0301
arc: B5 V00B0100
arc: B6 S1_V02N0501
arc: B7 V00T0000
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F5
arc: S1_V02S0101 F1
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: V01S0000 F3
arc: V01S0100 F2
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C25:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 V06S0103
arc: H00L0000 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H01E0001
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 H02W0701
arc: A1 V01N0101
arc: A2 N1_V02S0701
arc: A3 V02N0701
arc: A4 V02N0101
arc: A5 S1_V02N0101
arc: A6 V02S0101
arc: A7 E1_H02W0701
arc: B0 V01N0001
arc: B1 V02N0301
arc: B2 H00L0000
arc: B3 S1_V02N0301
arc: B4 H01E0101
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: B7 N1_V01S0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0101 F1
arc: E1_H02E0301 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C26:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N1_V02S0301
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V00T0000 V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0701
arc: A1 E1_H02W0501
arc: A2 H02W0501
arc: A3 V01N0101
arc: A4 N1_V01S0100
arc: A5 S1_V02N0101
arc: A6 E1_H01W0000
arc: A7 V02N0301
arc: B0 H02W0301
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 H01W0100
arc: B4 V00B0100
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 V00T0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: V01S0000 F1
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C27:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 S1_V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: A0 S1_V02N0701
arc: A1 V02N0501
arc: A4 V02N0301
arc: A6 E1_H02W0501
arc: B0 V01N0001
arc: B1 S1_V02N0301
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 S1_V02N0501
arc: C6 V02N0001
arc: D4 S1_V02N0401
arc: D5 E1_H02W0001
arc: D6 V00B0000
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: S1_V02S0101 F1
arc: V01S0000 F1
arc: V01S0100 F6
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 0000000011100100
word: SLICEC.K0.INIT 0101010110101010
word: SLICEC.K1.INIT 0011001111001100
word: SLICED.K1.INIT 0011001111001100
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R14C28:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02N0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 V06S0303
arc: A1 S1_V02N0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 N1_V02S0301
arc: A5 N1_V02S0301
arc: B1 H02W0301
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: C1 W1_H02E0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V00T0100
arc: C5 V00T0100
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 V02S0001
arc: D4 H02W0201
arc: D5 H02W0201
arc: E1_H01E0001 Q3
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F2
arc: H01W0000 Q7
arc: H01W0100 F4
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 H02W0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q3
arc: S1_V02S0301 F1
arc: V01S0000 Q7
arc: V01S0100 Q3
arc: W1_H02W0101 Q3
word: SLICEB.K0.INIT 0011000000010001
word: SLICEB.K1.INIT 1111110011011101
word: SLICEC.K0.INIT 0000100000001011
word: SLICEC.K1.INIT 1111100011111011
word: SLICEA.K1.INIT 0000000010111000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C29:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V06N0303
arc: A0 H02W0501
arc: A1 H00L0100
arc: A2 F5
arc: A3 F7
arc: A4 V00T0100
arc: A5 E1_H02W0701
arc: A6 H02W0701
arc: A7 H02E0701
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 W1_H02E0101
arc: B3 E1_H02W0301
arc: B4 V02N0501
arc: B5 V02N0501
arc: B7 V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H00R0100
arc: C3 V02N0401
arc: C4 H02E0601
arc: C5 H02W0401
arc: C6 Q6
arc: C7 W1_H02E0401
arc: CE1 N1_V02S0201
arc: CE2 V02N0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 S1_V02N0601
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 V00B0000
arc: E1_H01E0101 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: M0 W1_H02E0601
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: N3_V06N0203 Q4
arc: V01S0000 Q4
arc: V01S0100 F2
word: SLICED.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 0000000010001101
word: SLICEA.K1.INIT 1111111110001101
word: SLICED.K1.INIT 0000000010111000
word: SLICEC.K1.INIT 0000000011100010
word: SLICEB.K0.INIT 0000111111101110
word: SLICEB.K1.INIT 0011001111111010
word: SLICEC.K0.INIT 0000111000000010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R14C2:PLC2
arc: E1_H02E0201 V02N0201
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: S3_V06S0103 N1_V01S0100
arc: B0 V02N0301
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1100000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R14C30:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 F5
arc: A5 H02E0501
arc: A6 E1_H02W0501
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B1 V02N0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 S1_V02N0701
arc: B6 W1_H02E0101
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 S1_V02N0201
arc: C5 W1_H02E0401
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: CE1 E1_H02W0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 W1_H02E0001
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: H01W0000 F6
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 H02W0601
arc: M3 H00L0000
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: V01S0000 Q3
word: SLICEB.K0.INIT 1111111100011011
word: SLICEB.K1.INIT 0000000000011011
word: SLICED.K0.INIT 1010111110111011
word: SLICED.K1.INIT 0000000001000111
word: SLICEA.K0.INIT 0000000011100010
word: SLICEA.K1.INIT 1111111111100010
word: SLICEC.K1.INIT 0000000011011000
word: SLICEC.K0.INIT 0011111100111010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C31:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 V01N0001
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 E1_H01E0001
arc: A3 H02E0501
arc: A4 H02E0701
arc: A5 Q5
arc: A6 V00T0100
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 N1_V02S0101
arc: B3 Q3
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02S0401
arc: C4 H02E0601
arc: C5 E1_H02W0601
arc: C6 E1_H02W0401
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 V02S0001
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 E1_H02W0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M4 H02W0401
arc: M5 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V01S0100 Q5
arc: W1_H02W0101 F3
arc: W1_H02W0401 F4
word: SLICEB.K0.INIT 1110000000100000
word: SLICEB.K1.INIT 1100110010101010
word: SLICEC.K0.INIT 1100111011011111
word: SLICEC.K1.INIT 0001000000010011
word: SLICEA.K0.INIT 1000101000000000
word: SLICEA.K1.INIT 0110110100000000
word: SLICED.K0.INIT 0000000010111000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C32:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 E1_H02W0501
arc: A0 F7
arc: A1 F7
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 N1_V02S0101
arc: A7 H02E0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 H01W0100
arc: B3 Q3
arc: B4 V02N0501
arc: B5 V02N0501
arc: B6 W1_H02E0301
arc: B7 V00B0100
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 Q6
arc: C7 V02N0001
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 V02S0601
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q3
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q6
arc: S1_V02S0001 F0
arc: V00B0100 Q5
arc: V01S0100 F2
word: SLICED.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1101100011011000
word: SLICEA.K0.INIT 1100000011100010
word: SLICEA.K1.INIT 1111001111100010
word: SLICEC.K0.INIT 0011000100100000
word: SLICEC.K1.INIT 1111110111101100
word: SLICEB.K0.INIT 1000101010000000
word: SLICEB.K1.INIT 1101111111010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C33:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 V06N0303
arc: A0 H00R0000
arc: A1 V02N0701
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 H02W0501
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 V02N0301
arc: B3 Q3
arc: B4 V02S0501
arc: B5 V02S0501
arc: B6 V00T0000
arc: C0 W1_H02E0401
arc: C1 V02N0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 V00T0100
arc: C6 H01E0001
arc: CE0 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q6
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 F4
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N3_V06N0003 Q0
arc: S1_V02S0401 F6
arc: V01S0100 Q3
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0100010101000000
word: SLICEB.K1.INIT 1110111111101010
word: SLICEC.K0.INIT 0000101100001000
word: SLICEC.K1.INIT 1111101111111000
word: SLICEA.K0.INIT 0111011101110100
word: SLICEA.K1.INIT 0011111100101110
word: SLICED.K0.INIT 0000101100001000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C34:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V06N0303
arc: A1 W1_H02E0701
arc: A2 V00T0000
arc: A4 H02E0701
arc: A5 H02E0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 H02W0301
arc: B3 H02W0101
arc: B5 N1_V02S0501
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 H02E0601
arc: C5 W1_H02E0601
arc: C6 V01N0101
arc: C7 V01N0101
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: M0 V00T0100
arc: M4 V00T0100
arc: M6 N1_V01N0101
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: S1_V02S0301 F3
arc: V01S0000 F6
word: SLICEA.K0.INIT 1111110011111100
word: SLICEA.K1.INIT 1111110010101000
word: SLICEC.K0.INIT 1111101011111010
word: SLICEC.K1.INIT 1111110010101000
word: SLICED.K0.INIT 1110001000000000
word: SLICED.K1.INIT 1110001011111111
word: SLICEB.K0.INIT 0110100011011010
word: SLICEB.K1.INIT 0000001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R14C35:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 F7
arc: A2 H01E0001
arc: A4 H02E0701
arc: A5 H02E0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: C0 H00R0100
arc: C2 W1_H02E0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 F4
arc: C7 V02N0201
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0001
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 H02E0201
arc: D7 H02W0001
arc: E1_H01E0001 Q6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 Q6
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: M6 N1_V01N0101
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F2
arc: V00T0000 F0
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0011000100110000
word: SLICEA.K1.INIT 0011001100100010
word: SLICEB.K0.INIT 0000000011000100
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1000110010000000
word: SLICEC.K1.INIT 1011111110110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C36:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 N1_V02S0701
arc: A4 F7
arc: A5 V02N0301
arc: A6 H02E0701
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B5 V00B0100
arc: B7 H02E0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C2 H02W0401
arc: C3 N1_V01N0001
arc: C4 H02W0601
arc: C5 W1_H02E0401
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 H02E0201
arc: D5 V02N0601
arc: D6 H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0601 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: V01S0100 Q5
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000110000000100
word: SLICEA.K1.INIT 0011111100110111
word: SLICEB.K0.INIT 0010000000110000
word: SLICEB.K1.INIT 0111010101110111
word: SLICED.K0.INIT 0000101000001111
word: SLICED.K1.INIT 0110111010000110
word: SLICEC.K0.INIT 0000000001011111
word: SLICEC.K1.INIT 0101010000010000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C37:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0601
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 H02W0501
arc: A5 V02N0101
arc: A7 F5
arc: B0 H02E0301
arc: B1 H02E0301
arc: B5 V02N0501
arc: B7 V02S0701
arc: C0 V02S0601
arc: C1 V02S0601
arc: C5 V02N0001
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H02W0201
arc: D5 V00B0000
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00T0100
arc: N1_V01N0001 F2
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 1000101010000000
word: SLICEA.K1.INIT 1101111111010101
word: SLICEC.K1.INIT 0111110010010100
word: SLICED.K1.INIT 0000000001110111
word: SLICEB.K0.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R14C38:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V01N0001
arc: A0 E1_H02W0701
arc: A2 F5
arc: A3 H01E0001
arc: A5 V02N0301
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 E1_H02W0301
arc: B3 H00R0000
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: C0 F4
arc: C1 F4
arc: C2 H02E0401
arc: C3 N1_V01N0001
arc: C4 W1_H02E0601
arc: C5 W1_H02E0401
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 W1_H02E0201
arc: D3 E1_H02W0201
arc: D5 H02W0001
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 V00T0000
arc: M2 V00T0100
arc: N1_V01N0001 F5
arc: S1_V02S0001 F0
arc: W1_H02W0001 F2
word: SLICEB.K0.INIT 0010000000110000
word: SLICEB.K1.INIT 0011001111110111
word: SLICEC.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 0011000100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEC.K1.INIT 0101000101000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C39:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02S0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0100
arc: A4 H02E0701
arc: A6 V02S0301
arc: A7 V02S0301
arc: B0 S1_V02N0101
arc: B3 Q3
arc: B6 F3
arc: B7 F3
arc: C0 V02S0401
arc: C3 E1_H02W0401
arc: C4 H02E0401
arc: C6 V02S0201
arc: C7 V02S0201
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 V01S0100
arc: D4 H02W0201
arc: D6 H02E0001
arc: D7 V00B0000
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q4
arc: M0 V00B0100
arc: M3 H00R0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0401 Q4
arc: V01S0000 F6
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111111110101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000010101111
word: SLICEB.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1111000001000100
word: SLICED.K1.INIT 1111000011101110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C3:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02N0701
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0100 H02W0301
arc: W1_H02W0301 V02N0301
arc: A0 F5
arc: A1 H02W0501
arc: A3 H02W0701
arc: A5 S1_V02N0101
arc: A7 V02S0101
arc: B0 H00R0100
arc: B2 H02W0101
arc: B3 H02W0101
arc: B5 H02W0101
arc: B7 S1_V02N0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02S0601
arc: C5 V02N0201
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 H02E0201
arc: D3 H00R0000
arc: D5 S1_V02N0601
arc: D7 V01N0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0201 F2
arc: V01S0100 F7
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1101010111010101
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1010000011111111
word: SLICEB.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R14C40:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A0 W1_H02E0701
arc: A2 H00L0100
arc: A4 N1_V02S0301
arc: A5 F7
arc: B0 V01N0001
arc: B2 S1_V02N0101
arc: B4 V01S0000
arc: C0 W1_H02E0401
arc: C2 V02S0401
arc: C4 E1_H02W0601
arc: C5 E1_H02W0401
arc: C7 V02N0001
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 N1_V02S0001
arc: D4 F2
arc: D5 F2
arc: D7 N1_V02S0601
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0100
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: N3_V06N0103 Q1
arc: V01S0000 F7
word: SLICEA.K0.INIT 0010001100000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111110101100
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000110100001100
word: SLICEC.K1.INIT 0000111100001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R14C41:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 S3_V06N0103
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V02S0401
arc: W3_H06W0203 E1_H02W0401
arc: A0 N1_V02S0701
arc: B0 H02W0101
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1011111100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R14C42:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 H02W0701
arc: B0 V02N0301
arc: B3 V01N0001
arc: C0 V02S0401
arc: C3 N1_V02S0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D3 H02W0201
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: S3_V06S0003 F0
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111111100110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C43:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 F5
arc: A1 N1_V02S0701
arc: A2 H00L0100
arc: A5 V02S0101
arc: B2 V02N0301
arc: B5 H00L0000
arc: C0 N1_V02S0601
arc: C1 N1_V01S0100
arc: C2 V02S0401
arc: C5 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 F2
arc: D2 W1_H02E0201
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
word: SLICEA.K0.INIT 0101111111111111
word: SLICEA.K1.INIT 0101111111111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C44:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0201
arc: W1_H02W0001 V02S0001
arc: W3_H06W0203 E1_H02W0701
arc: A5 Q5
arc: B0 H01W0100
arc: B3 H01W0100
arc: B4 H02E0301
arc: B5 W1_H02E0301
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 N1_V02S0401
arc: C3 H02E0401
arc: C5 N1_V02S0001
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D4 V02S0601
arc: D5 V02N0601
arc: D6 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q5
arc: N3_V06N0203 Q4
arc: S3_V06S0003 F3
arc: V01S0000 F6
arc: V01S0100 F0
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0011001100000000
word: SLICEA.K0.INIT 0011000000110000
word: SLICEC.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 0011000000110000
word: SLICED.K1.INIT 0011001100000000
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C45:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 N1_V01S0100
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02S0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: C0 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R14C46:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00T0100 V02S0701
arc: W1_H02W0701 S1_V02N0701
arc: B4 N1_V02S0701
arc: C0 N1_V01N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D4 E1_H02W0201
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
arc: V01S0000 F4
word: SLICEC.K0.INIT 1111111111001100
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C47:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 W1_H02E0501
arc: H01W0100 W3_H06E0303
arc: V00B0100 V02S0101
arc: W1_H02W0601 V02S0601
arc: A2 W1_H02E0501
arc: B6 V00T0000
arc: C0 H00L0000
arc: C3 V02N0401
arc: C4 Q4
arc: C6 V00T0100
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 N1_V02S0201
arc: D3 W1_H02E0001
arc: D6 V02S0401
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0401 Q4
arc: N3_V06N0003 Q0
arc: V00T0000 Q2
arc: V00T0100 Q3
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111100001111
word: SLICED.K0.INIT 0000000000000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R14C48:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0601
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: A0 H00R0000
arc: A4 H02W0701
arc: A6 N1_V01S0100
arc: A7 H02E0701
arc: B0 E1_H01W0100
arc: B4 H02E0101
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 W1_H02E0301
arc: C0 E1_H01W0000
arc: C1 V02S0601
arc: C4 W1_H02E0401
arc: C5 V00T0100
arc: C6 W1_H02E0601
arc: C7 S1_V02N0001
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 Q2
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: W1_H02W0201 F0
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0100000000000000
word: SLICED.K0.INIT 0000000001000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000110000000000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1010101010101000
word: SLICED.K1.INIT 1000010000100001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R14C49:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0701 E1_H01W0100
arc: A1 H00R0000
arc: A2 V00T0000
arc: A4 H02E0501
arc: A5 V00T0000
arc: A6 V02S0101
arc: A7 V02S0301
arc: B1 V02S0301
arc: B2 V02S0101
arc: B4 V02S0501
arc: B5 V00B0100
arc: B6 H01E0101
arc: B7 V00B0000
arc: C1 W1_H02E0401
arc: C2 H02E0401
arc: C4 E1_H02W0601
arc: C5 H01E0001
arc: C6 H02E0401
arc: C7 H02W0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F2
arc: D2 H02W0201
arc: D4 F2
arc: D5 H02W0201
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F1
arc: H01W0100 F5
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q0
arc: N3_V06N0303 F6
arc: V00B0100 F7
arc: V01S0100 Q0
word: SLICED.K0.INIT 0000010000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 0000001000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0001000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C4:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: A0 H02W0701
arc: A1 H02W0501
arc: A2 S1_V02N0501
arc: A3 V02S0501
arc: A5 N1_V01S0100
arc: B0 F3
arc: B3 V01N0001
arc: B4 V02N0501
arc: B5 N1_V01S0000
arc: C1 S1_V02N0401
arc: C2 S1_V02N0601
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 V02S0601
arc: E1_H01E0101 Q1
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: LSR1 H02E0301
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: S1_V02S0401 F4
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1011101100110011
word: SLICEA.K1.INIT 1111010101010101
word: SLICEB.K0.INIT 1010000011111111
word: SLICEC.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R14C50:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 W3_H06E0003
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 V00B0000
arc: A6 N1_V01N0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B6 V00B0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 Q4
arc: C6 Q6
arc: CE0 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D6 H00L0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 H02E0601
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: V00B0000 Q4
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1100110011001001
word: SLICEB.K1.INIT 0110110011001100
word: SLICEA.K0.INIT 0011110011000011
word: SLICEA.K1.INIT 0110101010101001
word: SLICEC.K0.INIT 0000111100001111
word: SLICED.K0.INIT 0000000000010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C51:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 H01E0101
arc: A0 H01E0001
arc: B0 H02E0301
arc: C0 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 F0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0201 F0
arc: N3_V06N0003 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1111111111111110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C52:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 V02S0201
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H02E0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 N1_V01S0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: B0 V00T0000
arc: B2 H00R0100
arc: B3 H00R0100
arc: C0 V02S0401
arc: C2 V02S0601
arc: C3 V02S0601
arc: CE0 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00R0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q0
arc: N1_V02N0701 Q5
arc: V00T0000 Q0
arc: V01S0000 F2
word: SLICEA.K0.INIT 0011110011000011
word: SLICEB.K0.INIT 1100110011001001
word: SLICEB.K1.INIT 0110110011001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C53:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0201 H06E0103
arc: S1_V02S0001 V01N0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0203

.tile R14C54:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: LSR0 V00T0000
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0401 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C55:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E1_H01W0100

.tile R14C56:PLC2
arc: H01W0100 W3_H06E0303
arc: S3_V06S0203 N3_V06S0203

.tile R14C58:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103

.tile R14C59:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203

.tile R14C5:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 V02N0701
arc: A0 V02S0701
arc: A3 V02N0501
arc: A4 V00T0000
arc: A7 H02W0701
arc: B0 V02S0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B5 H00R0000
arc: B7 S1_V02N0701
arc: C0 S1_V02N0601
arc: C2 H00L0100
arc: C4 V01N0101
arc: C5 V01N0101
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 E1_H02W0001
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR0 V00B0100
arc: M2 E1_H02W0601
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEC.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R14C60:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R14C62:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R14C6:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 V06N0303
arc: A0 V02N0701
arc: A1 V02N0501
arc: A2 V01N0101
arc: A4 N1_V02S0301
arc: A6 V02N0301
arc: B1 V01N0001
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 H00L0000
arc: B6 S1_V02N0501
arc: C0 F4
arc: C1 S1_V02N0601
arc: C3 H00L0000
arc: C4 W1_H02E0601
arc: C6 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: D6 W1_H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0301
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0401 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1010111100001111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1010101011001100
word: SLICED.K0.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C7:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 H02W0201
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V02N0601
arc: A0 H01E0001
arc: A1 S1_V02N0701
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V02N0301
arc: A5 H02W0701
arc: B1 H02E0301
arc: B2 V01N0001
arc: B4 V02N0501
arc: B5 H00L0000
arc: B6 V00B0000
arc: B7 H02W0101
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C3 E1_H02W0401
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 V02N0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V02S0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02E0201
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111000010101010
word: SLICED.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100110010101010
word: SLICED.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C8:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 S3_V06N0203
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H02W0201
arc: A0 V02N0501
arc: A1 H02E0701
arc: A2 H00L0100
arc: A4 V00B0000
arc: B0 V01N0001
arc: B1 S1_V02N0101
arc: B2 H00R0000
arc: C2 W1_H02E0601
arc: C4 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 W1_H02E0201
arc: D4 F2
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q0
arc: N3_V06N0103 Q1
word: SLICEA.K0.INIT 1011101100110011
word: SLICEA.K1.INIT 1101110101010101
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 1010000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R14C9:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0501 S3_V06N0303
arc: H00R0100 V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0501 H06E0303
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H02W0101
arc: A0 V02N0501
arc: A1 S1_V02N0701
arc: A3 E1_H01E0001
arc: B0 E1_H02W0301
arc: B1 H00R0100
arc: B3 H01W0100
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C3 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0201
arc: D3 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C10:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V01N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0601
arc: A1 H00L0100
arc: A4 E1_H02W0501
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 W1_H02E0101
arc: B3 E1_H01W0100
arc: B4 S1_V02N0701
arc: C0 H02E0601
arc: C1 W1_H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H02E0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F2
word: SLICEC.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1010110010101100
word: SLICEB.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1100111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R15C11:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H01E0001
arc: A3 V00T0000
arc: A6 H00R0000
arc: B1 Q1
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B6 H02W0101
arc: C1 V02N0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C6 Q6
arc: CE0 H02E0101
arc: CE2 V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 E1_H02W0001
arc: D6 V02N0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q4
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F1
arc: N1_V02N0001 Q0
arc: N1_V02N0701 Q5
arc: W1_H02W0401 Q6
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 1010110010101100
word: SLICEB.K0.INIT 1111110000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R15C12:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 V01N0101
arc: A3 H02W0701
arc: A5 Q5
arc: B0 H02E0101
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B5 V02N0701
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 H02W0601
arc: C5 V00T0100
arc: CE0 V02N0201
arc: CE1 H00L0100
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D5 V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q1
arc: V00B0100 Q7
arc: V00T0000 F2
arc: V00T0100 Q3
arc: V01S0000 Q6
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R15C13:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 W1_H02E0201
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 W1_H02E0701
arc: B1 E1_H02W0101
arc: B2 H02W0101
arc: B3 E1_H01W0100
arc: B4 H02W0301
arc: B5 H02W0301
arc: C0 H02W0601
arc: C1 H02W0401
arc: C2 E1_H01W0000
arc: C3 N1_V01N0001
arc: C4 V02N0201
arc: C5 V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 H02W0001
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: H01W0000 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: S1_V02S0601 Q6
arc: V00T0000 F0
arc: V01S0100 F2
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1111110000001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R15C14:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0201
arc: H00L0100 H02E0101
arc: H00R0100 H02E0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 W3_H06E0203
arc: A0 E1_H01E0001
arc: A1 H00L0000
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A7 W1_H02E0701
arc: B2 E1_H01W0100
arc: B3 H02W0101
arc: B7 V00B0100
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 H02W0401
arc: C3 H02E0601
arc: C7 H02W0401
arc: CE1 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02W0001
arc: D2 Q2
arc: D3 H00R0000
arc: D7 H01W0000
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 W1_H02E0601
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0301 Q3
arc: V00B0100 Q5
arc: V00T0100 Q1
arc: V01S0100 F0
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q6
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R15C15:PLC2
arc: E1_H02E0201 V02N0201
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02S0501
arc: A1 V02S0501
arc: A5 Q5
arc: B0 H02W0301
arc: B1 H02W0301
arc: B5 H01E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C5 E1_H02W0401
arc: CE1 H00L0000
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D5 V02N0401
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0000000011100100
word: SLICEA.K1.INIT 1111111111100100
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C16:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 V02S0501
arc: A4 F7
arc: A5 V02N0301
arc: A6 F5
arc: A7 V02N0301
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 F3
arc: B6 E1_H02W0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: C3 W1_H02E0401
arc: C4 E1_H02W0401
arc: C5 S1_V02N0201
arc: C7 S1_V02N0201
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 V02N0201
arc: D4 H02E0201
arc: D5 V02S0601
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0000
arc: N1_V01N0001 F0
arc: N1_V01N0101 F7
arc: N1_V02N0001 F2
arc: N1_V02N0301 F3
word: SLICED.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K0.INIT 1011101110001000
word: SLICEB.K0.INIT 1100110010101010
word: SLICEA.K0.INIT 1010110000000000
word: SLICEA.K1.INIT 1010110011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C17:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 V02N0101
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V02S0701
arc: A4 H02E0501
arc: B0 S1_V02N0101
arc: B1 N1_V02S0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C4 E1_H02W0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: D4 H00L0100
arc: E1_H01E0101 Q1
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F4
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: S1_V02S0001 Q0
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R15C18:PLC2
arc: E3_H06E0103 V01N0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0101 V02N0101
arc: W3_H06W0103 V01N0101
arc: A2 H02W0501
arc: A4 H02W0501
arc: A7 V02N0301
arc: B0 E1_H01W0100
arc: C0 H02W0601
arc: C2 V02S0601
arc: C4 V00T0000
arc: C7 V02S0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 V00B0100
arc: D4 H00R0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: MUXCLK0 CLK0
arc: N1_V02N0201 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1010111110100000
word: SLICEA.K0.INIT 0000111100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R15C19:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06N0003
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: A2 E1_H01E0001
arc: A3 V02N0501
arc: A5 E1_H02W0701
arc: A7 F5
arc: B0 N1_V02S0101
arc: B1 H02W0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B5 E1_H02W0101
arc: B7 E1_H02W0301
arc: C0 N1_V02S0601
arc: C1 V02N0601
arc: C2 H00R0100
arc: C5 E1_H02W0601
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H02W0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D5 V00B0000
arc: D7 H02W0201
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: M2 V00B0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F1
arc: N1_V02N0301 F1
arc: V01S0000 F0
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1111001111000000
word: SLICED.K1.INIT 0101010011111100
word: SLICEC.K1.INIT 1011010101100001
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000111111011101
word: SLICEB.K1.INIT 0101010111001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R15C20:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 E1_H02W0301
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A1 N1_V02S0701
arc: A2 V00T0000
arc: A3 V00T0000
arc: B1 V02S0301
arc: B2 H02W0101
arc: B3 H02W0101
arc: C1 H02W0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0100
arc: M2 H02E0601
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010100101011001
word: SLICEB.K0.INIT 1010001000000000
word: SLICEB.K1.INIT 0111100100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0303 V01N0101
arc: H00L0100 E1_H02W0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H06W0103
arc: V00B0100 S1_V02N0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A2 N1_V02S0701
arc: A5 V02S0301
arc: A6 F5
arc: A7 E1_H02W0701
arc: B0 V02S0101
arc: B1 S1_V02N0301
arc: B2 H00R0000
arc: B5 W1_H02E0301
arc: B7 E1_H02W0101
arc: C0 N1_V01N0001
arc: C1 N1_V02S0601
arc: C5 V00T0100
arc: C6 E1_H02W0401
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D5 E1_H02W0201
arc: D6 V02S0601
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F0
arc: H01W0100 Q1
arc: M4 V00T0000
arc: M6 H02E0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F6
arc: V00T0000 F2
arc: V01S0100 Q7
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1010101011001100
word: SLICEC.K1.INIT 1001101010010101
word: SLICED.K1.INIT 1110000100101101
word: SLICED.K0.INIT 1010000000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R15C22:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 E3_H06W0103
arc: H00L0000 E1_H02W0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A2 H02W0501
arc: A3 E1_H02W0701
arc: A4 H02E0501
arc: A6 H02W0501
arc: A7 H02W0501
arc: B0 H00R0100
arc: B3 V02S0301
arc: B4 V02N0701
arc: B5 H02W0101
arc: C0 S1_V02N0401
arc: C4 V02S0001
arc: C5 V00T0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V02N0001
arc: D3 N1_V01S0000
arc: D4 S1_V02N0401
arc: D5 V02N0601
arc: D6 V01N0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: M0 V00B0100
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: V00T0000 F0
arc: V01S0000 F3
arc: V01S0100 Q2
arc: W1_H02W0501 F5
word: SLICEB.K1.INIT 1010101010001000
word: SLICEA.K0.INIT 1010111110100011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000001111001111
word: SLICED.K0.INIT 0101010110101010
word: SLICEB.K0.INIT 0101010110101010
word: SLICED.K1.INIT 0101010110101010
word: SLICEC.K0.INIT 0001111100010001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C23:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 S1_V02N0501
arc: A4 S1_V02N0101
arc: A7 N1_V01S0100
arc: B0 W1_H02E0101
arc: B1 H02E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 V02N0601
arc: C3 H00R0100
arc: C4 V02S0001
arc: C5 W1_H02E0401
arc: C6 H02W0601
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 N1_V02S0201
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00B0000
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1010001000000000
word: SLICEA.K1.INIT 0100100011000100
word: SLICEC.K1.INIT 1111000000001111
word: SLICEB.K0.INIT 1010010110100101
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 1111000000001111
word: SLICEC.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R15C24:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02E0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: A1 F7
arc: A2 V00B0000
arc: A4 H02E0501
arc: B0 E1_H01W0100
arc: B1 H02E0101
arc: B2 H01W0100
arc: B5 V02S0701
arc: B6 H02E0101
arc: C0 H02E0601
arc: C1 N1_V01S0100
arc: C2 H00R0100
arc: C3 S1_V02N0601
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 H01E0001
arc: C7 H02E0601
arc: D2 W1_H02E0201
arc: D3 V00B0100
arc: D5 H00L0100
arc: D6 V02S0401
arc: D7 H02W0201
arc: E1_H01E0101 F2
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S1_V02S0201 F0
arc: S3_V06S0303 F5
arc: V00T0000 F0
arc: V01S0100 F4
arc: W1_H02W0101 F1
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1100000011000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0101101001011010
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1011100010111000
word: SLICEB.K0.INIT 1001000000001001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R15C25:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 H02W0101
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 W1_H02E0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 W1_H02E0501
arc: A3 H00L0100
arc: A7 W1_H02E0501
arc: B0 F3
arc: B2 S1_V02N0301
arc: B3 W1_H02E0101
arc: B5 W1_H02E0101
arc: C0 V02S0401
arc: C3 V02S0601
arc: C4 V00B0100
arc: C5 H02E0601
arc: C6 V00B0100
arc: CE0 H02E0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 H02W0201
arc: D4 S1_V02N0601
arc: D5 H02E0201
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: N1_V02N0101 F1
arc: N1_V02N0501 F5
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q4
arc: V01S0000 Q0
arc: V01S0100 F4
word: SLICEB.K1.INIT 0101010000010000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0101010110101010
word: SLICED.K1.INIT 0101010110101010
word: SLICEB.K0.INIT 0011001111001100
word: SLICEC.K1.INIT 1111001111000000
word: SLICED.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 0101111101011100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C26:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06N0303
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02S0501
arc: A4 F5
arc: A5 F7
arc: A7 E1_H02W0501
arc: B0 S1_V02N0101
arc: B1 H02E0101
arc: B2 H00L0000
arc: B5 H00R0000
arc: C0 H00L0100
arc: C1 W1_H02E0401
arc: C2 V02S0601
arc: C3 V02N0401
arc: C4 V02S0201
arc: C5 H02W0401
arc: C6 V00T0000
arc: C7 V00B0100
arc: D0 V02N0201
arc: D1 H02W0001
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D4 H02W0001
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: D7 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N1_V01N0001 F0
arc: N1_V01N0101 F3
arc: N1_V02N0401 F6
arc: S3_V06S0203 F4
word: SLICEC.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1111010100001010
word: SLICEA.K0.INIT 1010001000000000
word: SLICEA.K1.INIT 0110000011010000
word: SLICED.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0100000110000010
word: SLICED.K1.INIT 1010000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R15C27:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0401
arc: A1 H00L0000
arc: A3 H00L0100
arc: A5 W1_H02E0501
arc: A6 S1_V02N0101
arc: A7 S1_V02N0301
arc: B1 N1_V02S0101
arc: B3 H00L0000
arc: B5 V00B0100
arc: C0 V02N0401
arc: C1 E1_H02W0601
arc: C2 V02N0601
arc: C3 H02W0601
arc: C5 N1_V02S0201
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 V00T0100
arc: D5 F2
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M4 V00T0000
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: N1_V02N0501 F7
arc: V01S0100 F1
arc: W1_H02W0401 F4
word: SLICEA.K1.INIT 0000000011011000
word: SLICED.K0.INIT 0101010110101010
word: SLICEB.K1.INIT 1100000000100010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000000001111
word: SLICEC.K1.INIT 0010100000000000
word: SLICED.K1.INIT 0101010110101010
word: SLICEA.K0.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R15C28:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0301
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0201
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 V00B0000
arc: A5 F7
arc: A7 V02N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 V02S0101
arc: B3 S1_V02N0101
arc: B4 W1_H02E0301
arc: B5 F3
arc: B6 W1_H02E0301
arc: B7 S1_V02N0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00L0100
arc: C4 V02N0001
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 V02S0201
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 F0
arc: D3 H02W0001
arc: D4 V02S0601
arc: D5 V02N0601
arc: D6 V02S0401
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0000110000111111
word: SLICEA.K0.INIT 1010001000000000
word: SLICEA.K1.INIT 0010100010100010
word: SLICEB.K0.INIT 0111011101110100
word: SLICED.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 1000000000001000
word: SLICEB.K1.INIT 1100110000110011
word: SLICED.K0.INIT 0000110000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R15C29:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02N0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 F7
arc: A7 V02N0101
arc: B0 H02E0101
arc: B1 V00B0000
arc: B2 N1_V02S0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 E1_H02W0101
arc: B7 V02N0501
arc: C0 H00L0000
arc: C1 E1_H02W0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 W1_H02E0401
arc: C5 W1_H02E0401
arc: C6 W1_H02E0601
arc: C7 S1_V02N0001
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 E1_H02W0201
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: D7 V02N0601
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 H02E0601
arc: M2 V00T0000
arc: M4 H02E0401
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: N1_V02N0401 F4
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
arc: V01S0000 F0
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 0010001000000011
word: SLICEA.K1.INIT 1111100011111011
word: SLICEC.K0.INIT 1100010000000000
word: SLICEC.K1.INIT 0100100011000100
word: SLICEB.K0.INIT 1111010111100100
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000100010000000
word: SLICED.K1.INIT 1001000000001001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C2:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0001 N1_V02S0501
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: B0 H02W0301
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111001100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R15C30:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0000 H02E0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A7 N1_V02S0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00T0100
arc: C5 V00T0100
arc: C6 S1_V02N0001
arc: C7 V00B0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 E1_H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00B0000
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: N1_V02N0201 F2
arc: V00B0100 Q7
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 F6
word: SLICED.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 0011000100100000
word: SLICEB.K1.INIT 1111110111101100
word: SLICEC.K0.INIT 0101000101000000
word: SLICEC.K1.INIT 1111101111101010
word: SLICEA.K0.INIT 1100000001000000
word: SLICEA.K1.INIT 0111000010010000
word: SLICED.K0.INIT 1111000000001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C31:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02W0301
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 V01N0101
arc: A3 W1_H02E0501
arc: A5 V02S0301
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 F3
arc: B3 S1_V02N0301
arc: B4 V02S0701
arc: B5 E1_H02W0101
arc: B6 V02S0501
arc: B7 V02S0501
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H02E0401
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 S1_V02N0201
arc: C6 E1_H02W0401
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: D5 V01N0001
arc: D6 N1_V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0100 Q2
arc: M0 V00B0000
arc: M1 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N3_V06N0203 Q4
arc: S3_V06S0303 F5
arc: V01S0000 Q1
arc: V01S0100 Q4
arc: W1_H02W0201 F0
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 1100111011011111
word: SLICEA.K1.INIT 0000001000010011
word: SLICEC.K0.INIT 1111001111000000
word: SLICED.K0.INIT 0000000011011000
word: SLICED.K1.INIT 1111111111011000
word: SLICEB.K1.INIT 0000110100001000
word: SLICEB.K0.INIT 0000111111101110
word: SLICEC.K1.INIT 1100000000001010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C32:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06S0303
arc: A1 V02N0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 W1_H02E0101
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 H02E0101
arc: B7 H02E0301
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 H02W0601
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02N0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 H00L0100
arc: D7 H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: M2 E1_H02W0601
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F4
arc: N3_V06N0003 Q0
arc: S1_V02S0401 F4
arc: V00B0100 Q5
arc: V01S0100 Q0
arc: W1_H02W0401 F4
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 1000100010111000
word: SLICEB.K1.INIT 1011101110111000
word: SLICED.K0.INIT 1101000000000000
word: SLICED.K1.INIT 0100100011000100
word: SLICEA.K1.INIT 0000110000001010
word: SLICEC.K0.INIT 1010001010000000
word: SLICEC.K1.INIT 1111011111010101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C33:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V06N0203
arc: A0 N1_V02S0701
arc: A1 S1_V02N0501
arc: A2 H02E0501
arc: A3 V02S0501
arc: A4 V00T0000
arc: A5 V00T0000
arc: A6 H02W0501
arc: A7 H02W0501
arc: B0 V01N0001
arc: B1 V02N0301
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 H00L0100
arc: C1 S1_V02N0401
arc: C2 W1_H02E0401
arc: C3 H02E0401
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C6 V00B0100
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 N1_V02S0201
arc: D2 F0
arc: D3 H00R0000
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 N1_V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q3
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 Q3
arc: M0 E1_H02W0601
arc: M1 V01S0100
arc: M3 H02W0201
arc: M4 V00B0000
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: N3_V06N0103 Q1
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q2
arc: V00B0100 Q7
arc: V01S0100 F4
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0401 F6
word: SLICEB.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1010101000001100
word: SLICEA.K1.INIT 1111111001010100
word: SLICEB.K0.INIT 1010111110100000
word: SLICED.K0.INIT 0101000001000100
word: SLICED.K1.INIT 1111101011101110
word: SLICEC.K0.INIT 0100010101000000
word: SLICEC.K1.INIT 1110111111101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C34:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 N1_V02S0301
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: A0 F5
arc: A1 F5
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 V02S0301
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 S1_V02N0301
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B5 N1_V02S0701
arc: B6 V00T0000
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 N1_V02S0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H02E0401
arc: C5 V00T0100
arc: C6 H02E0601
arc: C7 E1_H02W0401
arc: CE0 W1_H02E0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H02W0001
arc: D5 V02N0401
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: S1_V02S0001 F0
arc: S1_V02S0101 Q1
arc: V01S0100 Q1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1100110000001010
word: SLICEA.K1.INIT 1111000011101110
word: SLICEB.K0.INIT 0000000010101100
word: SLICEB.K1.INIT 1111111110101100
word: SLICEC.K0.INIT 0000000011110101
word: SLICED.K0.INIT 0100010001010000
word: SLICED.K1.INIT 0100010001010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C35:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 N1_V02S0301
arc: A5 N1_V02S0301
arc: A6 H02W0701
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 H02E0301
arc: B3 Q3
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 E1_H02W0101
arc: B7 E1_H02W0301
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 S1_V02N0201
arc: C7 E1_H01E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H02E0201
arc: D7 N1_V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 F2
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F0
arc: N1_V02N0601 F6
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q1
arc: S3_V06S0303 Q6
arc: V00B0000 F4
arc: V01S0000 F7
arc: V01S0100 Q3
arc: W1_H02W0101 Q3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0100000001000100
word: SLICEA.K1.INIT 0111001101110111
word: SLICEB.K0.INIT 0011001000010000
word: SLICEB.K1.INIT 1111111111011000
word: SLICED.K0.INIT 0101010000000100
word: SLICEC.K0.INIT 1000110110001000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 1101110111011000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C36:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02S0501
arc: A2 V02N0701
arc: A3 N1_V02S0701
arc: A4 V00T0100
arc: A5 N1_V02S0101
arc: A7 V02S0301
arc: B0 N1_V02S0101
arc: B2 H00R0100
arc: B3 V02S0101
arc: B4 V02N0501
arc: B5 F3
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C2 H00L0000
arc: C4 V00B0100
arc: C7 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 H02E0201
arc: D4 V01N0001
arc: D5 V01N0001
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q6
arc: V00B0000 F4
arc: V00T0100 F3
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1000100010001000
word: SLICEC.K0.INIT 0000101100001010
word: SLICEC.K1.INIT 0101010101000100
word: SLICEA.K0.INIT 0000100000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101000001000100
word: SLICED.K1.INIT 0000110000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C37:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 V01N0101
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A2 H02W0501
arc: A3 F5
arc: A5 V02N0101
arc: B0 H00R0100
arc: B2 F3
arc: B3 S1_V02N0301
arc: B5 V00B0100
arc: B7 V02N0701
arc: C0 V02S0401
arc: C5 S1_V02N0201
arc: C7 V02S0201
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: D5 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q4
arc: M0 V00B0000
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V01S0100 Q4
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0010001100000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010100010001
word: SLICED.K1.INIT 1100000011000000
word: SLICEC.K1.INIT 0111100110100010
word: SLICEB.K1.INIT 0000000001110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R15C38:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 S1_V02N0301
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06S0103
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A4 V02S0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B4 V02N0501
arc: B5 N1_V01S0000
arc: C0 V02S0401
arc: C1 V02N0401
arc: C2 F4
arc: C4 H02E0401
arc: C5 V02N0001
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V00B0100
arc: D4 H02E0001
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: M0 H02W0601
arc: M2 V00B0000
arc: M3 H00L0000
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F2
arc: N3_V06N0303 Q6
arc: V01S0000 Q6
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0101000000010000
word: SLICEA.K1.INIT 0101111100011111
word: SLICEB.K0.INIT 0101000100000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1100000011000000
word: SLICEC.K0.INIT 0011000100100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R15C39:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02E0701
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0701
arc: B0 V00T0000
arc: B6 V02N0501
arc: C0 H02W0401
arc: C6 V00T0100
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D6 V01N0001
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H01W0100 F0
arc: M0 V00B0100
arc: M1 H00L0100
arc: M3 H01W0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
word: SLICEA.K0.INIT 1100101011001111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C3:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N3_V06S0303
arc: A0 H02W0501
arc: A1 H02W0501
arc: A3 H02W0501
arc: B3 W1_H02E0301
arc: C0 H02W0601
arc: C1 E1_H01W0000
arc: C2 E1_H02W0401
arc: C3 E1_H01W0000
arc: CE0 E1_H02W0101
arc: CE1 W1_H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 E1_H02W0201
arc: D2 H02E0001
arc: D3 V02N0001
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 F0
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: S1_V02S0401 Q4
arc: S3_V06S0103 Q2
arc: V01S0000 Q5
arc: V01S0100 Q1
arc: W1_H02W0301 F3
arc: W1_H02W0701 Q7
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R15C40:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00L0000
arc: B1 H02E0101
arc: B2 H01W0100
arc: C0 W1_H02E0401
arc: C1 H00L0000
arc: C2 H02E0401
arc: C3 N1_V02S0601
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: D2 V02N0001
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: V01S0100 F2
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111000011110000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R15C41:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 S3_V06N0203
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 H06E0303
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 S3_V06N0203
arc: A3 H01E0001
arc: B2 H02E0101
arc: B3 H02E0101
arc: C2 H02W0401
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: E1_H02E0601 Q4
arc: F2 F5B_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q4
arc: N3_V06N0203 Q4
arc: S1_V02S0201 F2
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1100110010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R15C42:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02S0601
arc: A0 H00L0000
arc: A2 S1_V02N0501
arc: A4 H02E0701
arc: B0 N1_V02S0301
arc: B2 V02N0101
arc: B4 V02N0701
arc: C0 W1_H02E0401
arc: C2 H02E0401
arc: C4 W1_H02E0601
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 V00T0100
arc: D4 F2
arc: E1_H01E0101 Q2
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 V00T0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: V00B0000 F4
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0001001100000000
word: SLICEA.K0.INIT 1100111111000101
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C43:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 H02E0201
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: M6 V00T0000
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C44:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203

.tile R15C45:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: H00R0100 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q3
arc: M3 H00R0100
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C46:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: V00T0100 V02S0701
arc: A0 E1_H01E0001
arc: A3 F5
arc: A5 V00T0000
arc: B0 H02W0101
arc: B5 H01E0101
arc: C0 H02E0601
arc: C3 V02N0401
arc: C5 H02W0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D3 V02N0001
arc: D5 H00R0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 F0
arc: V00T0000 Q0
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0000101010101010
word: SLICEA.K0.INIT 0011010011110100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C47:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: V00B0100 V02N0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 W3_H06E0203
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0101 Q1
arc: H01W0000 Q0
arc: M0 V00B0100
arc: M1 H02E0001
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C48:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q1
arc: M1 H00R0100
arc: M3 H00L0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C49:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0301 N1_V01S0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0301
arc: V00T0100 V02S0501
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02W0701
arc: A1 F7
arc: A2 V02N0701
arc: A3 H01E0001
arc: A4 V00T0000
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B3 E1_H01W0100
arc: B4 H01E0101
arc: B7 F3
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 F4
arc: C3 W1_H02E0401
arc: C4 W1_H02E0401
arc: C7 V00B0100
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 W1_H02E0201
arc: D2 S1_V02N0201
arc: D3 V01S0100
arc: D4 E1_H01W0100
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0001 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0101000011110000
word: SLICEA.K0.INIT 0010101001111010
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000110011001100
word: SLICEA.K1.INIT 0011111101010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C4:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 N1_V02S0601
arc: A4 E1_H02W0501
arc: A6 V02N0101
arc: A7 H02W0501
arc: B0 V02S0101
arc: B2 V02N0301
arc: B3 S1_V02N0101
arc: B5 W1_H02E0301
arc: CE0 H02W0101
arc: CE2 H00L0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q2
arc: E1_H02E0701 F5
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: N1_V02N0701 Q5
arc: S1_V02S0101 F3
arc: V01S0000 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C50:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 S1_V02N0401
arc: H01W0100 W3_H06E0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H01E0001
arc: V00B0100 S1_V02N0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0701 W3_H06E0203
arc: A0 F7
arc: A3 H02E0501
arc: B0 V02S0301
arc: B3 H01W0100
arc: B7 H02E0301
arc: C0 V02N0401
arc: C3 H00L0000
arc: C7 E1_H02W0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D3 V00T0100
arc: D7 H00L0100
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0011111100000000
word: SLICEA.K0.INIT 0011010011110100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C51:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00R0100 H02E0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 N3_V06S0103
arc: A0 E1_H01E0001
arc: A4 E1_H01W0000
arc: B0 H02E0301
arc: B3 V02N0101
arc: B4 H00L0000
arc: C0 W1_H02E0601
arc: C3 E1_H02W0401
arc: C4 E1_H02W0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D3 H00R0000
arc: D4 H00R0100
arc: E1_H01E0001 F3
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 F0
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0011111100000000
word: SLICEA.K0.INIT 0011010011110100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C52:PLC2
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0401
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 V01N0001
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: H01W0000 Q0
arc: M0 V00B0000
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C53:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: S1_V02S0001 W1_H02E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 W3_H06E0303
arc: A0 E1_H02W0701
arc: A5 Q5
arc: A7 Q7
arc: B2 V02N0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0101 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: S1_V02S0301 Q3
arc: S1_V02S0601 Q4
arc: V00B0000 Q6
arc: V01S0000 Q5
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C54:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: A6 F7
arc: A7 N1_V01N0101
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B6 H02E0101
arc: B7 V00T0000
arc: C6 V01N0101
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D6 V02N0601
arc: D7 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0601 F6
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0100 F7
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1111110111111111
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R15C55:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 N3_V06S0203

.tile R15C56:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V01S0000 N3_V06S0103

.tile R15C57:PLC2
arc: S3_V06S0303 H06E0303

.tile R15C59:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103

.tile R15C5:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 H01E0001
arc: H00L0000 W1_H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: A1 H02W0701
arc: A2 V00B0000
arc: A3 S1_V02N0701
arc: A5 V02N0301
arc: B0 V00T0000
arc: B4 W1_H02E0101
arc: B6 W1_H02E0301
arc: B7 H01E0101
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M2 V00T0100
arc: M3 H00R0000
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: S1_V02S0101 F3
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 Q5
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C60:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R15C61:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203

.tile R15C62:PLC2
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N3_V06S0203

.tile R15C64:PLC2
arc: S3_V06S0003 H06E0003

.tile R15C6:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 S1_V02N0401
arc: V00B0000 S1_V02N0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H01E0001
arc: A2 H02E0701
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 E1_H01W0000
arc: B1 N1_V02S0101
arc: B3 V02N0101
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F0
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F5
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: S1_V02S0501 Q7
arc: S1_V02S0601 F4
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F3
arc: V01S0100 Q3
arc: W1_H02W0001 F2
arc: W1_H02W0101 F1
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C7:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06W0303
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V01N0101
arc: A5 V00T0000
arc: A7 H02W0701
arc: B0 E1_H01W0100
arc: B1 Q1
arc: B2 V02N0301
arc: B3 H02E0101
arc: B4 H02W0101
arc: B6 H02E0301
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F3
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M1 H02E0001
arc: M3 H00L0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q1
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q7
arc: V01S0000 Q6
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 H01E0001
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02S0501
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 E1_H02W0701
arc: A7 N1_V01N0101
arc: B1 H02E0101
arc: B6 H02E0101
arc: B7 V01S0000
arc: C4 H02W0401
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: C7 W1_H02E0601
arc: CE1 H00L0000
arc: CE2 S1_V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D4 H02E0201
arc: D5 S1_V02N0401
arc: D6 H01W0000
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q7
arc: E1_H02E0301 Q3
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q5
arc: N1_V02N0501 Q7
arc: S1_V02S0201 Q0
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 F4
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R15C9:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02N0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H02E0601
arc: V00B0000 H02W0401
arc: V00B0100 V02S0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: A2 N1_V02S0501
arc: A6 H02W0501
arc: B0 V02S0101
arc: B1 H02W0101
arc: B2 H02W0301
arc: B6 V02N0501
arc: C0 S1_V02N0401
arc: C1 H02E0401
arc: C2 N1_V02S0601
arc: C6 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 V02S0001
arc: D6 H00L0100
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: W1_H02W0001 F0
word: SLICEB.K0.INIT 1111100010001000
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R16C10:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 H01E0001
arc: A5 V02N0101
arc: A6 E1_H01W0000
arc: A7 Q7
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 V02N0301
arc: B3 V02N0101
arc: B5 H00R0000
arc: B7 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 E1_H02W0601
arc: C5 H02W0401
arc: C6 H02E0401
arc: C7 V02N0201
arc: CE2 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D3 N1_V01S0000
arc: D5 H02W0001
arc: D6 F2
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00T0000
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q5
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: V01S0000 F2
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1101000000010000
word: SLICEA.K1.INIT 1101111100011111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1100110001010101
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C11:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A1 F7
arc: A3 H00L0100
arc: A4 H02E0701
arc: A5 N1_V02S0301
arc: A7 N1_V01N0101
arc: B3 V02N0101
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B7 N1_V01S0000
arc: C1 E1_H02W0601
arc: C3 H00L0000
arc: C4 Q4
arc: C5 V02N0201
arc: C7 V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D3 V02N0201
arc: D4 H02W0001
arc: D5 V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F1
arc: H01W0100 Q7
arc: LSR1 V00B0000
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 H02E0401
arc: M7 E1_H01W0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: S1_V02S0701 F5
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 1111000001010101
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C12:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02N0301
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A6 W1_H02E0501
arc: A7 Q7
arc: B0 V00B0000
arc: B1 Q1
arc: B2 H02W0301
arc: B3 H02W0301
arc: B6 V00B0000
arc: B7 W1_H02E0301
arc: C1 N1_V01N0001
arc: C2 V02S0401
arc: C3 E1_H02W0401
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE0 S1_V02N0201
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V01S0100
arc: D3 V01S0100
arc: D6 H00L0100
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0701 F7
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H01W0000 Q5
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: V00B0000 Q6
arc: V00T0000 F0
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W1_H02W0301 Q3
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1010101011001100
word: SLICEB.K0.INIT 1111001111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R16C13:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0601 V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0001
arc: V00T0100 V02N0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0701
arc: A6 E1_H02W0701
arc: A7 S1_V02N0301
arc: B0 V01N0001
arc: C0 H02E0601
arc: C6 S1_V02N0201
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D6 W1_H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R16C14:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 V01N0101
arc: A0 F7
arc: A4 W1_H02E0701
arc: A7 H02W0701
arc: B0 H02E0101
arc: B2 V02S0301
arc: B3 V02S0101
arc: B7 V02N0701
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00B0100
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 S1_V02N0001
arc: D3 H00R0000
arc: D4 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V01S0000 Q4
word: SLICEB.K0.INIT 1100000011111111
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1101110101010101
word: SLICEB.K1.INIT 1111001100110011
word: SLICEC.K0.INIT 1111010101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R16C15:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02N0501
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S3_V06N0303
arc: A0 V02S0701
arc: A2 F5
arc: A4 E1_H01W0000
arc: A5 V02N0101
arc: B4 V00B0100
arc: B5 H02E0301
arc: C0 V02N0401
arc: C2 N1_V01N0001
arc: C4 E1_H02W0401
arc: C5 H02E0401
arc: CE0 H00L0000
arc: CE2 V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 H00R0000
arc: D4 W1_H02E0201
arc: D5 S1_V02N0401
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F4
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0701 Q5
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0101000000000000
word: SLICEC.K0.INIT 1100110011000100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111010101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R16C16:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0001
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 H06W0303
arc: V00T0100 V02S0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0501
arc: C0 V02N0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 F0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: W1_H02W0001 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C17:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A1 V02N0501
arc: A3 H02W0701
arc: B3 V01N0001
arc: C0 H02W0401
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 H02W0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 H02E0201
arc: E1_H01E0101 F3
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 F2
arc: H01W0100 F2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 F2
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q1
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: V01S0000 F3
arc: V01S0100 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R16C18:PLC2
arc: E3_H06E0103 H01E0101
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 N3_V06S0003
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V01N0001
arc: A0 V02N0501
arc: A2 V00B0000
arc: A5 F7
arc: A6 F7
arc: A7 Q7
arc: B4 H00R0000
arc: B5 H00R0000
arc: C0 V02N0401
arc: C2 H00R0100
arc: C3 F4
arc: C4 Q4
arc: C6 Q6
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F5
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H00R0100 F7
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M4 V00B0100
arc: M6 H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: V01S0100 Q4
arc: W1_H02W0101 F3
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 0000000010001000
word: SLICEC.K0.INIT 0000001100000000
word: SLICED.K0.INIT 0000101000000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0000000001010000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C19:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06W0303
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: F0 F5A_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F0
arc: S1_V02S0101 Q1
word: SLICEA.K0.INIT 0111000010010000
word: SLICEA.K1.INIT 1010000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C20:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W3_H06W0103 V06S0103
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 S1_V02N0701
arc: A3 H02E0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B3 S1_V02N0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 S1_V02N0401
arc: C3 H00R0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 F0
arc: D3 F0
arc: E1_H01E0101 F2
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M2 V00B0000
word: SLICEA.K0.INIT 1010001000000000
word: SLICEA.K1.INIT 0010100010100010
word: SLICEB.K0.INIT 0101111100001010
word: SLICEB.K1.INIT 0011111100110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 V01N0101
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A1 E1_H02W0701
arc: A3 V02N0501
arc: B1 S1_V02N0301
arc: B3 E1_H02W0301
arc: B6 E1_H02W0101
arc: C1 N1_V01N0001
arc: C3 E1_H02W0601
arc: C5 V02N0201
arc: D1 H02E0201
arc: D3 H02W0201
arc: D5 H02W0001
arc: D6 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0000
arc: M2 V00B0000
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: V00B0000 F6
arc: V00T0000 F2
word: SLICED.K0.INIT 1100110000110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0100100000010010
word: SLICEC.K1.INIT 1111000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 S1_V02N0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02N0701
arc: A2 V02S0501
arc: A3 S1_V02N0501
arc: A5 V00T0000
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B1 V01N0001
arc: B3 S1_V02N0301
arc: B4 N1_V02S0501
arc: B5 N1_V02S0501
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 E1_H02W0601
arc: C2 H00L0100
arc: C4 F6
arc: C5 F6
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 F2
arc: D7 F2
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F2
arc: M0 H02E0601
arc: M2 H02E0601
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F2
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1010001000000000
word: SLICED.K1.INIT 0010100010100010
word: SLICEC.K0.INIT 0011000011111100
word: SLICEC.K1.INIT 0011000111111101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C23:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0501
arc: A2 F7
arc: A3 F7
arc: A5 W1_H02E0701
arc: A6 H00R0000
arc: B4 N1_V02S0701
arc: B5 E1_H02W0101
arc: B6 H02E0301
arc: C0 V02N0601
arc: C1 V02S0401
arc: C4 S1_V02N0201
arc: C5 H02E0601
arc: C6 V01N0101
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 E1_H02W0201
arc: D4 F2
arc: D5 W1_H02E0001
arc: D6 F2
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: M4 V00T0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: N1_V02N0501 Q7
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q4
arc: S3_V06S0203 Q7
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V01S0000 Q4
arc: W1_H02W0101 F3
arc: W1_H02W0401 F4
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1001000000001001
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 0000111100000101
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C24:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V01N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 H02W0501
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 F7
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 E1_H02W0501
arc: A5 E1_H01W0000
arc: B1 W1_H02E0101
arc: B2 N1_V02S0301
arc: B3 Q3
arc: B4 V02N0701
arc: C1 V02N0401
arc: C4 H02W0601
arc: C6 S1_V02N0001
arc: C7 V02S0201
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 W1_H02E0001
arc: D5 V01N0001
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0101 Q3
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M5 H00R0000
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: N1_V02N0701 F5
arc: N3_V06N0203 Q7
arc: V01S0100 Q7
arc: W1_H02W0001 F2
word: SLICED.K1.INIT 1111000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000001000000000
word: SLICEC.K0.INIT 1100000000100010
word: SLICEC.K1.INIT 0101010110101010
word: SLICED.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 1110111001000100
word: SLICEB.K1.INIT 1101110110001000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C25:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V02S0101
arc: A5 S1_V02N0301
arc: A7 H00L0000
arc: B0 H02W0101
arc: B1 V01N0001
arc: B2 H00L0000
arc: B3 H00L0000
arc: B7 E1_H02W0301
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 S1_V02N0201
arc: C5 V02N0001
arc: C6 F4
arc: C7 S1_V02N0001
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 H02W0201
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F0
arc: M0 V00B0100
arc: M2 V00T0000
arc: M4 W1_H02E0401
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q5
arc: S1_V02S0701 Q5
arc: V01S0000 F6
arc: V01S0100 F4
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 1000100000001000
word: SLICEB.K1.INIT 0010101010000010
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1111000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C26:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 N1_V02S0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 V01N0101
arc: A0 E1_H01E0001
arc: A2 E1_H02W0501
arc: A3 H02W0501
arc: A4 V02N0101
arc: A5 V02N0101
arc: B0 E1_H02W0101
arc: B2 E1_H01W0100
arc: B3 V02S0101
arc: B4 H00L0000
arc: B5 V02S0701
arc: C0 F4
arc: C1 H02W0401
arc: C2 W1_H02E0601
arc: C3 E1_H02W0601
arc: C4 V02S0201
arc: C5 V02S0201
arc: C7 W1_H02E0401
arc: CE0 V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H00R0000
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: M4 H02W0401
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q5
arc: N1_V02N0501 F7
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q5
arc: W1_H02W0701 Q5
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1000001001000001
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 1100010000000000
word: SLICEC.K1.INIT 0111100100000000
word: SLICEB.K1.INIT 0000110100001000
word: SLICEA.K0.INIT 0011001111111010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R16C27:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 V02N0201
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0701
arc: A2 V00B0000
arc: A7 E1_H01W0000
arc: B1 Q1
arc: B3 Q3
arc: B4 V02N0501
arc: B6 S1_V02N0701
arc: C0 V02N0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 W1_H02E0401
arc: CE0 N1_V02S0201
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02S0001
arc: D3 V02N0201
arc: D4 N1_V02S0401
arc: D5 E1_H02W0201
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F2
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q1
arc: N1_V02N0601 F6
arc: S3_V06S0103 Q1
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000111101010101
word: SLICEA.K1.INIT 1111111100110011
word: SLICEC.K0.INIT 0011000000111111
word: SLICEC.K1.INIT 1111000011111111
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R16C28:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0401
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: B0 H02W0101
arc: B5 H02W0101
arc: B6 S1_V02N0501
arc: B7 S1_V02N0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 H02W0601
arc: C7 H02W0401
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000000011000011
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000001011010
word: SLICEB.K1.INIT 0000000010100101
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000000111100
word: SLICED.K0.INIT 0000000000111100
word: SLICED.K1.INIT 0000000011000011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R16C29:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A5 S1_V02N0101
arc: B0 H02E0101
arc: B2 E1_H02W0301
arc: B3 Q3
arc: B4 W1_H02E0301
arc: B5 H02W0301
arc: B6 H02W0101
arc: B7 V02N0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 N1_V02S0001
arc: C7 H02E0401
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 H02E0001
arc: D6 E1_H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F7
arc: H01W0100 F2
arc: M0 H02E0601
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M5 H00R0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: S3_V06S0203 Q7
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 1111110011111100
word: SLICEC.K1.INIT 1110111000100010
word: SLICEA.K0.INIT 0010001000101110
word: SLICEA.K1.INIT 0000111110101010
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 0000001111001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R16C2:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: V00T0000 H02W0201
arc: B0 H02W0101
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R16C30:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A2 H00L0100
arc: A6 H00R0000
arc: A7 H00R0000
arc: B2 H02E0101
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 H00R0000
arc: B7 V00B0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C7 V00T0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
arc: N3_V06N0003 F3
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000111111111111
word: SLICEB.K0.INIT 0000111100010001
word: SLICEB.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 0011001111111111
word: SLICEC.K1.INIT 0011001111111111
word: SLICED.K0.INIT 0101010100000000
word: SLICED.K1.INIT 0101010100110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R16C31:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06N0103
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 V00B0000
arc: A3 H02W0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B5 H00R0000
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 F4
arc: C3 E1_H02W0601
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 S1_V02N0201
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02E0001
arc: D2 W1_H02E0201
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 N1_V02S0601
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00T0000
arc: M4 E1_H02W0401
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F0
arc: N3_V06N0103 Q2
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 1000000010100000
word: SLICEA.K1.INIT 0110000011010000
word: SLICEC.K0.INIT 1010001000000000
word: SLICEC.K1.INIT 0111100100000000
word: SLICEB.K1.INIT 0101010000010000
word: SLICEB.K0.INIT 0101010111111100
word: SLICED.K0.INIT 0000000000001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R16C32:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: A1 H00R0000
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 S1_V02N0301
arc: A5 Q5
arc: A6 H00R0000
arc: B1 Q1
arc: B5 H02E0301
arc: B6 H02E0301
arc: C1 N1_V02S0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: C5 V00B0100
arc: C6 Q6
arc: CE0 H02W0101
arc: CE1 S1_V02N0201
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 V02S0201
arc: D3 H02W0201
arc: D4 V02S0401
arc: D5 E1_H02W0001
arc: D6 H02E0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q6
arc: E1_H02E0301 Q1
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q5
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H02E0201
arc: M5 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F5
arc: N1_V02N0301 F1
arc: N1_V02N0601 Q6
arc: S1_V02S0101 Q1
arc: S1_V02S0601 Q6
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V01S0100 Q1
arc: W1_H02W0001 F2
arc: W1_H02W0501 F5
arc: W3_H06W0103 F2
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 1000100001010000
word: SLICED.K0.INIT 1101010111000100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111101000001010
word: SLICEC.K1.INIT 0010001000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C33:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H01E0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 H02W0501
arc: A5 H02W0501
arc: A6 H02E0501
arc: A7 W1_H02E0501
arc: B0 W1_H02E0101
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 W1_H02E0301
arc: B7 W1_H02E0301
arc: C1 E1_H02W0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 H02W0401
arc: C7 V00B0100
arc: CE0 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 H00L0100
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 Q5
arc: H01W0000 F6
arc: H01W0100 Q7
arc: M2 V00T0000
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F6
arc: N1_V02N0601 F4
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0401 F6
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q7
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0001 Q0
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0010001100100000
word: SLICEA.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 0011000100100000
word: SLICEB.K1.INIT 1111110111101100
word: SLICEC.K0.INIT 0101010000010000
word: SLICEC.K1.INIT 1111111010111010
word: SLICED.K1.INIT 0010001000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C34:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V02N0101
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B3 H02W0301
arc: B4 V02N0701
arc: B7 W1_H02E0301
arc: C0 N1_V02S0401
arc: C2 V02S0601
arc: C4 V01N0101
arc: C7 V00T0100
arc: CE0 W1_H02E0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: M2 V00T0000
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q0
arc: S3_V06S0003 Q0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 0011000000100010
word: SLICED.K1.INIT 0000110000001010
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1100110010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R16C35:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0501
arc: A2 F7
arc: A3 F7
arc: A4 V02S0301
arc: A5 V02S0301
arc: A6 E1_H02W0701
arc: A7 Q7
arc: B0 V02S0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 V01S0000
arc: B5 V01S0000
arc: B6 W1_H02E0101
arc: C0 H00L0000
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 V02N0201
arc: C7 W1_H02E0601
arc: CE1 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 N1_V02S0401
arc: D5 N1_V02S0401
arc: D6 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0501 F7
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 V00T0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0201 F0
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q3
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V01S0000 F7
arc: W1_H02W0001 F2
arc: W1_H02W0301 Q3
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 1010000010100000
word: SLICEA.K0.INIT 1110111011111010
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1010100000001000
word: SLICEB.K1.INIT 1111110101011101
word: SLICEC.K0.INIT 1100100001000000
word: SLICEC.K1.INIT 1111101101110011
word: SLICED.K0.INIT 0000000011001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C36:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0601
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0501
arc: A2 F5
arc: A3 F5
arc: A4 E1_H02W0501
arc: A5 H02E0701
arc: A6 H00L0000
arc: A7 V02N0301
arc: B0 H02W0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 W1_H02E0101
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C0 H00R0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 W1_H02E0401
arc: C5 H02W0401
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0100 F4
arc: M0 V00B0100
arc: M2 V00T0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: V01S0000 F6
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111101011101110
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0010001100100000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1100111000000010
word: SLICEB.K1.INIT 1111111000110010
word: SLICEC.K0.INIT 0000000010101100
word: SLICED.K1.INIT 0010001100100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C37:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0501
arc: A1 V02S0501
arc: A6 H02E0701
arc: A7 H02E0701
arc: B0 H00R0100
arc: B4 W1_H02E0101
arc: C0 V02S0601
arc: C1 H02W0601
arc: C4 V02N0001
arc: C6 E1_H02W0601
arc: C7 H02W0601
arc: D0 H00R0000
arc: D1 V00B0100
arc: D4 F0
arc: D5 V02S0401
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M4 V00T0100
arc: M6 H02W0401
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R16C38:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 H06E0303
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A2 H02E0501
arc: A3 H02E0501
arc: A6 V02S0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B6 H01E0101
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D6 E1_H02W0201
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: M2 V00B0100
arc: M6 E1_H02W0401
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
word: SLICED.K0.INIT 1110111001000100
word: SLICED.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1010001010000000
word: SLICEB.K1.INIT 1111011111010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C39:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0100 V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A2 F7
arc: A3 H02E0701
arc: A4 E1_H02W0501
arc: A5 H02W0501
arc: B0 F3
arc: B3 H00L0000
arc: B5 V02S0701
arc: C0 V02N0601
arc: C3 F4
arc: C4 N1_V02S0001
arc: C5 V00T0000
arc: C7 W1_H02E0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 H02E0201
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D5 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F2
arc: V01S0000 Q0
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000010101010101
word: SLICEB.K1.INIT 0000000001110000
word: SLICEC.K1.INIT 0101001100000000
word: SLICEA.K0.INIT 0101000100010001
word: SLICEB.K0.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R16C3:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: V00B0100 H02W0501
arc: V00T0100 H02W0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: A1 H00L0000
arc: A2 E1_H02W0701
arc: A4 E1_H02W0501
arc: A7 Q7
arc: B1 V02S0101
arc: B3 V02S0301
arc: B4 V01S0000
arc: B7 H02E0101
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V01N0101
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02S0401
arc: D7 V02N0401
arc: E1_H01E0101 F0
arc: E1_H02E0301 Q3
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: M5 H02W0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: V00B0000 F4
arc: V01S0000 Q3
arc: V01S0100 Q5
arc: W1_H02W0101 Q1
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R16C40:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A2 N1_V02S0501
arc: A6 H02E0501
arc: A7 V02S0301
arc: B0 V02S0101
arc: B2 H00R0000
arc: B4 H02W0101
arc: B7 V02S0501
arc: C0 V02N0601
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C4 W1_H02E0401
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 N1_V01S0000
arc: D2 V00T0100
arc: D4 H02E0201
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F1
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: V01S0100 F4
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1010110010101111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0101000011110000
word: SLICEA.K0.INIT 0001110011011100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C41:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 H01E0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H02W0501
arc: A7 S1_V02N0301
arc: B2 E1_H02W0101
arc: B3 V02S0301
arc: B7 V01S0000
arc: C2 H00L0000
arc: C7 E1_H02W0601
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V02S0201
arc: D7 V02N0601
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H02E0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: S3_V06S0003 Q0
arc: V00T0000 F2
arc: V01S0000 Q7
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F7
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1100110011001100
word: SLICED.K1.INIT 1010000010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C42:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A2 V00T0000
arc: B0 S1_V02N0101
arc: B2 H00R0100
arc: C0 W1_H02E0401
arc: C2 V02N0401
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D3 W1_H02E0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H00R0100 Q7
arc: H01W0000 Q1
arc: H01W0100 Q4
arc: M0 W1_H02E0601
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0100 Q3
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1010110010101111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1100101011001010
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C43:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06N0203
arc: A0 H02E0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A5 V00T0100
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: B5 V02N0501
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C5 V02N0201
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D5 H00R0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: M3 H02W0201
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 F0
arc: V01S0100 Q3
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 1110001011100010
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1011111110001111
word: SLICEB.K1.INIT 1011000010000000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C44:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: B0 S1_V02N0301
arc: B1 H01W0100
arc: C1 H02E0401
arc: C2 S1_V02N0601
arc: C5 W1_H02E0601
arc: C6 N1_V02S0001
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H00R0000
arc: D2 H02E0201
arc: D5 S1_V02N0601
arc: D6 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0401 Q6
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0100
arc: M5 H02E0001
arc: M6 H02W0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
word: SLICED.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 1011101110001000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C45:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: H01W0000 E3_H06W0103
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: B0 W1_H02E0101
arc: B2 V02N0301
arc: C0 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 N1_V02S0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0201 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1100110000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R16C46:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 N1_V02S0501
arc: A3 H02E0501
arc: B0 V00T0000
arc: B1 H02E0301
arc: B2 H02E0101
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: C0 N1_V02S0601
arc: C1 H02E0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02W0601
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D4 H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F0
arc: V00B0000 F4
arc: V01S0000 Q4
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1111011111010101
word: SLICEB.K1.INIT 1110010000000000
word: SLICEA.K0.INIT 1010111111001111
word: SLICEA.K1.INIT 1011100000000000
word: SLICEC.K0.INIT 0011111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C47:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0203 H01E0001
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02E0701
arc: N1_V02N0101 H06E0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: A1 H00L0100
arc: A3 V02N0501
arc: B1 F3
arc: B3 E1_H01W0100
arc: C1 H00R0100
arc: C3 H02E0401
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D3 H02E0201
arc: E1_H01E0001 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 V00B0100
arc: M5 H00L0000
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: W3_H06W0303 Q5
word: SLICEB.K1.INIT 1110010000000000
word: SLICEA.K1.INIT 0001001100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C48:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02E0501
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A4 N1_V01N0101
arc: B4 H02W0101
arc: B5 W1_H02E0101
arc: C4 H02E0401
arc: C5 F4
arc: CE1 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D4 H00R0100
arc: D5 V02N0601
arc: E1_H01E0101 F5
arc: E1_H02E0601 Q6
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q2
arc: M2 H02W0601
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0011000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C49:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0701 H02E0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: W1_H02W0601 E1_H02W0301
arc: A0 V02N0501
arc: A1 H02W0701
arc: A3 V00T0000
arc: B0 V02N0101
arc: B1 V02N0101
arc: B3 E1_H01W0100
arc: B4 F3
arc: C0 F4
arc: C1 H02W0601
arc: C3 V02S0401
arc: C4 V02N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H01E0101
arc: D3 V00B0100
arc: D4 V00B0000
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
arc: W1_H02W0101 Q1
arc: W3_H06W0103 F1
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000110011001100
word: SLICEA.K0.INIT 0111011100001010
word: SLICEA.K1.INIT 0010101001111010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C4:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02S0201
arc: H00L0100 V02N0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02N0701
arc: A1 V02N0701
arc: A3 V02N0501
arc: A4 E1_H02W0701
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02W0601
arc: C4 Q4
arc: CE0 H02W0101
arc: CE2 V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 E1_H02W0201
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: H01W0100 F0
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q6
arc: V00B0100 Q7
arc: V01S0000 Q1
arc: W1_H02W0001 F2
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1111101001010000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R16C50:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H06E0203
arc: V00B0100 V02N0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: A1 V02N0501
arc: A3 V02S0501
arc: B0 H02E0101
arc: B1 E1_H01W0100
arc: B3 H00L0000
arc: B5 F3
arc: C0 V02N0401
arc: C1 H02E0601
arc: C3 W1_H02E0601
arc: C5 E1_H02W0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02N0201
arc: D3 H00R0000
arc: D5 H02E0201
arc: E1_H01E0101 Q1
arc: E1_H02E0001 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 F1
arc: W3_H06W0003 F0
arc: W3_H06W0303 F5
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0000110011001100
word: SLICEA.K0.INIT 0001110111001100
word: SLICEA.K1.INIT 0101001011110010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C51:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0001 W3_H06E0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: A0 V02N0501
arc: A3 H02E0501
arc: A4 V00T0000
arc: B0 V02N0101
arc: B2 H02W0301
arc: B3 H02W0101
arc: B4 V02S0501
arc: B6 F3
arc: C0 H00L0000
arc: C2 F4
arc: C3 H02E0601
arc: C4 H02W0401
arc: C6 E1_H02W0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 S1_V02N0001
arc: D3 H01E0101
arc: D4 V02S0601
arc: D6 S1_V02N0401
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0011000011110000
word: SLICEA.K0.INIT 0111011100001010
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C52:PLC2
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: W1_H02W0601 V01N0001
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A2 S1_V02N0501
arc: B3 V02S0101
arc: C0 H02E0601
arc: C2 H02E0601
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H01E0101
arc: D2 H02E0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q6
arc: H01W0100 F0
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00B0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V00T0000 F2
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q4
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1100110011001100
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C53:PLC2
arc: E1_H02E0301 V02S0301
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0201 H06E0103
arc: V00B0000 V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0401 V01N0001
arc: A7 N1_V01S0100
arc: B0 S1_V02N0301
arc: B7 N1_V01S0000
arc: C0 H00R0100
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02S0001
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 Q7
arc: H01W0000 Q7
arc: M0 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C54:PLC2
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 W3_H06E0003
arc: A0 H01E0001
arc: B0 H02E0301
arc: C0 N1_V01S0100
arc: C1 N1_V01N0001
arc: C6 Q6
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02N0201
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q6
arc: V00T0100 F1
word: SLICED.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 0000000000100000
word: SLICEA.K1.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R16C55:PLC2
arc: N1_V02N0301 H01E0101

.tile R16C56:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003

.tile R16C57:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R16C5:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 V06S0203
arc: H00L0100 V02S0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00T0000 V02N0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02E0701
arc: A3 H00L0100
arc: A4 H02E0501
arc: B3 H02W0301
arc: B4 N1_V01S0000
arc: C0 H02E0601
arc: C3 W1_H02E0601
arc: C4 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D3 H01E0101
arc: D4 S1_V02N0601
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: V01S0100 F4
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1010000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R16C6:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 V02N0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: B0 H01W0100
arc: B1 H01W0100
arc: C0 H00R0100
arc: C1 H02W0401
arc: C2 E1_H02W0401
arc: C3 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: LSR1 H02W0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: V01S0000 F2
word: SLICEB.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C7:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0501
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06N0303
arc: A2 F7
arc: A3 N1_V02S0501
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 E1_H01W0100
arc: B2 W1_H02E0101
arc: B3 V02S0301
arc: B7 H02W0301
arc: C0 E1_H01W0000
arc: C1 H02W0601
arc: C2 N1_V01N0001
arc: C3 N1_V01S0100
arc: C7 V02S0001
arc: CE0 V02N0201
arc: CE2 H00L0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 V01S0100
arc: D7 V02S0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 W1_H02E0601
arc: M1 H00R0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q3
arc: N1_V02N0601 Q4
arc: V01S0000 Q1
arc: V01S0100 Q3
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q7
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: A0 E1_H02W0701
arc: A2 V00T0000
arc: A5 Q5
arc: B3 Q3
arc: B4 S1_V02N0701
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F4
arc: E1_H02E0501 F5
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 N1_V01N0001
arc: M3 H00L0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q6
arc: V00T0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C9:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V01N0101
arc: A3 H02E0501
arc: A4 H02E0701
arc: A6 W1_H02E0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 V01N0001
arc: B3 H01W0100
arc: B4 S1_V02N0701
arc: B5 E1_H02W0301
arc: B6 E1_H02W0101
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 N1_V01N0001
arc: C3 H02W0601
arc: C4 H01E0001
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE0 H00L0000
arc: CE1 V02N0201
arc: CE2 H00R0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D3 H01E0101
arc: D4 S1_V02N0601
arc: D5 H02E0001
arc: D6 E1_H02W0001
arc: D7 V02S0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q7
arc: E1_H02E0301 Q3
arc: E1_H02E0701 Q5
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00T0000
arc: M3 H02E0201
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00B0100 F5
arc: V01S0000 F7
arc: V01S0100 F7
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1100111100000011
word: SLICEC.K0.INIT 1110101101111101
word: SLICEA.K1.INIT 1111110111110001
word: SLICEA.K0.INIT 0000110100000001
word: SLICEC.K1.INIT 1111000000110011
word: SLICEB.K0.INIT 0000000000010000
word: SLICEB.K1.INIT 0001000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C10:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 H01E0001
arc: A2 E1_H02W0701
arc: A3 E1_H02W0501
arc: A4 F7
arc: A5 F7
arc: A6 E1_H01W0000
arc: B0 W1_H02E0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 V02S0701
arc: C1 S1_V02N0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 H02E0401
arc: C7 V02N0001
arc: CE0 W1_H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D7 H00R0100
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F1
arc: LSR0 H02W0501
arc: LSR1 V00T0100
arc: M2 E1_H02W0601
arc: M4 V00B0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0701 Q7
arc: S1_V02S0301 F1
arc: S1_V02S0501 Q7
arc: S1_V02S0601 F6
arc: W1_H02W0001 F2
arc: W1_H02W0401 F4
word: SLICEB.K0.INIT 1111001011111110
word: SLICEB.K1.INIT 0000001000001110
word: SLICEC.K0.INIT 1100101000000000
word: SLICED.K1.INIT 1111001100000011
word: SLICEC.K1.INIT 1100101011111111
word: SLICED.K0.INIT 0101001101010011
word: SLICEA.K1.INIT 0000101011111010
word: SLICEA.K0.INIT 0000000000110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R17C11:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 E1_H02W0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0501 H01E0101
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A2 H00L0100
arc: A3 F5
arc: A5 Q5
arc: B0 H02W0101
arc: B2 H02W0101
arc: B3 V02N0301
arc: B6 S1_V02N0701
arc: B7 V00T0000
arc: C0 F4
arc: C2 N1_V01N0001
arc: C4 H02E0601
arc: C6 V01N0101
arc: C7 V02N0001
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 W1_H02E0201
arc: D2 S1_V02N0201
arc: D3 V02N0001
arc: D4 H02W0001
arc: D5 H02W0201
arc: D6 S1_V02N0601
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F0
arc: LSR0 E1_H02W0301
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: V01S0100 Q4
arc: W1_H02W0101 F3
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000001100001111
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000110000111111
word: SLICEB.K0.INIT 0011111100010101
word: SLICED.K1.INIT 1100000011001111
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 1100110010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R17C12:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A5 N1_V02S0301
arc: A7 V02S0101
arc: B5 V02S0501
arc: B7 V01S0000
arc: C0 H02E0401
arc: C5 V00T0000
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D5 E1_H02W0201
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0203 F7
arc: V01S0100 Q0
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111010101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R17C13:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 V01N0101
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0701
arc: A5 E1_H02W0501
arc: B1 Q1
arc: B4 H02E0301
arc: B5 V01S0000
arc: C0 H00L0100
arc: C1 H00R0100
arc: C4 V02S0201
arc: C5 H02E0401
arc: CE0 H02W0101
arc: CE1 H02E0101
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V02N0201
arc: D4 E1_H02W0001
arc: D5 H00L0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: H01W0100 F4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 V00T0100
arc: M4 V00B0100
arc: M5 H02E0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q7
arc: S1_V02S0401 F4
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 Q5
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R17C14:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 N3_V06S0303
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 E1_H01W0100
arc: B0 H02W0101
arc: B1 H02W0101
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V00B0100
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 F0
arc: H01W0000 F1
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M3 H00R0100
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F1
arc: N1_V02N0201 Q0
arc: N1_V02N0701 Q7
arc: S1_V02S0101 Q3
arc: S1_V02S0501 Q5
arc: V01S0000 F1
arc: V01S0100 Q0
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C15:PLC2
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02W0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A0 H02W0701
arc: A5 V00T0000
arc: B1 V02S0101
arc: B4 E1_H02W0101
arc: B5 H02E0301
arc: C1 H02W0401
arc: C2 W1_H02E0401
arc: C3 N1_V01S0100
arc: C5 H02W0601
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F1
arc: N1_V02N0601 F4
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: V01S0000 F5
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 1111111100001111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 0011000011111111
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1011001100110011
word: SLICEB.K0.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C16:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 H02W0701
arc: B0 S1_V02N0101
arc: C0 V02N0401
arc: D0 W1_H02E0201
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: M0 H02W0601
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C17:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: A0 H00L0100
arc: A2 V02S0701
arc: B0 V00T0000
arc: C0 N1_V01S0100
arc: C2 E1_H02W0601
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 V02N0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F0
arc: N3_V06N0103 F2
arc: V00T0000 Q2
arc: V01S0100 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R17C18:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02W0301
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 V02S0501
arc: A5 N1_V01S0100
arc: A7 S1_V02N0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B4 N1_V01S0000
arc: B5 H02W0101
arc: B6 V00T0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 W1_H02E0601
arc: C3 N1_V01S0100
arc: C4 E1_H02W0601
arc: C5 N1_V02S0201
arc: C6 E1_H02W0601
arc: C7 V02S0201
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D3 F2
arc: D4 F2
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: M0 V00B0000
arc: M2 V00T0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0501 Q5
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F3
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V00T0000 F2
arc: V01S0000 Q2
arc: V01S0100 F6
arc: W1_H02W0101 F3
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0101000001010101
word: SLICED.K1.INIT 0000000000001010
word: SLICED.K0.INIT 0000000000001100
word: SLICEA.K0.INIT 1101010111111111
word: SLICEA.K1.INIT 0001000011111111
word: SLICEB.K0.INIT 0000101000000000
word: SLICEC.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 1011111100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C19:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A2 V00B0000
arc: A6 H00L0000
arc: B0 S1_V02N0301
arc: B4 V02N0701
arc: B7 S1_V02N0501
arc: C0 H00L0100
arc: C2 H02W0401
arc: C4 H02E0601
arc: C6 Q6
arc: C7 V00T0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 H02W0201
arc: D3 V02N0001
arc: D4 H02W0201
arc: D5 V01N0001
arc: D6 S1_V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 F7
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: V00B0000 Q6
arc: V00T0000 F2
arc: V01S0100 Q1
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0000101010101010
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C20:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E3_H06E0303 V06N0303
arc: H00L0000 H02W0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06W0303
arc: V00B0100 W1_H02E0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0001
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02N0701
arc: A3 H02E0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B3 N1_V02S0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 N1_V01N0001
arc: CE0 H02W0101
arc: CE1 H00L0100
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 F0
arc: D3 S1_V02N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 H02W0601
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q1
arc: V00B0000 Q4
arc: V01S0000 Q3
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0111100100000000
word: SLICEA.K1.INIT 1100010000000000
word: SLICEB.K0.INIT 0101111100001010
word: SLICEB.K1.INIT 0011000111111101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C21:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S3_V06N0203
arc: A2 N1_V02S0701
arc: A4 V02S0301
arc: A6 F5
arc: A7 W1_H02E0701
arc: B0 S1_V02N0301
arc: B2 E1_H01W0100
arc: B4 W1_H02E0101
arc: C0 V02N0401
arc: C1 N1_V02S0601
arc: C2 V02N0401
arc: C4 N1_V02S0201
arc: C5 F4
arc: C6 H02W0601
arc: C7 V02S0001
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V00T0100
arc: D4 H02E0001
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: E1_H01E0001 Q4
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F0
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: M5 H00L0100
arc: M7 H02W0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F6
arc: V01S0000 F6
arc: V01S0100 Q7
arc: W1_H02W0001 F2
word: SLICEB.K0.INIT 1011101110001011
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEC.K0.INIT 1001111001000101
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0000010100000101
word: SLICED.K0.INIT 0000000000000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C22:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 V01N0101
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0701
arc: A2 F7
arc: A3 F7
arc: A5 V00T0100
arc: A7 Q7
arc: B0 S1_V02N0101
arc: B3 H00R0000
arc: B5 E1_H02W0301
arc: B7 W1_H02E0101
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02S0001
arc: C5 V00T0000
arc: C7 H02E0601
arc: CE0 E1_H02W0101
arc: CE1 N1_V02S0201
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D4 V01N0001
arc: D5 H02E0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F4
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H00R0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q3
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: V01S0000 Q4
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
arc: W1_H02W0401 F4
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 0000010000001100
word: SLICEA.K0.INIT 0010001000000000
word: SLICEB.K0.INIT 0000010101010101
word: SLICED.K1.INIT 1100101000000000
word: SLICEB.K1.INIT 0000000000010101
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H02E0701
arc: A3 V02N0701
arc: A4 V00B0000
arc: A6 V02S0301
arc: A7 V02N0301
arc: B2 E1_H02W0301
arc: B3 S1_V02N0301
arc: B7 V00T0000
arc: C0 H02W0401
arc: C1 V02N0601
arc: C2 H00L0000
arc: C3 H02E0401
arc: C4 V02S0001
arc: C6 S1_V02N0001
arc: C7 E1_H02W0401
arc: CE0 N1_V02S0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02W0201
arc: D2 H02E0001
arc: D3 W1_H02E0201
arc: D4 V02S0601
arc: D6 N1_V02S0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q3
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F0
arc: H01W0100 Q4
arc: M0 V00T0000
arc: M1 H00R0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: N1_V02N0401 F4
arc: N3_V06N0203 F7
arc: S3_V06S0303 F6
arc: V01S0100 Q1
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q6
word: SLICEB.K1.INIT 0000001000001010
word: SLICEC.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1010111110100000
word: SLICED.K1.INIT 0111000011110000
word: SLICEB.K0.INIT 1000100010001010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C24:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0301
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 E1_H02W0501
arc: A2 N1_V02S0701
arc: A4 H02E0501
arc: A5 V02S0301
arc: A6 N1_V02S0301
arc: A7 Q7
arc: B1 V00B0000
arc: B3 Q3
arc: B4 H02W0301
arc: C0 F4
arc: C1 H02W0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 E1_H02W0601
arc: C5 V02S0201
arc: C6 V00B0100
arc: C7 V00B0100
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 W1_H02E0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 S1_V02N0401
arc: D5 H02E0001
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: M2 V00T0000
arc: M3 H00L0000
arc: M6 V00T0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0301 F1
arc: N1_V02N0601 F6
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: V01S0100 Q7
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 1110101000000000
word: SLICEA.K0.INIT 0000000011111010
word: SLICED.K0.INIT 1111000010101010
word: SLICED.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEA.K1.INIT 0000101000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C25:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 V01N0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 E1_H02W0201
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H02W0701
arc: A2 S1_V02N0501
arc: A3 V00T0000
arc: A4 N1_V02S0101
arc: A5 Q5
arc: A7 H00L0000
arc: B1 E1_H02W0101
arc: B2 H02E0301
arc: B7 H02E0101
arc: C1 E1_H02W0401
arc: C2 H02W0601
arc: C3 N1_V02S0601
arc: C4 N1_V02S0001
arc: C7 N1_V02S0201
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D3 N1_V01S0000
arc: D4 H01W0000
arc: D5 H01W0000
arc: D7 V02N0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q5
arc: E1_H02E0201 Q2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: M0 V00T0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F0
arc: V00T0100 F3
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000001001000001
word: SLICEC.K0.INIT 0000111101010101
word: SLICEC.K1.INIT 1111111101010101
word: SLICEB.K0.INIT 1111111100010000
word: SLICEB.K1.INIT 1010010100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R17C26:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A2 V00T0000
arc: A5 H02E0701
arc: A6 H02E0501
arc: B0 H02E0101
arc: B2 S1_V02N0301
arc: B3 V02N0101
arc: B4 V02N0701
arc: B7 E1_H02W0101
arc: CE1 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M2 V00B0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: S1_V02S0201 Q2
arc: S3_V06S0003 F3
arc: S3_V06S0103 Q2
arc: V00B0000 Q6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C27:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02W0501
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0501
arc: A3 H02W0501
arc: B1 V00T0000
arc: B2 H00R0000
arc: B4 S1_V02N0501
arc: B5 H02W0301
arc: B6 E1_H02W0301
arc: B7 V02S0501
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F4
arc: M2 V00B0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: S1_V02S0301 F1
arc: S3_V06S0003 F3
arc: S3_V06S0103 Q2
arc: V01S0000 F2
arc: V01S0100 Q3
arc: W1_H02W0301 Q3
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C28:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0501
arc: A1 E1_H02W0701
arc: A2 H02W0501
arc: A3 V02N0701
arc: A6 V02S0301
arc: B4 S1_V02N0501
arc: B5 H02E0301
arc: B7 V02S0501
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q1
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M1 H00L0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F7
arc: S1_V02S0301 Q1
arc: V01S0100 F1
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C29:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 V02S0701
arc: A3 E1_H02W0501
arc: A5 V00T0000
arc: A6 E1_H01W0000
arc: B1 E1_H02W0301
arc: B2 V02N0301
arc: B4 V02N0701
arc: B7 E1_H02W0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: M2 E1_H02W0601
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F7
arc: V01S0000 F3
arc: V01S0100 F1
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C2:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 E1_H01W0000
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H06W0103
arc: N3_V06N0103 E1_H01W0100
arc: V00T0000 H02W0201
arc: A0 H02W0501
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1010000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R17C30:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0601
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 H02E0701
arc: A5 H02W0501
arc: A6 F5
arc: A7 V02S0301
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 V02S0501
arc: B5 S1_V02N0701
arc: B6 F3
arc: C2 V02N0601
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 V02S0001
arc: C6 E1_H02W0401
arc: C7 H02E0401
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: S1_V02S0601 F6
arc: S3_V06S0203 F7
arc: V00B0000 F4
word: SLICEB.K0.INIT 0101000001110000
word: SLICED.K1.INIT 1111101011111111
word: SLICEB.K1.INIT 1100111101000101
word: SLICEC.K0.INIT 1000110010101111
word: SLICEC.K1.INIT 1011101100001011
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C31:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A4 H02E0701
arc: A5 E1_H01W0000
arc: A6 N1_V02S0101
arc: A7 E1_H01W0000
arc: B0 V00B0000
arc: B1 Q1
arc: B2 V01N0001
arc: B3 Q3
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C6 H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q3
arc: N3_V06N0103 F2
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: V01S0100 Q1
arc: W1_H02W0001 F0
word: SLICEC.K0.INIT 0101000101000000
word: SLICEC.K1.INIT 1000100010101010
word: SLICED.K0.INIT 0000101100001000
word: SLICED.K1.INIT 1000100010101010
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R17C32:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: A1 H00R0000
arc: A2 H02E0501
arc: A3 H02E0701
arc: A6 N1_V01S0100
arc: A7 V02S0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B3 H02W0101
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 N1_V02S0501
arc: B7 V02S0501
arc: C0 N1_V02S0601
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 N1_V02S0001
arc: C5 E1_H02W0601
arc: C6 W1_H02E0601
arc: C7 S1_V02N0001
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D3 F2
arc: D4 H01W0000
arc: D5 H01W0000
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F3
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q5
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: S1_V02S0701 Q5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0000 F2
arc: V01S0100 Q7
arc: W1_H02W0001 F0
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q3
arc: W1_H02W0601 F6
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 Q5
word: SLICEB.K1.INIT 1111111101110011
word: SLICED.K1.INIT 1010110011001100
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1011101110001000
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 1111101011111010
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111001111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C33:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06N0303
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 V02N0301
arc: A5 E1_H02W0501
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H01W0100
arc: B3 Q3
arc: B5 H00R0000
arc: C0 F4
arc: C1 F4
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H02W0401
arc: C5 H02E0401
arc: C6 V02N0201
arc: C7 E1_H01E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H01W0000
arc: D5 V02S0601
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: M0 V00T0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F0
arc: N1_V02N0201 F2
arc: S1_V02S0501 F5
arc: V01S0000 Q7
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 1110110001001100
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1011101000010000
word: SLICEA.K1.INIT 1111111001010100
word: SLICEB.K0.INIT 0000110100001000
word: SLICEB.K1.INIT 1111110111111000
word: SLICED.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1111000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C34:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 H02E0501
arc: A4 N1_V02S0101
arc: A5 H02W0701
arc: B1 Q1
arc: B2 N1_V02S0301
arc: B4 H00L0000
arc: B5 H00L0000
arc: C0 N1_V02S0401
arc: C2 H02W0601
arc: C4 V00B0100
arc: C5 H01E0001
arc: C6 H02E0601
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V00T0100
arc: D4 H00L0100
arc: D5 V02S0401
arc: D6 V02N0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F4
arc: E1_H02E0501 Q7
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0000 F4
arc: M0 V00T0000
arc: M1 H00R0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q7
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q1
arc: S1_V02S0501 F5
arc: V01S0000 F0
arc: V01S0100 Q7
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0101000101000000
word: SLICEC.K0.INIT 0000111000000010
word: SLICEB.K0.INIT 1011001110000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100110010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R17C35:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E1_H01W0000
arc: A2 V00T0000
arc: A3 E1_H02W0701
arc: A4 V00B0000
arc: A6 H00R0000
arc: B0 H02W0101
arc: B1 Q1
arc: B6 N1_V02S0501
arc: B7 V02N0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 N1_V02S0401
arc: C3 H00L0000
arc: C4 V01N0101
arc: C6 H01E0001
arc: C7 V00T0100
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 W1_H02E0201
arc: D3 H02E0201
arc: D4 V02S0401
arc: D5 V02S0601
arc: D6 V02N0601
arc: E1_H01E0001 F4
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: N1_V02N0501 F7
arc: N3_V06N0303 F6
arc: V01S0000 Q1
arc: V01S0100 F6
arc: W1_H02W0201 F2
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100111111000000
word: SLICED.K1.INIT 1100000011000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1010111110100000
word: SLICED.K0.INIT 0101010000000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C36:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 N1_V02S0701
arc: A3 H02E0501
arc: A4 V00T0100
arc: A6 H02W0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02S0501
arc: B5 V02S0501
arc: B7 S1_V02N0501
arc: C1 N1_V01N0001
arc: C2 V02S0601
arc: C4 V01N0101
arc: C5 V01N0101
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 V00B0000
arc: D6 E1_H02W0201
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 F2
arc: H01W0100 Q3
arc: M0 W1_H02E0601
arc: M1 E1_H02W0001
arc: M2 W1_H02E0601
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: S1_V02S0301 Q1
arc: V01S0100 F0
word: SLICED.K1.INIT 0000001111001111
word: SLICEC.K0.INIT 0000111100001110
word: SLICEC.K1.INIT 0000110000001100
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1011101110001000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R17C37:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 S1_V02N0701
arc: A2 H02W0501
arc: A6 V00T0100
arc: B1 V02N0101
arc: B2 V02S0101
arc: B4 E1_H02W0101
arc: B6 V00T0000
arc: B7 V02N0701
arc: C1 H02W0401
arc: C4 V02N0001
arc: C6 S1_V02N0201
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 N1_V02S0001
arc: D4 W1_H02E0201
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR0 E1_H02W0301
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q1
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000110011001100
word: SLICEA.K0.INIT 0101010111111111
word: SLICEA.K1.INIT 0000111110001000
word: SLICED.K1.INIT 0011000000111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R17C38:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 V02N0701
arc: A4 V02S0101
arc: A5 V02S0101
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H00R0000
arc: B4 E1_H02W0301
arc: B5 V02N0501
arc: C2 S1_V02N0401
arc: CE0 H00R0100
arc: CE2 H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: D4 V01N0001
arc: D5 V01N0001
arc: E1_H01E0001 F2
arc: E1_H02E0001 F0
arc: E1_H02E0301 Q1
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 V00T0100
arc: M4 V00T0000
arc: M5 H00L0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: S3_V06S0203 Q7
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1011101110001000
word: SLICEA.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1010101011001100
word: SLICEC.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C39:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0401
arc: V00T0000 N1_V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 N1_V01S0000
arc: A5 E1_H02W0501
arc: A6 F5
arc: B0 V02S0101
arc: B5 W1_H02E0301
arc: B6 V02S0701
arc: C0 V02N0401
arc: C5 H02E0601
arc: C6 V00T0000
arc: D0 H02E0001
arc: D1 E1_H02W0201
arc: D5 H00R0100
arc: D6 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000001000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C3:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 H01E0101
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0701 V06S0203
arc: A1 H02W0501
arc: A3 H02W0501
arc: A4 V00T0100
arc: A5 E1_H02W0701
arc: A6 V00T0100
arc: B0 V00B0000
arc: B3 V02S0301
arc: B4 H02W0101
arc: B6 V02S0501
arc: C0 N1_V02S0601
arc: C1 H02E0401
arc: C3 H02E0401
arc: C4 V00B0100
arc: C5 V00T0100
arc: C6 H02W0601
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 H00R0000
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 E1_H02W0601
arc: M1 H02E0001
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q3
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 F6
arc: W1_H02W0501 Q7
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1100101011001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1

.tile R17C40:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02N0501
arc: A2 S1_V02N0501
arc: A3 E1_H02W0701
arc: A6 N1_V02S0301
arc: A7 H02E0501
arc: B1 Q1
arc: B2 S1_V02N0101
arc: B3 H00R0100
arc: B4 W1_H02E0101
arc: B6 V01S0000
arc: B7 H02W0101
arc: C1 H02E0601
arc: C2 W1_H02E0601
arc: C3 H02W0401
arc: C4 E1_H02W0601
arc: C6 N1_V02S0201
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 F2
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H02E0601 F6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: M1 H02W0001
arc: M2 V00T0100
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: V00B0000 Q6
arc: V01S0000 Q2
arc: V01S0100 F3
arc: W1_H02W0101 F1
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100000000
word: SLICED.K1.INIT 0000001000001010
word: SLICEA.K1.INIT 1010100000001000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C41:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W1_H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 H01E0101
arc: A0 N1_V02S0501
arc: A3 S1_V02N0701
arc: B0 V00T0000
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: C0 H00R0100
arc: C3 S1_V02N0601
arc: C4 V02S0201
arc: CE0 W1_H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 N1_V02S0601
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00B0100
arc: M2 H02E0601
arc: M4 H02E0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: V00T0000 F2
arc: W1_H02W0001 F0
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0001101010111010
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C42:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0100 V02N0701
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A4 H02E0701
arc: B0 H02W0301
arc: B4 H02E0101
arc: C0 F4
arc: C4 V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D4 N1_V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M4 V00T0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: S1_V02S0701 Q7
arc: V00T0000 Q2
arc: V01S0000 Q4
arc: V01S0100 Q1
arc: W1_H02W0601 Q6
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0001000001010000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C43:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A2 E1_H02W0701
arc: A3 V00T0000
arc: B0 S1_V02N0301
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: C0 S1_V02N0601
arc: C2 H00L0000
arc: C3 E1_H02W0601
arc: CE0 H00L0100
arc: CE2 H02W0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: E1_H01E0001 F2
arc: E1_H02E0401 Q6
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q5
arc: M0 H01E0001
arc: M1 H02E0001
arc: M2 V00B0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F0
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1110010011110101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1101100011111111
word: SLICEB.K1.INIT 1100101000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C44:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06N0303
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02N0701
arc: A3 E1_H02W0701
arc: A4 V02N0101
arc: B1 S1_V02N0301
arc: B3 H02E0301
arc: C0 F4
arc: C1 F4
arc: C3 S1_V02N0401
arc: C4 H02W0601
arc: CE0 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: E1_H01E0001 F2
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q6
arc: H01W0000 F0
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0100111000001010
word: SLICEC.K0.INIT 0101000001011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C45:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0401
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A4 V00T0100
arc: A5 V00T0100
arc: B0 V02S0101
arc: B4 N1_V02S0701
arc: B5 N1_V02S0501
arc: C0 W1_H02E0601
arc: C1 N1_V01N0001
arc: C4 V00T0000
arc: C5 V00T0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D4 H02E0001
arc: D5 H02W0001
arc: E1_H01E0101 F4
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: M0 H02W0601
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 F0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1011100010111000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1101100011111111
word: SLICEC.K1.INIT 1101100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C46:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 N1_V01S0000
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 H02W0501
arc: A3 H00L0100
arc: A4 H02W0701
arc: A6 S1_V02N0301
arc: A7 H02W0701
arc: B0 H02W0301
arc: B1 V00T0000
arc: B2 H01W0100
arc: B3 E1_H01W0100
arc: B4 H02W0101
arc: B7 F3
arc: C0 V02S0401
arc: C1 H02W0601
arc: C2 V02N0401
arc: C3 N1_V01N0001
arc: C4 S1_V02N0201
arc: C6 F4
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 Q2
arc: D3 V02N0201
arc: D4 H00R0100
arc: D6 V02N0601
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: V00B0000 F6
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1110010011111111
word: SLICEA.K1.INIT 1101100000000000
word: SLICEB.K1.INIT 1011100000000000
word: SLICED.K1.INIT 0001000100110011
word: SLICEB.K0.INIT 1101000010000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0101000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C47:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 V02N0701
arc: A5 Q5
arc: A6 F5
arc: A7 Q7
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 H00R0100
arc: B5 V02N0501
arc: B6 V02S0701
arc: B7 H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 E1_H02W0601
arc: C5 V00T0000
arc: C6 W1_H02E0401
arc: C7 H02W0601
arc: CE0 H02W0101
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 S1_V02N0001
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0100
arc: M5 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0001 F0
arc: V00B0000 F6
arc: V00B0100 F7
word: SLICEA.K0.INIT 1011111110001111
word: SLICEA.K1.INIT 1011000010000000
word: SLICED.K1.INIT 1110001000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1110001000000000
word: SLICED.K0.INIT 0001000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C48:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 E1_H02W0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 W1_H02E0201
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: M0 V00T0100
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: V01S0100 F0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C49:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02W0501
arc: S1_V02S0201 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V02N0601
arc: A0 V02N0501
arc: A3 W1_H02E0501
arc: A4 S1_V02N0301
arc: A7 E1_H01W0000
arc: B0 S1_V02N0101
arc: B3 Q3
arc: B7 V00B0100
arc: C0 V02N0401
arc: C3 W1_H02E0601
arc: C4 E1_H01E0101
arc: C7 S1_V02N0001
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D7 N1_V02S0401
arc: E1_H01E0101 F7
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: M0 V00T0100
arc: M3 H02W0201
arc: M5 H00L0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V00T0100 F3
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0101000011110000
word: SLICEB.K1.INIT 1010110000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C4:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: H00L0100 S1_V02N0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0601 V02S0601
arc: A0 V02S0501
arc: A2 V00B0000
arc: A4 H02W0501
arc: B0 V02S0101
arc: B2 H02E0301
arc: B4 H01E0101
arc: C0 F4
arc: C2 V02S0601
arc: C4 V02N0001
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 Q2
arc: D4 E1_H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F0
arc: E1_H02E0401 Q4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: LSR1 H02W0301
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N1_V02N0001 F0
arc: N1_V02N0501 Q5
arc: N3_V06N0003 F0
arc: V00B0000 Q4
arc: V01S0000 Q5
arc: V01S0100 Q0
arc: W1_H02W0501 Q7
word: SLICEC.K0.INIT 0000000000000010
word: SLICEA.K0.INIT 0000000010000000
word: SLICEB.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C50:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H01W0100
arc: A0 V02N0701
arc: A2 F5
arc: A3 S1_V02N0701
arc: B0 H02E0101
arc: B2 H02E0101
arc: B3 H00L0000
arc: B5 F3
arc: C0 W1_H02E0601
arc: C2 N1_V02S0401
arc: C3 H02E0601
arc: C5 H02E0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 V01S0100
arc: D3 W1_H02E0001
arc: D5 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0001 F0
arc: V01S0000 F2
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0111000001111010
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0000110011001100
word: SLICEB.K0.INIT 0011010111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C51:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N3_V06S0003
arc: H00R0100 N1_V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: V00B0100 N1_V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0501
arc: A2 H02W0701
arc: A5 W1_H02E0701
arc: A7 F5
arc: B0 W1_H02E0301
arc: B2 H01W0100
arc: B5 H00L0000
arc: B7 S1_V02N0501
arc: C0 N1_V01N0001
arc: C5 W1_H02E0601
arc: C7 W1_H02E0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 H02W0201
arc: D3 V00B0100
arc: D5 H00R0100
arc: E1_H01E0001 F2
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 H02E0301
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0010101000101010
word: SLICEA.K0.INIT 0111011100001010
word: SLICEB.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R17C52:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 H02E0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02E0501
arc: B0 V00B0000
arc: B2 V01N0001
arc: C2 N1_V01N0001
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 V02S0001
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 W1_H02E0401
arc: M5 H02W0001
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V00B0000 Q6
arc: V00T0000 F0
arc: V01S0000 Q5
arc: V01S0100 Q5
arc: W1_H02W0101 Q1
arc: W1_H02W0601 Q6
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1101110110001000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C53:PLC2
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 H01E0001
arc: B0 H01W0100
arc: B4 V01S0000
arc: C0 H00R0100
arc: C4 V02N0201
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D4 H00R0100
arc: D5 V00B0000
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M1 V01S0100
arc: M3 H00L0100
arc: M4 H02E0401
arc: M5 H02W0001
arc: M6 N1_V01N0101
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F4
arc: S1_V02S0301 Q3
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C54:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 W3_H06E0203

.tile R17C55:PLC2
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000

.tile R17C56:PLC2
arc: H01W0000 W3_H06E0103

.tile R17C57:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R17C5:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02E0501
arc: A1 W1_H02E0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A5 V00T0100
arc: B0 E1_H02W0301
arc: B1 V01N0001
arc: B5 H02E0301
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C2 H00L0000
arc: C3 H02E0401
arc: C5 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 N1_V02S0201
arc: D2 V00B0100
arc: D3 H02E0001
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: LSR1 E1_H02W0501
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: N3_V06N0103 F1
arc: W1_H02W0001 F2
arc: W1_H02W0501 F5
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C61:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R17C62:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R17C64:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R17C65:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R17C6:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0501
arc: B0 V01N0001
arc: B3 V02S0101
arc: B5 V02S0701
arc: C0 H02E0601
arc: C2 H02W0401
arc: C3 H02W0401
arc: C5 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 H02W0001
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 0101000001011111
word: SLICEB.K1.INIT 0001000000010011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C7:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02N0701
arc: H00R0000 W1_H02E0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00R0000
arc: A1 V01N0101
arc: A7 H02E0701
arc: B0 E1_H02W0101
arc: B1 V02S0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 W1_H02E0601
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H00R0000
arc: D2 V00B0100
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q0
arc: S3_V06S0203 F7
arc: V01S0100 F7
word: SLICED.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A4 S1_V02N0301
arc: A5 H02E0501
arc: A6 S1_V02N0101
arc: A7 H02E0501
arc: B4 W1_H02E0301
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 V00B0100
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q7
word: SLICED.K1.INIT 1110110011001100
word: SLICED.K0.INIT 1110101011101110
word: SLICEC.K1.INIT 0010000011001100
word: SLICEC.K0.INIT 0110001001100110
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0000111111111111
word: SLICEA.K0.INIT 0000111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C9:PLC2
arc: E1_H02E0401 V02N0401
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0401 H02W0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0701
arc: A1 H02E0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 V02S0101
arc: A7 V02S0101
arc: B0 S1_V02N0301
arc: B1 V00B0000
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 H00L0000
arc: C1 E1_H02W0601
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 S1_V02N0201
arc: C6 H02E0401
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 F2
arc: D2 H02E0201
arc: D3 H02E0201
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 E1_H02W0401
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0601 F4
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0101 Q3
arc: W1_H02W0401 F6
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 1000000010100010
word: SLICEB.K0.INIT 0000000000011101
word: SLICEB.K1.INIT 1111111100011101
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011111101011111
word: SLICED.K0.INIT 1100010100000000
word: SLICED.K1.INIT 1100010111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C10:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02E0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 S3_V06N0003
arc: A2 S1_V02N0501
arc: A3 N1_V02S0501
arc: A7 V00T0100
arc: B3 E1_H02W0101
arc: B6 S1_V02N0501
arc: B7 N1_V02S0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 E1_H02W0401
arc: D0 E1_H02W0001
arc: D1 W1_H02E0001
arc: D2 E1_H02W0001
arc: D3 V00T0100
arc: D6 E1_H02W0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0101111111111111
word: SLICEB.K1.INIT 0010111011101110
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0011111111111111
word: SLICED.K1.INIT 0101111111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R18C11:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H02W0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: A1 S1_V02N0501
arc: A3 S1_V02N0501
arc: A6 E1_H01W0000
arc: B1 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02W0101
arc: B5 S1_V02N0501
arc: B7 V02S0501
arc: C1 H02E0401
arc: C3 F4
arc: C4 E1_H02W0401
arc: C5 H02W0601
arc: C6 V00T0100
arc: C7 H02E0401
arc: D1 V01S0100
arc: D3 H02E0201
arc: D4 S1_V02N0401
arc: D5 V00B0000
arc: D6 E1_H01W0100
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: N1_V01N0101 F6
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V01S0100 F4
arc: W1_H02W0301 F1
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 0000110000111111
word: SLICED.K0.INIT 0000010111110101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001111110111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001101100000000
word: SLICED.K1.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R18C12:PLC2
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 V01N0101
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 F5
arc: A4 V00T0000
arc: A5 Q5
arc: A6 N1_V01S0100
arc: A7 Q7
arc: B1 Q1
arc: B5 N1_V01S0000
arc: C0 V02N0401
arc: C2 N1_V01N0001
arc: C3 V02N0601
arc: C4 S1_V02N0201
arc: C6 S1_V02N0001
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 V00B0100
arc: M5 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: V00T0000 F0
arc: V01S0000 F3
arc: W1_H02W0301 F1
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 1000100010001000
word: SLICEB.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1100110000000000
word: SLICED.K0.INIT 0000000000000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C13:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 V06N0203
arc: A0 V02S0501
arc: A1 H00L0100
arc: A4 V00T0100
arc: B1 V00T0000
arc: B4 H02W0301
arc: C0 F4
arc: C1 N1_V01S0100
arc: C4 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02N0001
arc: D4 W1_H02E0201
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0301 Q1
arc: V00T0100 Q1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1010111100001111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C14:PLC2
arc: E1_H02E0001 V02S0001
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 H02W0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02E0501
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A6 E1_H02W0501
arc: A7 Q7
arc: B0 V02S0301
arc: B2 V02S0101
arc: B3 V02S0101
arc: B6 V00T0000
arc: B7 V02S0501
arc: C2 H02E0401
arc: C3 H02E0401
arc: C6 H02W0401
arc: C7 E1_H02W0401
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D3 H00R0000
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0100
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1000100010001000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0101110001011100
word: SLICEB.K1.INIT 0101110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R18C15:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: H00R0000 N1_V02S0601
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V01S0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0501
arc: A2 V01N0101
arc: B0 V01N0001
arc: B2 H00R0000
arc: C0 N1_V02S0601
arc: C2 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V00B0100
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1111100010001000
word: SLICEB.K0.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R18C16:PLC2
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A5 Q5
arc: A7 Q7
arc: B0 H02E0301
arc: B2 S1_V02N0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E3_H06E0303 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V01S0000 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C17:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A7 H02E0501
arc: B0 V00T0000
arc: B1 V00B0000
arc: B6 V02S0501
arc: C4 Q4
arc: C6 H01E0001
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D4 H01W0000
arc: D6 V00B0000
arc: D7 H02W0201
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q4
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F1
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0100 Q4
word: SLICEC.K0.INIT 1111111111110000
word: SLICED.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R18C18:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0401
arc: V00T0000 H02E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 H01E0101
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02S0701
arc: A5 V00T0000
arc: B2 H02E0101
arc: C1 W1_H02E0401
arc: C2 V02N0401
arc: C5 H02E0401
arc: CE1 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D2 E1_H02W0201
arc: D3 S1_V02N0001
arc: D5 V02S0601
arc: E1_H01E0001 F1
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q7
arc: M1 V01S0100
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q3
arc: S3_V06S0303 F5
arc: V01S0000 Q1
arc: V01S0100 F2
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C19:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 H02W0001
arc: W1_H02W0201 V02S0201
arc: A0 H00R0000
arc: A1 H00L0100
arc: A2 H02E0701
arc: A4 V02S0301
arc: B0 V02S0301
arc: B1 F3
arc: B2 N1_V02S0101
arc: B3 V02S0101
arc: B4 H00L0000
arc: C0 W1_H02E0601
arc: C1 H02E0401
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C4 S1_V02N0201
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D3 F2
arc: D4 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q1
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F0
arc: N3_V06N0003 F3
arc: V01S0100 Q4
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0011111100000000
word: SLICEA.K0.INIT 0011010011110100
word: SLICEA.K1.INIT 0101001011110010
word: SLICEC.K0.INIT 0100110001101110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C20:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 V02S0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: A2 H02W0501
arc: A3 H02W0501
arc: A6 H02E0501
arc: B3 V02N0301
arc: C2 H02E0601
arc: C6 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D6 H02W0001
arc: E1_H01E0001 F2
arc: E3_H06E0303 F6
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00T0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q1
arc: V01S0100 Q4
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C21:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02S0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02E0501
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: A0 F7
arc: A2 H02E0701
arc: A3 V02N0701
arc: A4 H02W0501
arc: A7 H00L0000
arc: B0 E1_H02W0301
arc: B1 H00R0100
arc: B5 W1_H02E0301
arc: C0 H02W0401
arc: C1 H00L0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 H01E0001
arc: C7 V02N0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H00R0000
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D7 H00R0100
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: H00R0100 Q7
arc: H01W0000 F4
arc: LSR0 V00T0000
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: M4 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0201 F2
arc: N3_V06N0003 Q0
word: SLICED.K1.INIT 0000000000000101
word: SLICEA.K1.INIT 1111110011110000
word: SLICEA.K0.INIT 0000100000000000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R18C22:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0701
arc: A2 F7
arc: A4 F7
arc: A5 V00B0000
arc: B0 V02N0301
arc: B2 H02W0101
arc: B4 E1_H02W0301
arc: B5 S1_V02N0701
arc: C0 F4
arc: C2 F4
arc: C4 H02W0601
arc: C5 S1_V02N0001
arc: C7 E1_H02W0401
arc: CE0 H02E0101
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 H02W0201
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E3_H06E0003 Q3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00T0000
arc: M3 H00R0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F4
arc: N1_V02N0701 Q5
arc: N3_V06N0303 F5
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F4
arc: S1_V02S0701 F7
arc: V01S0000 F4
arc: V01S0100 F7
word: SLICEC.K0.INIT 0100000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0100010001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R18C23:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 N1_V02S0501
arc: A3 V00T0000
arc: A4 W1_H02E0701
arc: A5 W1_H02E0701
arc: A7 W1_H02E0501
arc: B1 H00R0100
arc: B2 E1_H02W0301
arc: B3 V02S0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B7 V01S0000
arc: C0 F4
arc: C1 F4
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 W1_H02E0401
arc: C5 W1_H02E0401
arc: CE0 S1_V02N0201
arc: CE1 V02S0201
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D7 S1_V02N0401
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: M0 H02W0601
arc: M1 H00L0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q1
arc: N3_V06N0003 F0
arc: S1_V02S0201 F2
arc: S1_V02S0401 Q6
arc: S3_V06S0303 Q6
arc: V01S0100 F2
arc: W1_H02W0301 F3
arc: W1_H02W0701 Q5
word: SLICEB.K1.INIT 0010101000000000
word: SLICED.K1.INIT 0010001000110011
word: SLICEA.K0.INIT 0101010111110000
word: SLICEA.K1.INIT 0101010111110011
word: SLICEB.K0.INIT 0001110100011101
word: SLICEC.K0.INIT 1000110000000000
word: SLICEC.K1.INIT 0100100010001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R18C24:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 V02N0101
arc: A6 V02S0101
arc: A7 V02N0301
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: B5 H02E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 E1_H02W0601
arc: C5 V02N0001
arc: C6 H02E0401
arc: C7 H02W0401
arc: CE0 E1_H02W0101
arc: CE1 W1_H02E0101
arc: CE2 E1_H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 S1_V02N0601
arc: D5 W1_H02E0201
arc: D6 N1_V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 Q5
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: H01W0100 F0
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: N1_V02N0501 Q7
arc: S1_V02S0601 Q6
arc: S1_V02S0701 F7
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V00B0000 Q6
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0101 Q1
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111101000001010
word: SLICEC.K1.INIT 0011111100000000
word: SLICEB.K0.INIT 1010111111001111
word: SLICEB.K1.INIT 1010000011000000
word: SLICEC.K0.INIT 0000000100100011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R18C25:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 V02S0301
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02S0501
arc: A2 E1_H02W0501
arc: A3 N1_V02S0501
arc: A4 N1_V02S0301
arc: A5 W1_H02E0501
arc: A6 E1_H02W0701
arc: B1 Q1
arc: B2 V02N0301
arc: B3 W1_H02E0301
arc: B4 V02S0701
arc: B5 H01E0101
arc: B6 H01E0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: C3 H00R0100
arc: C4 S1_V02N0201
arc: C5 H02E0601
arc: C6 S1_V02N0001
arc: CE0 H00L0100
arc: CE1 E1_H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 E1_H02W0001
arc: D3 S1_V02N0201
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F2
arc: S1_V02S0701 Q7
arc: V00B0000 Q4
arc: V01S0000 F4
arc: V01S0100 Q3
arc: W1_H02W0001 Q2
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1011111110000000
word: SLICEB.K1.INIT 1010110011001100
word: SLICEC.K1.INIT 1011100011110000
word: SLICEC.K0.INIT 1110101000101010
word: SLICEB.K0.INIT 0100010001110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R18C26:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0401
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 H02E0501
arc: A4 E1_H02W0501
arc: A5 V02N0101
arc: A6 H02E0701
arc: A7 H00L0000
arc: B1 H00R0100
arc: B2 S1_V02N0101
arc: B3 H02E0301
arc: B4 V02S0701
arc: B5 H02E0301
arc: B6 H02W0301
arc: B7 S1_V02N0701
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 V02N0601
arc: C4 N1_V02S0201
arc: C5 H02W0401
arc: C6 V02S0001
arc: C7 H02W0601
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D3 V02N0201
arc: D5 F2
arc: D6 E1_H02W0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H02E0001 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q3
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 1101100011110000
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0010011100100111
word: SLICEB.K1.INIT 1100110011111111
word: SLICEC.K1.INIT 0111111100000000
word: SLICEA.K0.INIT 0101111101011111
word: SLICEA.K1.INIT 0101110001010000
word: SLICEC.K0.INIT 0101001101010011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1

.tile R18C27:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02N0701
arc: A3 E1_H02W0501
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 V00T0100
arc: A7 S1_V02N0301
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: B6 S1_V02N0501
arc: B7 V02S0501
arc: C0 W1_H02E0401
arc: C1 H02W0401
arc: C2 H00L0000
arc: C3 E1_H02W0601
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V02S0001
arc: C7 H02E0601
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 S1_V02N0001
arc: D4 N1_V02S0401
arc: D5 N1_V02S0401
arc: D6 E1_H02W0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 H02E0401
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N3_V06N0203 F7
arc: S1_V02S0301 F1
arc: S3_V06S0303 Q6
arc: V01S0000 F6
arc: V01S0100 Q6
word: SLICED.K0.INIT 1110001010101010
word: SLICED.K1.INIT 1010001000000000
word: SLICEA.K0.INIT 0011010100000000
word: SLICEA.K1.INIT 1111000011000000
word: SLICEB.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 1110010000000000
word: SLICEC.K0.INIT 1111011110110011
word: SLICEC.K1.INIT 1100010010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C28:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06N0303
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 V00B0100
arc: D0 V00B0100
arc: D1 S1_V02N0201
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
word: SLICEA.K0.INIT 1111111111111100
word: SLICEA.K1.INIT 0000000000110000
word: SLICEB.K0.INIT 1111111011111100
word: SLICEB.K1.INIT 0000001000100010
word: SLICEC.K0.INIT 1111111111111010
word: SLICEC.K1.INIT 0000010100000000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R18C29:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 S1_V02N0101
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H02E0701
arc: A4 S1_V02N0301
arc: A6 S1_V02N0301
arc: A7 V02S0301
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 H02E0101
arc: B7 V02S0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 S1_V02N0601
arc: C3 H02W0401
arc: C4 V00T0000
arc: C5 H02E0601
arc: C6 W1_H02E0401
arc: C7 S1_V02N0201
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V02S0601
arc: D6 V00B0000
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 V00T0100
arc: M2 W1_H02E0601
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: V01S0100 F7
word: SLICED.K1.INIT 1110101000101010
word: SLICEC.K0.INIT 0011001000010000
word: SLICEC.K1.INIT 0011000000110000
word: SLICED.K0.INIT 1110010011001100
word: SLICEA.K0.INIT 1100010000000000
word: SLICEA.K1.INIT 0100100011000100
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1100110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R18C2:PLC2
arc: N1_V02N0401 H06W0203
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 V02N0301
arc: A1 V01N0101
arc: B1 E1_H02W0301
arc: C1 E1_H02W0601
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: M0 V00B0100
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C30:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 V01N0101
arc: A0 H00L0000
arc: A2 F7
arc: A3 F5
arc: A5 H02E0701
arc: A7 H02E0701
arc: B0 S1_V02N0101
arc: B1 V00T0000
arc: B2 F3
arc: B3 H00R0100
arc: B5 W1_H02E0301
arc: B7 V00B0100
arc: C0 V02S0601
arc: C1 H02E0601
arc: C2 S1_V02N0401
arc: C3 H02W0401
arc: C4 V02S0201
arc: C5 H02E0401
arc: C6 E1_H02W0401
arc: C7 S1_V02N0201
arc: CE0 V02N0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 H00R0000
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 H02W0001
arc: D6 S1_V02N0601
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F4
arc: S1_V02S0301 F1
arc: S1_V02S0401 F6
arc: S3_V06S0003 Q0
arc: V01S0000 Q4
word: SLICEC.K0.INIT 0000000011110000
word: SLICED.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0011000000110000
word: SLICEC.K1.INIT 1000101011001111
word: SLICEB.K1.INIT 1000001000000000
word: SLICED.K1.INIT 1111001101010001
word: SLICEB.K0.INIT 1000000010001000
word: SLICEA.K0.INIT 1000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C31:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0501
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V02N0101
arc: A5 V00T0000
arc: A7 V02S0301
arc: B0 H00R0100
arc: B1 N1_V02S0301
arc: B2 N1_V02S0101
arc: B3 H02W0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 S1_V02N0701
arc: B7 V02S0501
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 H00L0000
arc: C4 V02N0201
arc: C5 V01N0101
arc: C6 V02S0001
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 W1_H02E0201
arc: D5 V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: M1 H02W0001
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0701 F7
arc: V01S0000 F1
arc: V01S0100 F6
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 0011000000110000
word: SLICEA.K1.INIT 1010110011001100
word: SLICED.K1.INIT 1010110011001100
word: SLICEB.K0.INIT 0100010001010000
word: SLICEB.K1.INIT 1100110001000100
word: SLICEA.K0.INIT 0100111101000100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R18C32:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A3 V02N0701
arc: A5 V02N0101
arc: A6 H00L0000
arc: A7 H02W0501
arc: B0 N1_V02S0101
arc: B2 V02S0301
arc: B6 H02W0301
arc: B7 V00T0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H02E0601
arc: C4 H01E0001
arc: C6 V00T0100
arc: C7 W1_H02E0401
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 S1_V02N0201
arc: D3 F2
arc: D4 F2
arc: D5 F2
arc: D6 W1_H02E0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: M0 W1_H02E0601
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0401 F4
arc: N1_V02N0501 Q7
arc: N3_V06N0203 Q7
arc: S1_V02S0101 Q3
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F5
arc: V01S0000 Q5
arc: V01S0100 F0
arc: W1_H02W0501 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0100010001010000
word: SLICEA.K1.INIT 1111000001010000
word: SLICED.K0.INIT 1010110011001100
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0011000000000000
word: SLICED.K1.INIT 1010111100100011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C33:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02S0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 W1_H02E0501
arc: A1 E1_H02W0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: A7 S1_V02N0301
arc: B1 E1_H02W0101
arc: B2 V02N0101
arc: B4 N1_V02S0701
arc: B6 H02E0101
arc: B7 W1_H02E0301
arc: C0 E1_H01W0000
arc: C1 V02S0401
arc: C2 H00L0000
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 N1_V02S0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 W1_H02E0001
arc: D2 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0100 F4
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M6 H02E0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q1
arc: V01S0000 Q3
arc: V01S0100 F1
arc: W1_H02W0101 Q1
word: SLICEB.K0.INIT 1111001111000000
word: SLICEC.K0.INIT 0000110100001000
word: SLICEC.K1.INIT 1010111100000000
word: SLICEA.K1.INIT 1101111110000000
word: SLICEA.K0.INIT 1111101001010000
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000011101110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C34:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02E0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 S3_V06N0303
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 E1_H02W0501
arc: A5 N1_V02S0301
arc: A6 H02E0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 N1_V02S0501
arc: B5 H02W0301
arc: B6 E1_H02W0301
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 E1_H01W0100
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: H01W0100 Q1
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V02N0101 Q1
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 1110111010001000
word: SLICEC.K0.INIT 1100101010101010
word: SLICEC.K1.INIT 1010110011001100
word: SLICEA.K0.INIT 1111001000000010
word: SLICEA.K1.INIT 1111111000001110
word: SLICEB.K0.INIT 0010001100100000
word: SLICEB.K1.INIT 1110111111101100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R18C35:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 V01N0001
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A4 H02W0701
arc: B0 H02W0301
arc: B2 W1_H02E0101
arc: B3 H02E0301
arc: B4 V02S0501
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02W0601
arc: CE0 N1_V02S0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V01S0100
arc: D3 W1_H02E0201
arc: D4 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q5
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0000 F4
arc: H01W0100 Q4
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F2
arc: S3_V06S0003 F0
word: SLICEA.K0.INIT 1001100101100110
word: SLICEC.K0.INIT 1110001010101010
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R18C36:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A2 V02N0501
arc: A5 H02E0501
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 S1_V02N0301
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: C1 E1_H01W0000
arc: C5 V00T0000
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 Q2
arc: D5 S1_V02N0401
arc: D6 H00R0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: M0 W1_H02E0601
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
arc: N3_V06N0103 F2
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0010000000101010
word: SLICEB.K0.INIT 1110111001000100
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000000110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R18C37:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: A0 E1_H02W0501
arc: A1 W1_H02E0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B3 V02N0301
arc: B7 V00T0000
arc: C3 V02S0401
arc: C7 H02E0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F3
arc: N1_V02N0201 F0
arc: S1_V02S0301 Q3
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 0000110000001100
word: SLICEA.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1110111000100010
word: SLICED.K1.INIT 0000001111110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R18C38:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A0 H00L0000
arc: A2 W1_H02E0501
arc: B0 S1_V02N0301
arc: C0 N1_V02S0601
arc: C2 V02S0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 V01S0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: M0 H02W0601
arc: MUXCLK0 CLK0
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 0101001100000000
word: SLICEB.K0.INIT 0000010111110101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R18C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 H02W0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A5 V02N0101
arc: B4 H01E0101
arc: B5 S1_V02N0501
arc: C5 H01E0001
arc: CE0 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D4 H00R0100
arc: D5 V02S0401
arc: F4 F5C_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M1 H00R0000
arc: M4 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q1
arc: V00B0000 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 0011001111111111
word: SLICEC.K1.INIT 0010111000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C3:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06W0203
arc: V00B0100 V02S0101
arc: B0 E1_H02W0101
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R18C40:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0501
arc: B1 W1_H02E0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00T0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: H01W0100 Q5
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C41:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0201
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: B0 H01W0100
arc: B1 Q1
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 0011000011000000
word: SLICEA.K0.INIT 0111000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C42:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A2 H02E0701
arc: A4 F7
arc: A5 S1_V02N0301
arc: A7 S1_V02N0101
arc: B2 H00R0100
arc: B4 V02N0501
arc: B5 E1_H02W0101
arc: B7 V02S0501
arc: C2 W1_H02E0401
arc: C4 V02N0001
arc: C5 S1_V02N0201
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V00T0100
arc: D4 H02W0001
arc: D5 V00B0000
arc: D7 V02N0601
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR1 V00B0100
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000001000001010
word: SLICEC.K1.INIT 1110000001000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C43:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: A1 H01E0001
arc: A2 W1_H02E0501
arc: A4 F7
arc: A5 V02N0101
arc: A7 E1_H02W0701
arc: B1 H02E0101
arc: B2 H00L0000
arc: B3 H02E0101
arc: B4 S1_V02N0501
arc: B5 H02E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02E0601
arc: C3 W1_H02E0601
arc: C5 V00T0100
arc: C7 V02N0001
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 H01E0101
arc: D3 E1_H02W0001
arc: D5 H00R0100
arc: D7 W1_H02E0201
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M4 W1_H02E0401
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F4
arc: V01S0000 F3
arc: V01S0100 Q6
arc: W1_H02W0001 Q2
arc: W1_H02W0201 F0
word: SLICEB.K0.INIT 0010101001111010
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000111110001000
word: SLICEC.K0.INIT 0111011101110111
word: SLICEC.K1.INIT 0000100011111000
word: SLICEB.K1.INIT 0011111100000000
word: SLICED.K1.INIT 0000101001011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C44:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 S3_V06N0103
arc: A0 H02E0701
arc: A1 W1_H02E0701
arc: A3 E1_H01E0001
arc: A4 F7
arc: A5 F7
arc: A6 W1_H02E0701
arc: A7 V02S0301
arc: B3 V02N0101
arc: B5 S1_V02N0701
arc: B7 V02N0701
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 F6
arc: C3 S1_V02N0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 V02S0001
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CE2 H00L0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H01E0101
arc: D2 V00T0100
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0000
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 F4
arc: V01S0000 Q5
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q1
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0101110001010000
word: SLICEC.K0.INIT 0000010101010101
word: SLICED.K1.INIT 1101000010000000
word: SLICEC.K1.INIT 0000000100010001
word: SLICED.K0.INIT 0101010100001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C45:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02N0701
arc: A0 E1_H02W0501
arc: A5 Q5
arc: B0 V02N0101
arc: B2 N1_V02S0101
arc: B5 S1_V02N0501
arc: B6 V02S0501
arc: C0 H02W0401
arc: C2 V02N0401
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 H01E0101
arc: D3 V02N0001
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 W1_H02E0001
arc: E1_H01E0101 Q7
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 Q7
arc: H01W0100 F2
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H01W0100
arc: M5 H02E0001
arc: M6 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q1
arc: V00B0100 F5
arc: W1_H02W0001 F0
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 1110001000000000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C46:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0401 V01N0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A2 H02W0501
arc: A5 Q5
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 H02E0301
arc: B2 E1_H02W0101
arc: B4 V02N0501
arc: B5 H02W0301
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 V02N0401
arc: C2 H00L0000
arc: C4 W1_H02E0401
arc: C5 V00T0100
arc: C6 H02E0401
arc: C7 H02E0401
arc: CE1 H02E0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 S1_V02N0001
arc: D4 E1_H02W0001
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F6
arc: V00B0000 F4
arc: V00B0100 F5
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 1110010011111111
word: SLICED.K1.INIT 1110010000000000
word: SLICEC.K1.INIT 1110001000000000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0011111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C47:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 S1_V02N0501
arc: A3 F5
arc: A5 V00T0100
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 V02S0101
arc: B3 V02N0301
arc: B5 S1_V02N0501
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 S1_V02N0401
arc: C3 H02E0401
arc: C5 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 E1_H02W0001
arc: D2 Q2
arc: D3 H02E0201
arc: D5 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F3
arc: N1_V02N0001 F0
arc: V00T0100 Q1
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1100101011111111
word: SLICEA.K1.INIT 1100101000000000
word: SLICEC.K1.INIT 1110001000000000
word: SLICEB.K1.INIT 0001010100000000
word: SLICEB.K0.INIT 1101000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C48:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: A2 H02E0501
arc: A4 F7
arc: A6 E1_H02W0501
arc: A7 S1_V02N0301
arc: B2 H02W0101
arc: B4 E1_H02W0301
arc: B6 V01S0000
arc: B7 V00B0100
arc: C2 W1_H02E0401
arc: C4 W1_H02E0401
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D4 H02E0201
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M2 N1_V01N0001
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H02W0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: V00B0100 Q7
arc: V01S0000 Q6
arc: V01S0100 Q5
word: SLICED.K0.INIT 1010110000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1110010000000000
word: SLICEC.K0.INIT 0001010100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C49:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02N0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06E0303
arc: V00B0000 V02N0001
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 H01E0001
arc: A2 V00B0000
arc: A6 H00R0000
arc: B2 E1_H01W0100
arc: C2 N1_V01N0001
arc: C6 H02W0601
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 H02W0201
arc: D6 F2
arc: E1_H01E0101 F6
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0101111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C4:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 H02E0701
arc: A5 H02E0701
arc: B1 V01N0001
arc: B3 Q3
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C3 V02S0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 H02E0201
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H02E0601
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
word: SLICEB.K0.INIT 0000111101010101
word: SLICEB.K1.INIT 0000000000110101
word: SLICEC.K0.INIT 0101000101010101
word: SLICEC.K1.INIT 0101000001010100
word: SLICEA.K0.INIT 1111111110101010
word: SLICEA.K1.INIT 1111001110101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C50:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0000 H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0501 V01N0101
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0501
arc: B0 V02S0101
arc: C0 H00L0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0111000001111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C51:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0301 W3_H06E0003
arc: V00B0100 V02S0101
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0501
arc: A2 V02S0501
arc: B0 V01N0001
arc: C0 H02E0401
arc: C2 H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 V00B0100
arc: D3 H02E0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00T0100
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 F0
arc: V01S0100 Q0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0101111100100010
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R18C52:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: C0 H00L0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: H00L0000 Q2
arc: H00R0100 Q7
arc: H01W0100 Q3
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 H02W0601
arc: M3 H00R0100
arc: M4 E1_H01E0101
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q1
arc: N1_V02N0501 Q5
arc: V01S0000 Q4
arc: V01S0100 F0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C53:PLC2
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0101
arc: V00B0100 V02S0301
arc: V00T0100 V02N0701
arc: W1_H02W0601 H01E0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: H01W0100 Q0
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 E1_H02W0401
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q3
arc: S1_V02S0001 Q2
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C54:PLC2
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02S0101

.tile R18C55:PLC2
arc: N1_V02N0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203

.tile R18C5:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H06W0003
arc: V00B0000 V02S0201
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06S0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A2 V02N0501
arc: A4 N1_V02S0101
arc: B0 E1_H02W0301
arc: B2 W1_H02E0101
arc: B4 S1_V02N0501
arc: B5 H02W0101
arc: B7 H02W0101
arc: C0 E1_H02W0401
arc: C2 H00L0100
arc: C4 H02W0401
arc: C5 H02E0401
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 H00R0000
arc: D4 V01N0001
arc: D5 H02E0001
arc: D7 E1_H02W0201
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0000000000011111
word: SLICEC.K1.INIT 1100000011110011
word: SLICED.K1.INIT 1100000011110011
word: SLICEC.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C60:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R18C61:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R18C6:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 V02S0701
arc: A5 H02W0701
arc: A7 H02W0701
arc: B0 W1_H02E0101
arc: B1 V02S0301
arc: B3 S1_V02N0301
arc: B5 F3
arc: B6 V00T0000
arc: B7 F3
arc: C0 H02E0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 H00L0100
arc: C4 Q4
arc: C5 V00B0100
arc: C6 N1_V02S0001
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V02N0001
arc: D2 N1_V01S0000
arc: D3 H02W0001
arc: D4 V02S0401
arc: D5 E1_H01W0100
arc: D6 H02W0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0000
arc: M4 V00T0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 1100000010100000
word: SLICEB.K1.INIT 0000001100110011
word: SLICEB.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 0100000011100000
word: SLICED.K1.INIT 0000010000001110
word: SLICED.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R18C7:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 V01N0101
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: A0 N1_V02S0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 W1_H02E0501
arc: A5 W1_H02E0701
arc: A6 W1_H02E0501
arc: A7 W1_H02E0701
arc: B0 V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V02S0501
arc: B5 V02S0501
arc: B6 V02S0501
arc: B7 V02S0501
arc: C0 V02S0401
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F4
arc: LSR0 W1_H02E0301
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 W1_H02E0201
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q7
arc: N3_V06N0103 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: V00T0100 Q3
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0101 Q1
arc: W1_H02W0201 F0
word: SLICEB.K0.INIT 1000100000001100
word: SLICEB.K1.INIT 1011101100111111
word: SLICEC.K0.INIT 0000101000000011
word: SLICEC.K1.INIT 1111101011110011
word: SLICED.K0.INIT 1010000000110000
word: SLICED.K1.INIT 1010111100111111
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C8:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0003 S3_V06N0003
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 H02W0701
arc: A6 S1_V02N0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 E1_H02W0301
arc: B6 W1_H02E0101
arc: B7 V02N0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: C7 S1_V02N0001
arc: CE1 H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02N0401
arc: D6 N1_V02S0601
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N1_V02N0701 Q7
arc: S1_V02S0001 F0
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V00B0000 F6
arc: V00B0100 F7
arc: V01S0000 F2
arc: V01S0100 F0
arc: W1_H02W0201 F2
arc: W1_H02W0301 Q3
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 1100000011001111
word: SLICEC.K0.INIT 1100000010100000
word: SLICEA.K0.INIT 0000000011001010
word: SLICEA.K1.INIT 1111111111001010
word: SLICED.K0.INIT 1100101011001111
word: SLICEB.K1.INIT 1111111110100011
word: SLICEB.K0.INIT 0000000010100011
word: SLICEC.K1.INIT 1111110011111100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1

.tile R18C9:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02E0001
arc: V00T0000 H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 N3_V06S0303
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 W1_H02E0701
arc: A3 S1_V02N0701
arc: A4 N1_V01S0100
arc: A5 W1_H02E0701
arc: A6 H02E0701
arc: A7 W1_H02E0701
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 S1_V02N0701
arc: B5 N1_V01S0000
arc: B6 S1_V02N0701
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 V01N0101
arc: C7 V01N0101
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02S0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H01E0001
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 0000111100001011
word: SLICEC.K1.INIT 0000111100001000
word: SLICED.K0.INIT 0000010100000001
word: SLICED.K1.INIT 0000000000001000
word: SLICEA.K0.INIT 0011001100110001
word: SLICEA.K1.INIT 0011001000110000
word: SLICEB.K0.INIT 0001001100010001
word: SLICEB.K1.INIT 0001001000010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C10:PLC2
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 N1_V02S0301
arc: H00R0100 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 F7
arc: A5 H02E0701
arc: A6 V02S0301
arc: A7 H02E0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 N1_V02S0701
arc: B7 V02S0701
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V00B0100
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 S1_V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0101 F6
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: LSR0 H02W0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 0100110011001100
word: SLICEA.K1.INIT 0000110010001100
word: SLICEB.K0.INIT 0100000011000000
word: SLICEB.K1.INIT 0000000010000000
word: SLICEC.K1.INIT 0011001100010001
word: SLICEC.K0.INIT 0011001000000010
word: SLICED.K1.INIT 0000111000000100
word: SLICED.K0.INIT 0101000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C11:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S3_V06N0303
arc: H00L0000 V02S0001
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02W0501
arc: A3 S1_V02N0501
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 V02S0301
arc: A7 H02E0701
arc: B0 F3
arc: B1 F3
arc: B3 H02W0301
arc: B4 F3
arc: B5 F3
arc: B7 V02S0501
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H02E0601
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 W1_H02E0401
arc: C7 V02N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 Q2
arc: D3 V02S0001
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 V00B0000
arc: D7 F0
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q2
arc: V01S0000 F6
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 1101000010000000
word: SLICEB.K1.INIT 0000000010001000
word: SLICEA.K0.INIT 0001001111111111
word: SLICEA.K1.INIT 0001001100000000
word: SLICEC.K0.INIT 1111111100010011
word: SLICEC.K1.INIT 0000000000010011
word: SLICED.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1111101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C12:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: W1_H02W0601 N1_V01S0000
arc: A0 H02W0501
arc: A1 V02N0701
arc: A2 F5
arc: A3 F5
arc: A4 F5
arc: A7 Q7
arc: B0 H01W0100
arc: B3 V02S0301
arc: B5 H02W0101
arc: B6 V00T0000
arc: B7 V02N0701
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 F6
arc: C3 F6
arc: C6 V01N0101
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 V02N0601
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0401 F4
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: H01W0100 Q7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 H02W0601
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: S3_V06S0203 F4
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 0010001100110110
word: SLICEC.K0.INIT 0000000001010101
word: SLICEA.K0.INIT 1010101100000000
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1111101011111010
word: SLICEB.K1.INIT 1111111011111010
word: SLICEC.K1.INIT 1100110000000000
word: SLICED.K0.INIT 0011000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R19C13:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06S0203
arc: H00L0000 V02N0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 W1_H02E0301
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E3_H06W0303
arc: A2 V02N0501
arc: A3 V00B0000
arc: A4 F5
arc: A5 F7
arc: A6 V02N0301
arc: A7 H02E0701
arc: B1 V02S0101
arc: B2 V01N0001
arc: B4 V00B0100
arc: B5 H00L0000
arc: B7 V02N0501
arc: C0 V02S0601
arc: C1 H02W0401
arc: C2 H02E0601
arc: C4 V02N0201
arc: C5 H01E0001
arc: C6 F4
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 F0
arc: D2 H01E0101
arc: D3 F2
arc: D4 S1_V02N0401
arc: D5 F2
arc: D6 H02E0001
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0501 Q7
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q7
arc: S1_V02S0001 Q0
arc: S1_V02S0601 F6
arc: V01S0000 F2
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000111100000000
word: SLICED.K0.INIT 1010000011110000
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K1.INIT 0000000000110010
word: SLICEC.K1.INIT 1100110000001101
word: SLICEC.K0.INIT 0010001010100010
word: SLICEA.K1.INIT 1111111111000000
word: SLICEB.K0.INIT 0000000000000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C14:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 H06W0003
arc: V00T0100 H02W0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A4 N1_V02S0301
arc: B0 V02S0301
arc: C0 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D4 H00R0100
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEC.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R19C15:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 H01E0101
arc: A6 N1_V02S0301
arc: C1 S1_V02N0401
arc: C6 V02N0001
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D6 V02N0401
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 H02E0601
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q2
arc: V01S0100 Q1
word: SLICED.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C16:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02W0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0501
arc: A2 V00B0000
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: C1 E1_H02W0401
arc: C2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C17:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 V02S0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0301 S3_V06N0003
arc: A5 N1_V01S0100
arc: B0 E1_H02W0301
arc: B5 E1_H02W0301
arc: C0 N1_V02S0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D5 H02E0001
arc: E3_H06E0003 F0
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 F0
arc: N1_V02N0201 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: V01S0000 Q0
arc: V01S0100 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1101110110001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R19C18:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0201
arc: V00T0100 H02W0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 V06S0103
arc: A2 F7
arc: A4 F5
arc: A5 N1_V01N0101
arc: A7 Q7
arc: B3 Q3
arc: B6 V00T0000
arc: C2 H00L0100
arc: C3 N1_V01N0001
arc: C4 E1_H02W0401
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 V02S0201
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 H01W0000
arc: D6 H00L0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: LSR1 W1_H02E0301
arc: M2 V00T0100
arc: M3 H00R0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0001 F2
arc: N1_V02N0301 F3
arc: S1_V02S0401 F6
arc: S3_V06S0003 Q3
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V01S0000 F7
arc: V01S0100 Q2
word: SLICED.K0.INIT 0000000000001100
word: SLICEB.K1.INIT 0000000000001100
word: SLICEB.K0.INIT 0000101000000000
word: SLICED.K1.INIT 0000000001010000
word: SLICEC.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C19:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02S0301
arc: E3_H06E0203 H01E0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0103 H01E0101
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0203 V06N0203
arc: A0 F7
arc: A4 E1_H02W0501
arc: A5 H02E0701
arc: A7 Q7
arc: B4 E1_H02W0301
arc: B5 H02E0101
arc: B6 V00T0000
arc: B7 E1_H02W0301
arc: C0 S1_V02N0401
arc: C4 Q4
arc: C5 H02W0401
arc: C6 H02E0601
arc: C7 E1_H02W0401
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D4 W1_H02E0001
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M4 W1_H02E0401
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0303 F6
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V01S0000 F6
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 1111111111111101
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0011111100000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C20:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A1 H02W0501
arc: A3 E1_H02W0501
arc: B1 H02E0101
arc: B3 W1_H02E0301
arc: C1 S1_V02N0401
arc: C3 H02W0601
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D3 V02S0001
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F0
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: N1_V02N0001 F0
arc: S1_V02S0301 F3
arc: V01S0100 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C21:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0103
arc: A3 V00B0000
arc: A5 Q5
arc: A6 E1_H01W0000
arc: B0 V02N0101
arc: B3 E1_H01W0100
arc: B5 W1_H02E0301
arc: B6 H02E0101
arc: C0 S1_V02N0601
arc: C3 N1_V01N0001
arc: C5 V02S0201
arc: C6 V00B0100
arc: CE0 H00L0100
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D3 H00R0000
arc: D5 W1_H02E0001
arc: D6 H02E0001
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: M0 H02W0601
arc: M1 V01S0100
arc: M3 H02W0201
arc: M4 E1_H01E0101
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q3
arc: N3_V06N0203 F4
arc: V01S0100 F0
arc: W1_H02W0101 F3
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0000000000000111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000000000001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C22:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02S0001
arc: H00R0000 H02W0601
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 H01E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0601
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0203
arc: A2 V00T0000
arc: A3 W1_H02E0501
arc: A4 H02E0701
arc: A5 V00B0000
arc: A6 H00R0000
arc: A7 H02E0501
arc: B0 H02E0101
arc: B2 S1_V02N0101
arc: B3 V02N0301
arc: B4 S1_V02N0701
arc: B5 E1_H02W0101
arc: B6 V02N0501
arc: B7 V02S0501
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR1 E1_H02W0301
arc: M1 H02E0001
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0001 F2
arc: S1_V02S0301 Q1
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C23:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02E0301
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: A0 S1_V02N0501
arc: A1 E1_H02W0701
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 V02N0301
arc: A6 H02W0701
arc: A7 H00L0000
arc: B0 E1_H01W0100
arc: B1 S1_V02N0101
arc: B2 N1_V02S0301
arc: B3 E1_H02W0101
arc: B4 S1_V02N0701
arc: B5 W1_H02E0301
arc: B6 V00B0000
arc: B7 V02S0501
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0101 F0
arc: V01S0000 F3
arc: V01S0100 F1
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C24:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 V02N0501
arc: A2 E1_H01E0001
arc: A3 E1_H02W0701
arc: A4 H02W0501
arc: A5 V02N0301
arc: A6 S1_V02N0101
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 E1_H02W0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 S1_V02N0501
arc: B7 H02W0301
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: M1 H00R0100
arc: M3 W1_H02E0201
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F7
arc: S1_V02S0501 F5
arc: V01S0000 Q3
arc: V01S0100 Q1
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 V02S0301
arc: B3 H02E0101
arc: B4 V02N0701
arc: B5 H00L0000
arc: B6 W1_H02E0301
arc: B7 S1_V02N0501
arc: CE1 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: N1_V02N0401 F4
arc: S1_V02S0401 Q6
arc: V00T0000 Q2
arc: V01S0000 F6
arc: V01S0100 F2
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C26:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A2 W1_H02E0501
arc: A3 H02E0501
arc: A4 W1_H02E0501
arc: A5 H02W0701
arc: A6 H02W0701
arc: A7 W1_H02E0701
arc: B2 V02S0301
arc: B3 E1_H02W0301
arc: B4 N1_V01S0000
arc: B6 V02S0701
arc: B7 S1_V02N0501
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 H02E0601
arc: C7 N1_V02S0201
arc: CE0 H02E0101
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D3 E1_H02W0201
arc: D5 H02E0201
arc: D7 H01W0000
arc: E1_H01E0001 F5
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 Q7
arc: H01W0000 F3
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q7
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: V01S0100 Q3
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F4
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1010110010101100
word: SLICEC.K0.INIT 1010110010101100
word: SLICED.K0.INIT 1010110010101100
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001001100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C27:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 V01N0001
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 V00T0100
arc: A5 V02N0101
arc: A6 H02W0501
arc: B1 Q1
arc: B2 S1_V02N0101
arc: B3 Q3
arc: B4 V02S0701
arc: B5 E1_H02W0301
arc: B6 V00B0100
arc: B7 S1_V02N0701
arc: C0 S1_V02N0601
arc: C1 H00L0000
arc: C2 H02E0401
arc: C4 V02S0201
arc: C5 V00T0100
arc: C6 V00T0100
arc: C7 W1_H02E0601
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 F2
arc: D4 N1_V02S0401
arc: D5 V02S0401
arc: D6 V02S0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q1
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: H01W0100 F7
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q0
arc: N3_V06N0103 F1
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F0
arc: V00T0000 Q0
arc: V01S0100 Q5
arc: W1_H02W0201 Q0
arc: W1_H02W0601 Q4
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1100101010101010
word: SLICEC.K0.INIT 1111011110000000
word: SLICED.K0.INIT 1010110011001100
word: SLICEB.K0.INIT 0010011100100111
word: SLICEB.K1.INIT 1011101110111011
word: SLICEA.K1.INIT 0111111100000000
word: SLICEA.K0.INIT 1111111100001111
word: SLICED.K1.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C28:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 H02E0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 E1_H02W0701
arc: A5 S1_V02N0101
arc: A6 V02N0101
arc: A7 H02E0501
arc: B1 Q1
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 V02N0701
arc: C0 H02E0601
arc: C2 F4
arc: C4 H02W0601
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 E1_H02W0601
arc: CE0 W1_H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 F0
arc: D3 N1_V02S0001
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D6 H02W0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0203 F4
arc: S1_V02S0001 F2
arc: S1_V02S0401 F4
arc: S3_V06S0203 F4
arc: V01S0000 F4
arc: W1_H02W0401 Q6
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1111111011110100
word: SLICEC.K1.INIT 0011001000000010
word: SLICED.K0.INIT 1110110001001100
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C29:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A2 V01N0101
arc: A3 V02N0701
arc: A4 W1_H02E0701
arc: A5 V00B0000
arc: A6 H02E0501
arc: A7 V00T0100
arc: B0 V00T0000
arc: B2 H00R0000
arc: B3 V01N0001
arc: B4 H01E0101
arc: B5 N1_V01S0000
arc: B6 W1_H02E0301
arc: B7 V02S0501
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0100 Q6
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C2:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 H02W0201
arc: H00R0100 H02W0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 H06W0303
arc: V00B0100 E1_H02W0701
arc: A2 V02N0701
arc: A4 F7
arc: A7 H02W0701
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 H00L0000
arc: B7 F3
arc: C0 H02W0401
arc: C1 E1_H01W0000
arc: C2 F4
arc: C4 E1_H02W0601
arc: C7 V00B0100
arc: D0 V00B0100
arc: D1 F0
arc: D2 F0
arc: D3 H02E0201
arc: D4 H00R0100
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F3
arc: N1_V02N0301 F1
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 0000110000001111
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0100000000000000
word: SLICEC.K0.INIT 0000000000010101
word: SLICEB.K0.INIT 0010111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R19C30:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0001
arc: V00T0000 N1_V02S0401
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: A0 V02S0701
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 H02E0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0101
arc: A6 W1_H02E0701
arc: A7 H02E0501
arc: B0 V02S0301
arc: B1 V00T0000
arc: B2 V02N0301
arc: B3 N1_V02S0101
arc: B4 H02W0301
arc: B5 H00L0000
arc: B6 H02W0101
arc: B7 V00B0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 Q5
arc: V01S0100 Q1
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C31:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 H01E0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 E1_H02W0401
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A1 E1_H02W0501
arc: A2 V00T0000
arc: A3 H02W0501
arc: A4 H02E0701
arc: A5 V00B0000
arc: A6 N1_V01S0100
arc: A7 N1_V01S0100
arc: B0 H00R0100
arc: B1 W1_H02E0301
arc: B2 E1_H02W0101
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 S1_V02N0501
arc: B7 N1_V01S0000
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 V02S0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N3_V06N0103 Q2
arc: V01S0000 Q5
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C32:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02E0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 V02N0501
arc: A2 H02W0701
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 E1_H02W0701
arc: A6 V00T0100
arc: A7 V00T0100
arc: B0 V00T0000
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H00L0000
arc: B4 H02E0101
arc: B5 H02E0301
arc: B6 W1_H02E0301
arc: B7 V00B0000
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q6
arc: E1_H02E0301 Q1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C33:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02S0701
arc: A1 N1_V02S0501
arc: A5 N1_V02S0101
arc: A6 E1_H02W0501
arc: A7 V02S0301
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B5 E1_H02W0301
arc: B6 V02S0501
arc: B7 S1_V02N0501
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D5 W1_H02E0001
arc: D6 V02S0401
arc: D7 W1_H02E0001
arc: E1_H02E0201 Q0
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q2
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q3
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F5
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1010110011001100
word: SLICED.K1.INIT 1100101010101010
word: SLICED.K0.INIT 1101111110000000
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C34:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V06S0303
arc: A0 V02S0501
arc: A1 H02W0701
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B0 N1_V02S0101
arc: B1 H02W0101
arc: B2 H00R0000
arc: B3 Q3
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 N1_V02S0401
arc: C2 H00L0000
arc: C3 V02S0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 H02W0401
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 H02W0201
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F4
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F1
arc: N1_V02N0001 F2
arc: N1_V02N0201 F2
arc: S1_V02S0201 Q0
arc: V00T0100 Q3
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1010110011001100
word: SLICEA.K1.INIT 1110111001000100
word: SLICEB.K0.INIT 0011001000000010
word: SLICEB.K1.INIT 1111110011111010
word: SLICED.K0.INIT 1010000011000000
word: SLICED.K1.INIT 1010111111001111
word: SLICEC.K0.INIT 1100000010100000
word: SLICEC.K1.INIT 1100111110101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C35:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A1 V02S0501
arc: A2 H02E0501
arc: A3 V00T0000
arc: A4 N1_V02S0301
arc: A5 V00B0000
arc: A6 V02S0301
arc: A7 E1_H02W0501
arc: B0 V02N0101
arc: B1 S1_V02N0301
arc: B2 H00L0000
arc: B3 N1_V02S0101
arc: B4 N1_V02S0501
arc: B5 N1_V02S0501
arc: B6 N1_V02S0501
arc: B7 H02W0301
arc: C1 E1_H02W0601
arc: C2 N1_V02S0401
arc: C3 N1_V02S0601
arc: C4 V02S0001
arc: C5 V00T0000
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE0 W1_H02E0101
arc: CE1 H00R0000
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 E1_H02W0201
arc: D2 V02N0201
arc: D3 N1_V02S0001
arc: D4 V02S0401
arc: D5 V02S0601
arc: D6 V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q5
arc: H01W0100 F6
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 V01S0000
arc: M6 E1_H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F2
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
arc: V00T0100 Q1
arc: V01S0100 Q3
arc: W1_H02W0601 F4
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 0010000000101010
word: SLICEB.K0.INIT 0010000001110000
word: SLICEC.K1.INIT 1110101000101010
word: SLICEC.K0.INIT 1011100011110000
word: SLICED.K0.INIT 1110001010101010
word: SLICEB.K1.INIT 1110110001001100
word: SLICED.K1.INIT 1010110011001100
word: SLICEA.K0.INIT 1010101010111011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R19C36:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 W1_H02E0001
arc: H00R0000 S1_V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A7 N1_V01S0100
arc: B0 W1_H02E0101
arc: B3 H00R0000
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: B6 N1_V01S0000
arc: C0 W1_H02E0401
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0001
arc: D2 N1_V01S0000
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 W1_H02E0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: V01S0100 F7
word: SLICED.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1111110011000000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K1.INIT 1010010101011010
word: SLICEA.K0.INIT 0000000000000010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C37:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02N0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0001
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00R0000
arc: A3 W1_H02E0701
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 H00L0000
arc: B5 V00B0100
arc: C2 H00L0000
arc: C3 S1_V02N0601
arc: C5 V02N0201
arc: C6 Q6
arc: C7 V02N0201
arc: CE0 V02S0201
arc: CE1 S1_V02N0201
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02N0001
arc: D2 W1_H02E0001
arc: D3 V01S0100
arc: D4 W1_H02E0001
arc: D6 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: H01W0100 F4
arc: M0 H02E0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N3_V06N0003 F3
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: S3_V06S0303 F6
arc: V00B0100 Q7
arc: V01S0000 Q1
word: SLICEB.K1.INIT 0000101000100010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0011001111001100
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0101010110101010
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 0011110000111100
word: SLICED.K1.INIT 1010000010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C38:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02N0501
arc: A4 W1_H02E0501
arc: A5 V00B0000
arc: B4 E1_H02W0101
arc: B5 H02E0301
arc: B7 V02N0501
arc: C0 H00L0000
arc: C2 H00L0000
arc: C3 H02E0601
arc: C4 S1_V02N0201
arc: C5 V02S0201
arc: C6 H02E0601
arc: C7 H01E0001
arc: CE0 W1_H02E0101
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 H01E0101
arc: D2 W1_H02E0001
arc: D3 V01S0100
arc: D4 H00R0100
arc: D6 H00L0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F5
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 H02E0201
arc: M4 V00T0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: N3_V06N0003 Q3
arc: N3_V06N0203 F4
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: V01S0000 F0
arc: V01S0100 Q1
arc: W1_H02W0301 Q3
word: SLICEC.K0.INIT 0000101000100010
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000111111110000
word: SLICED.K1.INIT 1100000011000000
word: SLICED.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0101010110101010
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0010011100100111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C39:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N3_V06S0103
arc: A1 V02S0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: A5 V00T0100
arc: A6 H02W0501
arc: A7 W1_H02E0701
arc: B1 V00B0000
arc: B4 H01E0101
arc: B5 V02N0501
arc: B6 V02S0501
arc: B7 V00B0000
arc: C1 V02N0401
arc: C2 H00L0000
arc: C3 H00L0000
arc: C5 H01E0001
arc: C6 S1_V02N0001
arc: C7 S1_V02N0201
arc: D1 H00R0000
arc: D2 V02N0001
arc: D3 N1_V02S0001
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D6 S1_V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00T0000
arc: M4 V00B0100
arc: N1_V01N0101 F2
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: N3_V06N0303 F6
word: SLICED.K1.INIT 0000100000101010
word: SLICED.K0.INIT 0000100001001100
word: SLICEA.K1.INIT 0000001010001010
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 0011001111111111
word: SLICEC.K1.INIT 0010111000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R19C3:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0701 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A3 H01E0001
arc: A5 V00T0100
arc: A6 V00T0100
arc: A7 H02E0501
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 F3
arc: B5 V02N0501
arc: B6 H02W0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H02W0401
arc: C3 F4
arc: C4 V00T0000
arc: C5 H02W0401
arc: C6 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D4 E1_H01W0100
arc: D5 V02S0601
arc: D6 V02N0401
arc: D7 E1_H02W0201
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0303 F6
arc: V00T0100 F3
arc: V01S0100 F0
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 1111010110100000
word: SLICEA.K1.INIT 0000000011111110
word: SLICEA.K0.INIT 0000000011011100
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000010100000101
word: SLICEB.K0.INIT 0000000011000000
word: SLICED.K0.INIT 0010000000000000
word: SLICEC.K1.INIT 0000100000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C40:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02E0501
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0203 V06S0203
arc: A1 N1_V02S0501
arc: A2 V00B0000
arc: A4 V00T0100
arc: A6 V02N0301
arc: A7 H00L0000
arc: B1 V02S0301
arc: B2 H00R0100
arc: B4 H01E0101
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: C4 V00B0100
arc: C6 F4
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D2 H01E0101
arc: D4 V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0000 F0
arc: V01S0100 F2
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000000000001000
word: SLICED.K0.INIT 1010000010100000
word: SLICEB.K0.INIT 0000001000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011000000001011
word: SLICED.K1.INIT 0101010100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C41:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: V00T0000 V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: A1 H00L0000
arc: A2 F7
arc: A3 S1_V02N0501
arc: A4 F5
arc: A5 N1_V01N0101
arc: A7 N1_V01N0101
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 Q3
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: B7 V00B0100
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C3 N1_V01N0001
arc: C4 H02E0601
arc: C5 H02W0601
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D2 F0
arc: D3 S1_V02N0201
arc: D4 F2
arc: D5 H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M3 H00R0000
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N3_V06N0203 F4
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 1100111101000101
word: SLICEC.K1.INIT 1011000010111011
word: SLICEC.K0.INIT 1010001000000000
word: SLICEB.K0.INIT 1000001000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010010100100001
word: SLICEB.K1.INIT 1000010010100101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C42:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 E1_H02W0201
arc: A1 H01E0001
arc: A2 H02E0501
arc: A3 H02W0501
arc: A4 V00T0000
arc: B1 Q1
arc: B2 H02E0101
arc: B3 H00R0100
arc: B4 H01E0101
arc: C1 E1_H02W0601
arc: C2 W1_H02E0401
arc: C3 E1_H02W0601
arc: C4 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 V01S0100
arc: D4 F0
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F4
arc: M0 V00T0100
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: N3_V06N0203 F4
arc: V00T0000 F2
arc: V01S0100 Q1
arc: W1_H02W0301 Q1
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1010001011110011
word: SLICEB.K1.INIT 1011101100001011
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010001001010001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C43:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 N1_V01S0100
arc: A1 H02E0701
arc: A2 W1_H02E0701
arc: B1 H00R0100
arc: B2 H00R0000
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 H02E0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 E1_H02W0601
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V00T0000 F2
arc: V01S0000 F0
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0010111000001100
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R19C44:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06E0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: B0 E1_H02W0101
arc: B1 H02W0301
arc: C2 H02W0401
arc: C3 W1_H02E0401
arc: C5 H02E0601
arc: C6 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D3 V02N0001
arc: D5 V00B0000
arc: D6 H02E0201
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: V01S0000 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R19C45:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02W0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 H06W0303
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0303 E3_H06W0303
arc: A6 E1_H02W0701
arc: B6 V02N0501
arc: C0 H00L0000
arc: C1 E1_H01W0000
arc: C6 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D6 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0103 Q1
arc: W1_H02W0601 F6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1011100000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R19C46:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 S1_V02N0401
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0601 H02E0601
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 S1_V02N0101
arc: A6 H02W0501
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 V00B0100
arc: B5 V01S0000
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 V02N0201
arc: C5 V01N0101
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 V02S0401
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: LSR1 E1_H02W0501
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q5
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q5
arc: V01S0000 F6
arc: V01S0100 Q0
arc: W1_H02W0201 Q2
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C47:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02W0201
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 W1_H02E0701
arc: A5 V00B0000
arc: A7 Q7
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 V02N0701
arc: B5 S1_V02N0501
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V01N0101
arc: C5 E1_H01E0101
arc: C6 Q6
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 V01N0001
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: LSR1 H02W0501
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 Q6
arc: V00B0000 F6
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q5
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R19C48:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: H00L0000 W1_H02E0201
arc: H00R0000 V02S0401
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 V06N0303
arc: A0 H00L0000
arc: A2 E1_H02W0701
arc: A6 N1_V01S0100
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H02W0101
arc: B6 H02W0301
arc: C0 E1_H01W0000
arc: C2 H02E0601
arc: C6 V00B0100
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 W1_H02E0201
arc: D2 H00R0000
arc: D6 V02N0401
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q1
arc: LSR1 V00T0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: V00B0000 F6
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0111111110000000
word: SLICEA.K1.INIT 0011001111001100
word: SLICED.K0.INIT 1100101000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R19C49:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 H02E0201
arc: H00R0100 V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: B0 H02E0301
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0011111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C4:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02W0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V01N0001
arc: A0 H00L0100
arc: A1 E1_H02W0501
arc: A2 V02N0701
arc: A4 H02E0501
arc: A7 W1_H02E0501
arc: B1 Q1
arc: B2 H02W0101
arc: B4 N1_V02S0501
arc: B5 E1_H02W0301
arc: C0 V02N0601
arc: C1 V02S0401
arc: C2 N1_V02S0401
arc: C4 V00B0100
arc: C6 H02E0601
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 H02W0001
arc: D4 E1_H01W0100
arc: D5 V02N0401
arc: D6 S1_V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q5
arc: LSR0 H02W0301
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 H02W0401
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q5
arc: N1_V02N0401 Q6
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: V01S0100 Q4
arc: W1_H02W0301 Q3
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0010000000101010
word: SLICEA.K0.INIT 0101010100001111
word: SLICEA.K1.INIT 0000001100000101
word: SLICED.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 0000000000110011
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C50:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00R0100 V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 V01N0001
arc: V00B0000 S1_V02N0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: B0 V01N0001
arc: C0 H00L0100
arc: C1 H00L0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02N0001
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 Q1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q1
arc: S1_V02S0301 Q1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0111111110000000
word: SLICEA.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C51:PLC2
arc: H00L0000 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0701
arc: V00T0100 N1_V02S0501
arc: A5 Q5
arc: A7 N1_V01S0100
arc: B0 E1_H02W0301
arc: B2 H00R0000
arc: B7 W1_H02E0301
arc: C0 H00R0100
arc: C2 H00L0100
arc: C5 E1_H01E0101
arc: C7 H02E0401
arc: CE1 N1_V02S0201
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D2 V00T0100
arc: D3 N1_V02S0001
arc: D5 S1_V02N0601
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q3
arc: V01S0000 F0
arc: V01S0100 F2
arc: W1_H02W0301 Q1
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0101000011110000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C52:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W3_H06E0203
arc: H00R0000 H02W0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: V00B0100 H02W0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: B0 W1_H02E0101
arc: C0 H00L0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0011110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C53:PLC2
arc: E1_H02E0701 S3_V06N0203
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 H02E0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 S3_V06N0203
arc: A0 N1_V02S0501
arc: B4 H02E0301
arc: C0 N1_V01S0100
arc: C4 V02S0001
arc: CE0 H02W0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 N1_V02S0201
arc: D4 H00R0100
arc: D5 H02E0001
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H01W0100 Q7
arc: M0 V00B0000
arc: M1 H02W0001
arc: M3 H00L0100
arc: M4 H02E0401
arc: M5 V01S0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q5
arc: V01S0000 F0
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C54:PLC2
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02W0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: A0 N1_V02S0701
arc: A4 V02N0101
arc: A5 E1_H01W0000
arc: B2 V02N0301
arc: B3 V01N0001
arc: B6 V00T0000
arc: E1_H01E0101 F6
arc: E1_H02E0701 F5
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: V01S0000 F4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C55:PLC2
arc: V00B0100 W1_H02E0701
arc: A3 H02E0701
arc: B2 V01N0001
arc: C2 V02N0401
arc: C3 V02N0401
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D2 H01E0101
arc: D3 S1_V02N0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q3
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 Q3
arc: V01S0000 Q2
arc: W1_H02W0001 Q2
word: SLICEB.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C56:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R19C58:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R19C59:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R19C5:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H01E0001
arc: S1_V02S0401 H01E0001
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H01W0100
arc: A4 N1_V02S0301
arc: A5 N1_V01S0100
arc: A6 N1_V01S0100
arc: A7 N1_V01S0100
arc: B1 E1_H02W0301
arc: B4 N1_V01S0000
arc: B5 S1_V02N0701
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 N1_V02S0001
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D2 H02E0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 H00L0000
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F1
arc: N1_V02N0501 Q5
arc: S1_V02S0601 F6
arc: V01S0000 F4
arc: V01S0100 F1
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000010100001100
word: SLICEC.K1.INIT 1100111111101110
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000110010001000
word: SLICED.K1.INIT 0011111110111011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C61:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R19C62:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R19C6:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 H02E0501
arc: A6 F7
arc: A7 W1_H02E0501
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 H00L0000
arc: B6 V00B0000
arc: B7 N1_V02S0501
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 S1_V02N0001
arc: C5 H02E0601
arc: C6 E1_H02W0601
arc: C7 V01N0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D6 E1_H02W0201
arc: D7 V02N0601
arc: E1_H01E0101 F1
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
word: SLICED.K0.INIT 1111111011111010
word: SLICED.K1.INIT 1100000010100000
word: SLICEC.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0001000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011001100100000
word: SLICEB.K1.INIT 0011001100110001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C7:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 V01N0001
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: V00T0100 V02N0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0701
arc: A2 S1_V02N0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 H02E0301
arc: B2 H02E0301
arc: B4 V02S0501
arc: B5 V02S0501
arc: B6 V02S0501
arc: B7 V02S0501
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 S1_V02N0601
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 V02N0001
arc: C7 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 V02S0001
arc: D3 V00T0100
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F5
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: W1_H02W0101 F1
word: SLICEC.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0000110100000101
word: SLICED.K1.INIT 0000110100000000
word: SLICEA.K0.INIT 1000000011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1000110011001100
word: SLICEB.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C8:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02E0501
arc: A2 H02E0501
arc: A3 V02N0701
arc: A4 F5
arc: A5 H02E0701
arc: A6 N1_V01S0100
arc: A7 F5
arc: B0 V02S0301
arc: B2 V02S0301
arc: B4 V02N0701
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02E0601
arc: C5 V00B0100
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V00T0100
arc: D4 N1_V02S0401
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 N1_V02S0401
arc: E1_H01E0001 F6
arc: E1_H02E0301 F1
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0401 F4
arc: V01S0100 Q7
arc: W3_H06W0203 Q7
word: SLICEC.K1.INIT 0000000010101111
word: SLICEC.K0.INIT 0010000011100000
word: SLICED.K1.INIT 0000110100000001
word: SLICED.K0.INIT 0100000001110000
word: SLICEA.K0.INIT 0000010000001111
word: SLICEA.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 0000010000000000
word: SLICEB.K1.INIT 0000101000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C9:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0501
arc: V00T0100 H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 N3_V06S0103
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 V02N0301
arc: A6 V02N0301
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 W1_H02E0101
arc: B6 V00B0000
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 W1_H02E0601
arc: C5 V02S0001
arc: C6 N1_V02S0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0601
arc: D6 N1_V02S0401
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F5
arc: H01W0100 F5
arc: LSR0 E1_H02W0501
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V01S0000 F1
arc: V01S0100 Q5
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000001010111
word: SLICEA.K1.INIT 0000000001010111
word: SLICEB.K0.INIT 0000000000000010
word: SLICEB.K1.INIT 0000000001010111
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0010000001110000
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1011001111110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C10:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W3_H06E0203
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0501
arc: B0 E1_H02W0101
arc: B1 H00R0100
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 W1_H02E0301
arc: C0 H00R0100
arc: C1 H02W0401
arc: C2 E1_H02W0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: C6 F4
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 H00R0000
arc: D4 F2
arc: D5 F2
arc: D6 V02S0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: M0 E1_H02W0601
arc: M2 H02W0601
arc: N1_V02N0201 F2
arc: V01S0000 F0
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 0101010000000100
word: SLICED.K0.INIT 0000000000001100
word: SLICEB.K0.INIT 0111010011111111
word: SLICEB.K1.INIT 0111000001000000
word: SLICEA.K0.INIT 0001110100011101
word: SLICEA.K1.INIT 0000001100000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C11:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0303 V01N0101
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0601
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A3 V02S0701
arc: B7 V02S0701
arc: C3 H00R0100
arc: C7 V00B0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 H01W0000
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0100 Q7
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111110011
word: SLICEC.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111101011110101
word: SLICEB.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R20C12:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0100 H02E0101
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: V00B0100 V02N0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 V01N0101
arc: A0 H02W0501
arc: A5 H02W0701
arc: A6 H00R0000
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B6 V02N0501
arc: B7 E1_H02W0301
arc: C0 H02W0401
arc: C5 H02W0601
arc: C6 H02W0401
arc: C7 V00B0100
arc: CE1 H02W0101
arc: CE2 V02S0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V00T0100
arc: D3 V00T0100
arc: D4 E1_H01W0100
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 Q5
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M5 H00L0100
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0501 F7
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00T0100 Q3
arc: V01S0100 F1
arc: W1_H02W0501 Q7
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0000000000100000
word: SLICEC.K1.INIT 0000000001000000
word: SLICED.K1.INIT 1111001100110011
word: SLICEC.K0.INIT 0000000011001100
word: SLICEA.K0.INIT 0101000000000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R20C13:PLC2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V01N0101
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 H01E0101
arc: A2 F7
arc: A3 F7
arc: A5 V00B0000
arc: A7 Q7
arc: B0 N1_V02S0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 N1_V01S0000
arc: B6 H02E0101
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C3 V02S0401
arc: C4 E1_H01E0101
arc: C5 H02E0401
arc: C6 V00B0100
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D3 V02S0201
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 Q7
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 H02W0601
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F6
arc: N1_V02N0101 F1
arc: N1_V02N0501 Q5
arc: S1_V02S0101 F1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q5
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000001100000000
word: SLICEA.K0.INIT 1100000011000000
word: SLICED.K1.INIT 0000010100001010
word: SLICEB.K0.INIT 1110111011101110
word: SLICEB.K1.INIT 1111111011101110
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000001100000011
word: SLICEC.K1.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R20C14:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 N1_V02S0701
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N3_V06S0303
arc: A0 F5
arc: A5 V02S0101
arc: B0 H00R0100
arc: B5 S1_V02N0501
arc: C0 N1_V02S0601
arc: C5 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D5 S1_V02N0401
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0111111111111111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R20C15:PLC2
arc: E1_H02E0401 V06S0203
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0601 V06S0303
arc: A1 V02S0501
arc: A2 F7
arc: A3 V02N0501
arc: A4 V02S0301
arc: A6 H02W0701
arc: A7 W1_H02E0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 F3
arc: B3 N1_V02S0101
arc: B4 H02W0301
arc: B6 V00B0000
arc: B7 H02E0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H00R0100
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C6 H02E0401
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 H01W0000
arc: D6 H02W0001
arc: D7 V02S0401
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: W1_H02W0201 F0
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1000101100000000
word: SLICEC.K0.INIT 1000000011010000
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 0001010101010101
word: SLICEB.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111011101110111
word: SLICED.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C16:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 N1_V01S0100
arc: A3 V02N0701
arc: B3 S1_V02N0101
arc: C3 V02S0601
arc: CLK0 G_HPBX0100
arc: D3 V02N0201
arc: E3_H06E0003 Q3
arc: F2 F5B_SLICE
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: M2 V00B0100
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111100010001000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C17:PLC2
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: B0 H02W0101
arc: C0 V02N0401
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0010101001101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C18:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 H01E0001
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H02W0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 N1_V02S0701
arc: A0 V02S0701
arc: A2 V02N0501
arc: B0 H02W0101
arc: B2 N1_V02S0301
arc: C0 H00L0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V02N0201
arc: D3 F0
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR1 V00B0100
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 F2
word: SLICEA.K0.INIT 0011111101010000
word: SLICEB.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R20C19:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 H01E0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 N1_V02S0601
arc: A0 F5
arc: A1 S1_V02N0701
arc: A3 V00T0000
arc: A5 E1_H01W0000
arc: B0 V02N0101
arc: B1 V02N0101
arc: B3 E1_H01W0100
arc: B5 F3
arc: C0 S1_V02N0601
arc: C1 H02W0601
arc: C3 E1_H02W0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D3 V02N0001
arc: D5 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F5
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 F1
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0100010011001100
word: SLICEA.K0.INIT 0011010111110000
word: SLICEA.K1.INIT 0011010111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C20:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 E3_H06W0203
arc: A1 N1_V02S0501
arc: A3 H01E0001
arc: B1 H02E0101
arc: B2 H00R0000
arc: C1 H00L0100
arc: C2 V02S0601
arc: C5 E1_H02W0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D5 V01N0001
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 W1_H02E0601
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 F0
arc: N3_V06N0303 F5
word: SLICEA.K1.INIT 1111011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1010101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C21:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 S1_V02N0101
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V02N0401
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02W0701
arc: A2 H02W0701
arc: A4 E1_H02W0501
arc: A5 Q5
arc: A6 H02W0501
arc: B0 H02W0101
arc: B2 V02S0301
arc: B4 V01S0000
arc: B5 H02E0301
arc: C0 H02W0401
arc: C2 H02W0401
arc: C4 E1_H02W0401
arc: C5 V01N0101
arc: C6 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V02S0201
arc: D4 V01N0001
arc: D5 H02W0201
arc: D6 H01W0000
arc: D7 N1_V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q7
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 Q7
arc: M0 V00B0100
arc: M2 V00T0100
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N3_V06N0203 F4
arc: V00B0100 F5
word: SLICEC.K0.INIT 0100110011001100
word: SLICEC.K1.INIT 1110001000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1111111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C22:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A1 H00L0000
arc: A3 H02E0501
arc: A4 H02E0501
arc: A5 Q5
arc: A6 H02E0501
arc: A7 Q7
arc: B0 V01N0001
arc: B1 V02N0301
arc: B3 N1_V02S0301
arc: B4 S1_V02N0701
arc: B5 H01E0101
arc: B6 V02S0701
arc: B7 H02E0301
arc: C0 V02S0401
arc: C1 H02E0601
arc: C2 H02E0401
arc: C3 N1_V02S0601
arc: C4 Q4
arc: C5 H02E0601
arc: C6 Q6
arc: C7 W1_H02E0401
arc: CE0 E1_H02W0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 F2
arc: D2 V00T0100
arc: D3 F2
arc: D4 F2
arc: D5 F2
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: M2 V00B0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0101 F3
arc: N1_V02N0601 F6
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: V01S0000 F2
arc: V01S0100 Q0
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1100101000000000
word: SLICED.K1.INIT 1110001000000000
word: SLICEC.K0.INIT 1101100000000000
word: SLICEA.K1.INIT 1100101000000000
word: SLICED.K0.INIT 1101100000000000
word: SLICEB.K1.INIT 1110010000000000
word: SLICEA.K0.INIT 1010000011101100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C23:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0701
arc: A3 E1_H02W0701
arc: A4 V02S0301
arc: A5 H02W0701
arc: A6 N1_V01S0100
arc: A7 H02W0701
arc: B0 N1_V02S0101
arc: B3 S1_V02N0101
arc: B5 V02S0501
arc: B7 H02E0301
arc: C0 N1_V02S0401
arc: C3 V02N0601
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D3 V00T0100
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR1 H02E0501
arc: M0 H01E0001
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 H02E0401
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F4
arc: V00T0100 Q3
arc: V01S0000 F6
word: SLICED.K1.INIT 0111011100000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0101000011110000
word: SLICEC.K0.INIT 0101010111111111
word: SLICEC.K1.INIT 0000111110001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C24:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V06N0203
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H01E0101
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E3_H06W0203
arc: A1 F5
arc: A3 F5
arc: A4 F5
arc: A5 W1_H02E0701
arc: A7 W1_H02E0701
arc: B1 H02W0301
arc: B3 H00L0000
arc: B7 V00B0000
arc: C0 E1_H01W0000
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 V02N0001
arc: C6 F4
arc: C7 F4
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H02E0201
arc: D2 H02W0001
arc: D3 W1_H02E0201
arc: D5 E1_H01W0100
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F4
arc: LSR1 V00B0100
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: M5 H00R0100
arc: M6 H02E0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0401 F4
arc: S1_V02S0401 F6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 0101010100000000
word: SLICEC.K0.INIT 0000101000001010
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0011101000110000
word: SLICED.K0.INIT 0000111111111111
word: SLICED.K1.INIT 0000100011111000
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0011101000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C25:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 W1_H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A2 E1_H02W0701
arc: A4 E1_H02W0501
arc: A7 H02E0701
arc: B0 H02E0301
arc: B2 E1_H02W0301
arc: B3 H00L0000
arc: B4 V02N0701
arc: B5 N1_V02S0701
arc: C0 N1_V02S0401
arc: C3 H00L0100
arc: C4 Q4
arc: C5 E1_H02W0601
arc: C7 V01N0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 V02N0201
arc: D3 E1_H02W0001
arc: D4 H02E0001
arc: D5 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F5
arc: M0 V00B0000
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: V00B0000 F4
arc: W1_H02W0001 F2
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
word: SLICEC.K1.INIT 0011111100000000
word: SLICED.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 0011001101010101
word: SLICEC.K0.INIT 1101100000000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C26:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 H02E0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A2 H00L0100
arc: A6 F7
arc: A7 Q7
arc: B0 W1_H02E0101
arc: B2 E1_H02W0101
arc: B6 S1_V02N0701
arc: B7 V02S0701
arc: C0 S1_V02N0401
arc: C2 H02E0401
arc: C6 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: D2 E1_H02W0001
arc: D6 H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 F6
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000001000100010
word: SLICEB.K0.INIT 1100101011001111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C27:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A2 F5
arc: A3 F5
arc: A5 E1_H02W0701
arc: B2 V02S0101
arc: B5 H02W0301
arc: C0 H02E0601
arc: C2 H02W0401
arc: C3 H02W0401
arc: CE0 H00L0000
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02N0201
arc: D2 N1_V02S0001
arc: D3 V00T0100
arc: D5 S1_V02N0401
arc: E1_H01E0101 F2
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0601 Q6
arc: V00T0000 F0
arc: V01S0000 Q4
word: SLICEB.K0.INIT 0010001000101110
word: SLICEB.K1.INIT 0000111110101010
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 1100110010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C28:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 N1_V02S0701
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00L0000
arc: B1 H00R0100
arc: B4 V02N0701
arc: C1 V02N0601
arc: C2 S1_V02N0601
arc: C4 V00T0000
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: D2 H02E0001
arc: D4 H00R0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q2
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: V00B0000 F4
word: SLICEC.K0.INIT 1111000000110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011011100111111
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R20C29:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N1_V01S0100
arc: A2 V00B0000
arc: A4 F7
arc: B0 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B5 H02W0301
arc: B7 V00B0000
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 N1_V02S0601
arc: C3 H02E0401
arc: C5 E1_H02W0401
arc: C7 V00T0100
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 N1_V02S0401
arc: D5 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: M2 V00T0000
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: N1_V02N0501 F7
arc: N3_V06N0103 F1
arc: V01S0100 F2
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K1.INIT 0000110011001100
word: SLICEC.K0.INIT 0101010100000000
word: SLICEB.K0.INIT 0101000101000000
word: SLICEB.K1.INIT 1100111100000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R20C2:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 V01N0101
arc: H00L0100 E1_H02W0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: V00B0000 S1_V02N0001
arc: A0 V02N0501
arc: A2 V02N0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B4 V02N0501
arc: B5 V02N0501
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 H02W0601
arc: C2 H02W0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 H02W0601
arc: C7 H02W0601
arc: D0 V02N0001
arc: D2 V02N0001
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 0101111111111111
word: SLICED.K1.INIT 1111100011111010
word: SLICED.K0.INIT 0111100001111010
word: SLICEC.K1.INIT 1111000011110010
word: SLICEC.K0.INIT 0111000001110010
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101111111111111
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C30:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00T0100 V02N0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 N1_V01S0100
arc: A0 N1_V02S0501
arc: A2 H02W0701
arc: A3 H01E0001
arc: A4 N1_V02S0101
arc: A5 N1_V02S0101
arc: A6 V02S0101
arc: A7 V02S0101
arc: B0 H02W0101
arc: B2 S1_V02N0301
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 V01S0000
arc: B7 V01S0000
arc: C0 W1_H02E0601
arc: C2 E1_H01W0000
arc: C3 H02E0401
arc: C4 N1_V02S0201
arc: C5 N1_V02S0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 W1_H02E0001
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: M0 V00T0100
arc: M4 E1_H02W0401
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V02N0001 F2
arc: V01S0000 Q7
arc: V01S0100 F3
word: SLICEB.K1.INIT 0101000001010000
word: SLICEC.K0.INIT 1010000000100010
word: SLICEC.K1.INIT 1010001100100010
word: SLICED.K0.INIT 1101100011111111
word: SLICED.K1.INIT 1101100000000000
word: SLICEA.K0.INIT 1000001011000011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1001000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R20C31:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 S1_V02N0701
arc: A3 H02E0701
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 E1_H01W0000
arc: A7 E1_H02W0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 W1_H02E0101
arc: B3 N1_V02S0101
arc: B4 N1_V02S0501
arc: B5 N1_V02S0501
arc: B6 F3
arc: B7 V00T0000
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 S1_V02N0201
arc: C7 V02N0201
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 H02E0201
arc: D3 H00R0000
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 N1_V02S0401
arc: D7 H02W0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 H01E0001
arc: M2 W1_H02E0601
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 W1_H02E0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q5
arc: V00T0000 F2
arc: V01S0100 Q7
arc: W1_H02W0001 F0
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0011000100100000
word: SLICEA.K1.INIT 1111110111101100
word: SLICEC.K0.INIT 0010001100100000
word: SLICEC.K1.INIT 1110111111101100
word: SLICEB.K0.INIT 1000110010101111
word: SLICED.K1.INIT 1000010000000000
word: SLICED.K0.INIT 1000000000001000
word: SLICEB.K1.INIT 1101000011011101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C32:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02N0501
arc: A3 E1_H02W0701
arc: A5 V00T0000
arc: B1 V00T0000
arc: B3 H02E0101
arc: B5 H02W0301
arc: B7 V01S0000
arc: C1 H02E0401
arc: C3 S1_V02N0601
arc: C5 H02W0601
arc: C7 V02S0201
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D3 H02W0201
arc: D5 N1_V02S0401
arc: D7 V02N0401
arc: E1_H01E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0303 Q5
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 W1_H02E0001
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S3_V06S0203 F7
arc: V00T0100 F1
arc: V01S0100 Q3
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 0000110000000000
word: SLICEA.K1.INIT 1000110010101111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111010100110001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1101000000001101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C33:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 H01E0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V06S0203
arc: A3 V00T0000
arc: A5 Q5
arc: B0 E1_H02W0101
arc: B2 V01N0001
arc: B3 E1_H02W0101
arc: B4 N1_V01S0000
arc: C0 E1_H02W0601
arc: C1 N1_V02S0601
arc: C4 Q4
arc: C5 V02S0201
arc: C7 V01N0101
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V02S0201
arc: D2 V01S0100
arc: D3 E1_H02W0201
arc: D4 E1_H02W0001
arc: D5 V02S0601
arc: D7 H01W0000
arc: E1_H01E0001 Q6
arc: E1_H02E0201 Q2
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q3
arc: H01W0100 F3
arc: M0 H02E0601
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0301 F1
arc: S3_V06S0103 F1
arc: V01S0000 F2
arc: V01S0100 Q3
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 0001000111011101
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0011001111001100
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 0000000000001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R20C34:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 W1_H02E0501
arc: A2 H01E0001
arc: A5 W1_H02E0501
arc: A7 Q7
arc: B0 V02S0101
arc: B1 V02N0101
arc: B4 H00L0000
arc: C0 V02S0601
arc: C2 H00L0000
arc: C4 H02E0601
arc: C5 V02S0201
arc: C7 V00T0000
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02S0201
arc: D2 H02E0001
arc: D4 H02E0001
arc: D5 H00L0100
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q7
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F5
arc: V01S0000 F2
arc: V01S0100 F4
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1111101010100000
word: SLICEA.K0.INIT 1100001100111100
word: SLICEA.K1.INIT 1001100101100110
word: SLICED.K1.INIT 1111101010100000
word: SLICEC.K0.INIT 1111110011000000
word: SLICEB.K0.INIT 1010010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C35:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 E1_H02W0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H01E0001
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H02W0301
arc: A0 H02W0701
arc: A1 W1_H02E0501
arc: A3 H02E0701
arc: A4 V02S0101
arc: A5 W1_H02E0501
arc: A6 H02E0701
arc: A7 H02W0701
arc: B0 H02E0301
arc: B1 E1_H01W0100
arc: B2 V02N0101
arc: B3 H02W0101
arc: B4 H02W0301
arc: B6 H02W0101
arc: B7 H02E0301
arc: C2 H02W0401
arc: C4 E1_H01E0101
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 V00T0100
arc: D4 V02N0401
arc: D5 E1_H01W0100
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q6
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M3 H02W0201
arc: M4 H02E0401
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F3
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0110011001100110
word: SLICEA.K0.INIT 1000100010001000
word: SLICEB.K1.INIT 1000100010001000
word: SLICED.K1.INIT 0110011001100110
word: SLICEA.K1.INIT 1000100010001000
word: SLICEC.K1.INIT 0101010110101010
word: SLICEB.K0.INIT 0000001111001111
word: SLICEC.K0.INIT 1000000010100010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R20C36:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A2 V01N0101
arc: A3 V00T0000
arc: A4 W1_H02E0501
arc: A5 V02S0301
arc: A6 H00L0000
arc: A7 H02E0501
arc: B2 N1_V02S0301
arc: B3 V01N0001
arc: B4 S1_V02N0701
arc: B5 V02N0501
arc: B6 S1_V02N0501
arc: B7 V02N0701
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H02E0401 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0301 F3
arc: N1_V02N0601 Q6
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: V01S0100 F2
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q3
arc: W1_H02W0701 Q7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C37:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0701
arc: A1 V01N0101
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: A5 Q5
arc: A6 N1_V02S0301
arc: A7 V00T0100
arc: B0 V01N0001
arc: B1 V02N0301
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 V02N0501
arc: B6 H02E0301
arc: B7 N1_V01S0000
arc: CE0 V02N0201
arc: CE1 N1_V02S0201
arc: CE2 V02S0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0000 F1
arc: H01W0100 F0
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 E1_H01E0101
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N1_V02N0401 F4
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V01S0000 F6
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C38:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0501
arc: A1 E1_H01E0001
arc: A2 V01N0101
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H02W0701
arc: A7 Q7
arc: B0 V01N0001
arc: B1 V02N0301
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 H02E0101
arc: B7 H02W0301
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q2
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 E1_H02W0201
arc: M4 H02E0401
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0301 F1
arc: N3_V06N0003 F0
arc: N3_V06N0203 F7
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C39:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 W1_H02E0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V06S0203
arc: A0 E1_H01E0001
arc: A1 V02N0701
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 H02W0701
arc: A5 Q5
arc: A6 V02N0301
arc: A7 Q7
arc: B0 V02N0101
arc: B1 Q1
arc: B2 V02N0101
arc: B3 Q3
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 V00B0000
arc: B7 V02N0701
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 W1_H02E0001
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 F7
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C3:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: H00R0100 V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N3_V06N0303 S1_V02N0501
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02N0501
arc: W1_H02W0601 V02S0601
arc: A1 F7
arc: A3 F7
arc: A4 V02N0101
arc: A5 V02N0301
arc: B1 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 V02S0501
arc: B5 V02S0501
arc: B7 E1_H02W0101
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: C4 E1_H01E0101
arc: C7 H02W0401
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 H01E0101
arc: D3 V00T0100
arc: D4 V02N0401
arc: D5 V02N0401
arc: D7 H00R0100
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0501 F7
arc: V00B0000 F4
arc: V01S0100 F7
word: SLICEA.K1.INIT 0001110100000000
word: SLICEB.K1.INIT 0000000011100010
word: SLICEC.K1.INIT 0000000010111011
word: SLICEC.K0.INIT 0000000010111000
word: SLICEB.K0.INIT 0000000000001111
word: SLICED.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R20C40:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0601
arc: A0 V02N0701
arc: A1 V02N0701
arc: B0 V00T0000
arc: B1 Q1
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 F1
arc: M0 H02E0601
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R20C41:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C42:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: H00L0000 S1_V02N0001
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: W3_H06W0203 S3_V06N0203
arc: A1 V02N0501
arc: A2 W1_H02E0501
arc: A3 V02S0701
arc: A4 H02E0501
arc: A5 Q5
arc: A6 W1_H02E0501
arc: B0 V02N0101
arc: B1 H02W0301
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B4 N1_V02S0501
arc: B5 H02W0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 S1_V02N0401
arc: C3 V02N0601
arc: C4 S1_V02N0201
arc: C5 W1_H02E0601
arc: C6 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 H02W0001
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0401 F6
arc: V00T0100 F3
arc: W1_H02W0601 F4
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111111100111111
word: SLICEA.K1.INIT 1111111101111111
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 1101111111111111
word: SLICED.K0.INIT 0000101000001010
word: SLICEB.K0.INIT 0000000010000000
word: SLICEC.K0.INIT 1000010000100001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R20C43:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0001
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0701
arc: B0 H02W0101
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 H00L0000
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C44:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02E0001
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02N0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: A0 H02E0501
arc: A1 H00L0000
arc: A2 F5
arc: A3 E1_H02W0501
arc: A5 E1_H02W0701
arc: A7 N1_V02S0301
arc: B1 V02N0101
arc: B2 F3
arc: B3 S1_V02N0101
arc: B5 E1_H02W0301
arc: C0 H00L0000
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C3 E1_H02W0601
arc: C5 V00T0100
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 F0
arc: D3 H02W0001
arc: D5 N1_V02S0601
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
word: SLICEA.K0.INIT 0101111111111111
word: SLICEA.K1.INIT 0100110011001100
word: SLICED.K1.INIT 0000111100001010
word: SLICEC.K1.INIT 0100110001011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111011111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R20C45:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02E0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: A0 V02S0501
arc: A2 E1_H02W0701
arc: B0 H02W0101
arc: B2 H02E0301
arc: C0 E1_H02W0601
arc: C2 N1_V01N0001
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V00B0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F0
word: SLICEB.K0.INIT 1010111110001111
word: SLICEA.K0.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C46:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: A0 E1_H01E0001
arc: A3 V02S0701
arc: B0 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 V02N0601
arc: C6 Q6
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 E1_H02W0201
arc: D3 V02N0001
arc: D7 V02S0401
arc: E1_H01E0001 Q6
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M3 H00R0000
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F7
arc: S1_V02S0701 Q5
arc: V01S0100 F3
arc: W1_H02W0101 Q3
arc: W1_H02W0501 Q5
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0111111110000000
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C47:PLC2
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H02W0201
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A5 Q5
arc: B2 E1_H01W0100
arc: B3 E1_H02W0301
arc: B4 V01S0000
arc: B7 V02N0701
arc: C0 E1_H01W0000
arc: C1 S1_V02N0401
arc: C2 H02W0401
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 V02N0201
arc: C7 H02W0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H01W0000
arc: D6 S1_V02N0401
arc: D7 H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q4
arc: N1_V02N0701 Q5
arc: V01S0000 Q5
arc: V01S0100 F1
word: SLICED.K1.INIT 0000110000000000
word: SLICEC.K0.INIT 0011111111000000
word: SLICEC.K1.INIT 0101101001011010
word: SLICEA.K0.INIT 1111000000001111
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100001111110000
word: SLICEB.K1.INIT 0011001111001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C48:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 V01N0001
arc: H00L0000 H02E0201
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 H02W0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: A0 H02E0701
arc: A3 H01E0001
arc: A5 V00T0000
arc: A6 V02N0301
arc: B2 H02W0101
arc: B4 H00L0000
arc: CE1 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F5
arc: E1_H02E0401 F6
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M3 H00R0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: V00T0100 Q3
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C49:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0101
arc: H00L0000 W1_H02E0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V01N0001
arc: A2 F5
arc: A3 F5
arc: A4 V00B0000
arc: A6 F7
arc: A7 H00L0000
arc: B4 V00B0100
arc: B5 H00R0000
arc: B7 V01S0000
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 V00T0100
arc: C7 V00T0000
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D2 H01E0101
arc: D3 V02N0201
arc: D4 H02E0001
arc: D5 H02E0001
arc: D7 E1_H01W0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F7
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111010110100000
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1010000010100000
word: SLICEC.K0.INIT 0000000010101110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C4:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: A0 H00L0100
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V00B0000
arc: A4 H02W0701
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 E1_H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 V02N0301
arc: B4 V02N0701
arc: B5 V02S0701
arc: B6 V00T0000
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 V02N0401
arc: C3 E1_H01W0000
arc: C4 H02W0601
arc: C5 F4
arc: C6 F4
arc: C7 F4
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0001
arc: D4 S1_V02N0401
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q5
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: W1_H02W0301 F1
word: SLICEC.K1.INIT 0000001100000000
word: SLICED.K1.INIT 1010111110101010
word: SLICED.K0.INIT 0010001100100010
word: SLICEC.K0.INIT 0001001100010000
word: SLICEB.K1.INIT 0001001100010001
word: SLICEB.K0.INIT 0001010101010101
word: SLICEA.K1.INIT 0000010000000000
word: SLICEA.K0.INIT 0000001000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C50:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02N0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0701 H01E0101
arc: CE0 H02E0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 Q2
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q2
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C51:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 V02N0401
arc: S1_V02S0001 H06W0003
arc: S1_V02S0601 V01N0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0301
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V02S0101
arc: A5 V02S0301
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 V02N0101
arc: B4 H02E0301
arc: B5 S1_V02N0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 H02E0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 H02E0201
arc: D5 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R20C52:PLC2
arc: N1_V02N0201 W1_H02E0201
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02W0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C53:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 V02S0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E1_H01W0100
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: F2 F2_SLICE
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C54:PLC2
arc: E1_H02E0101 H01E0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 V02S0701
arc: A0 F7
arc: A5 F7
arc: A7 N1_V01N0101
arc: B0 V02N0101
arc: B2 H02W0101
arc: B3 H02W0301
arc: B7 V00T0000
arc: C0 H02W0601
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C6 V02N0001
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F0
arc: D3 N1_V01S0000
arc: D5 H02W0201
arc: D6 F0
arc: D7 V02S0401
arc: E1_H01E0001 F1
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 F6
arc: H01W0100 F0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q3
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 F0
arc: W1_H02W0101 F1
arc: W3_H06W0003 Q0
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1111111111110000
word: SLICEB.K0.INIT 1100001111000011
word: SLICEB.K1.INIT 1100111100110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1100010011110101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C55:PLC2
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W1_H02E0401
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02E0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 W1_H02E0501
arc: A3 V00T0000
arc: A5 V02S0101
arc: B2 H02E0101
arc: B4 H02E0301
arc: B6 N1_V01S0000
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F6
arc: V01S0000 F5
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C56:PLC2
arc: S3_V06S0203 N3_V06S0203
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C58:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R20C59:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R20C5:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 H06W0303
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 E1_H01W0100
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 H00R0000
arc: A7 H00R0000
arc: B1 V02N0301
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 H02W0301
arc: B7 H02W0301
arc: C3 H02W0401
arc: C4 V02S0001
arc: C5 V00T0000
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: D0 H02E0201
arc: D2 H02E0001
arc: D4 E1_H02W0001
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0301 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 V00B0100
arc: M6 H02E0401
arc: V01S0100 F4
word: SLICED.K0.INIT 0000000010110011
word: SLICED.K1.INIT 0000000010111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 0010001000000011
word: SLICEA.K1.INIT 1100110011001100
word: SLICEC.K1.INIT 1110110011101111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R20C60:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: S3_V06S0303 N3_V06S0203

.tile R20C61:PLC2
arc: H00R0000 H02E0601
arc: CLK0 G_HPBX0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C62:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R20C66:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R20C6:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 E1_H02W0501
arc: A1 W1_H02E0701
arc: A4 H02E0501
arc: A5 V02S0101
arc: A6 S1_V02N0101
arc: A7 H02E0501
arc: B0 E1_H02W0301
arc: B4 V02S0501
arc: B5 H02W0301
arc: B6 H02E0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C5 F4
arc: C6 Q6
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02E0001
arc: D4 V02N0601
arc: D5 N1_V02S0401
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H02E0101 F1
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F4
arc: V00B0000 F6
arc: V01S0000 F6
arc: W1_H02W0501 F7
word: SLICEC.K1.INIT 1110000000100000
word: SLICED.K1.INIT 0000000001010101
word: SLICEC.K0.INIT 0000000000010001
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 0101111111111111
word: SLICEA.K0.INIT 0101111100110011
word: SLICED.K0.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R20C71:PLC2
arc: E1_H02E0501 E3_H06W0303

.tile R20C72:PLC2
arc: V00B0100 H02E0501
arc: CLK0 G_HPBX0100
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: W3_H06W0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C77:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R20C7:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V01N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 V01N0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02E0501
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V01N0101
arc: A0 V02N0701
arc: A1 V02N0501
arc: A2 V01N0101
arc: A3 V02N0501
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 F7
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 W1_H02E0301
arc: B3 V01N0001
arc: B4 H02W0101
arc: B5 E1_H02W0101
arc: B7 F1
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 F4
arc: C3 H00L0100
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 H01E0001
arc: C7 V00T0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H02W0001
arc: D3 V01S0100
arc: D5 S1_V02N0601
arc: D7 N1_V02S0601
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 F4
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V01S0000 F1
arc: V01S0100 F4
word: SLICED.K0.INIT 1010000010100000
word: SLICED.K1.INIT 0011111100110000
word: SLICEC.K1.INIT 0011001000000010
word: SLICEB.K1.INIT 0011001101111111
word: SLICEB.K0.INIT 0101011100001010
word: SLICEA.K1.INIT 0001000101011101
word: SLICEA.K0.INIT 0000000001001100
word: SLICEC.K0.INIT 1110001011100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1

.tile R20C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R20C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02W0001
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0701
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: A1 H02W0701
arc: A2 F5
arc: A3 F5
arc: A4 N1_V01S0100
arc: A5 H02E0701
arc: A6 H02W0501
arc: B3 H00L0000
arc: B4 H02E0101
arc: B5 V02N0701
arc: B6 S1_V02N0701
arc: B7 W1_H02E0101
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 E1_H02W0401
arc: C5 V01N0101
arc: C6 S1_V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 N1_V02S0401
arc: D6 W1_H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: E1_H02E0501 Q7
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F4
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q7
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S3_V06S0303 F6
arc: V01S0100 F6
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001010
word: SLICEC.K1.INIT 0000000100100011
word: SLICEB.K0.INIT 0000000000000101
word: SLICEB.K1.INIT 0000001100010001
word: SLICED.K0.INIT 1011111110000000
word: SLICEC.K0.INIT 1010101011001100
word: SLICED.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R20C9:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 S1_V02N0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 S1_V02N0701
arc: A4 E1_H02W0701
arc: A7 H02W0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B4 V02S0701
arc: B6 E1_H02W0301
arc: B7 W1_H02E0301
arc: C0 H02W0601
arc: C1 W1_H02E0601
arc: C2 H02W0601
arc: C4 V02N0001
arc: C6 V00B0100
arc: C7 W1_H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 W1_H02E0201
arc: D4 H02E0201
arc: D6 H02E0001
arc: D7 S1_V02N0401
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F1
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: W1_H02W0101 F1
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0111010000000000
word: SLICED.K0.INIT 1111000000110011
word: SLICEC.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111100000100
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 1111001111111111
word: SLICEA.K0.INIT 1111101001110010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C10:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 E1_H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 N1_V01S0000
arc: A0 V02N0701
arc: A2 E1_H02W0701
arc: A4 V02N0301
arc: A5 S1_V02N0101
arc: B3 E1_H02W0101
arc: B6 V00T0000
arc: B7 E1_H02W0301
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: S3_V06S0003 F3
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C11:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: A2 N1_V02S0701
arc: A4 E1_H02W0501
arc: B2 E1_H02W0101
arc: B4 V02S0701
arc: B6 S1_V02N0701
arc: C2 H00R0100
arc: C4 S1_V02N0201
arc: C6 V02N0001
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D4 H02W0201
arc: D6 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F2
arc: LSR1 H02W0501
arc: M2 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N3_V06N0103 F2
arc: V00B0000 Q4
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0001000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1101111101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R21C12:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 V01N0001
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 N1_V02S0501
arc: A0 S1_V02N0701
arc: A1 S1_V02N0501
arc: A3 V00B0000
arc: B0 H01W0100
arc: B1 Q1
arc: B3 V02S0301
arc: B4 H02W0301
arc: C1 H02W0601
arc: C3 N1_V01N0001
arc: C4 V02S0001
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D3 V02S0201
arc: D4 V02N0601
arc: D5 H01W0000
arc: D7 H01W0000
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M1 H02W0001
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: W1_H02W0001 F0
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111111110001000
word: SLICEA.K1.INIT 1111111111111000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R21C13:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 H02W0001
arc: H00R0000 V02S0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: A0 H02E0701
arc: A3 N1_V02S0701
arc: A5 V02N0301
arc: A6 H02W0701
arc: A7 N1_V02S0301
arc: B0 V00T0000
arc: B3 H00R0000
arc: B6 N1_V01S0000
arc: B7 H02W0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C3 N1_V01S0100
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 V02N0201
arc: CE0 V02S0201
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D3 N1_V01S0000
arc: D5 H02E0201
arc: D6 E1_H01W0100
arc: D7 V02N0401
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0100 F5
arc: H01W0000 Q5
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M5 E1_H02W0001
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q5
arc: S1_V02S0501 Q5
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V01S0100 Q1
arc: W1_H02W0201 F0
arc: W1_H02W0601 Q6
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111110011101101
word: SLICED.K0.INIT 0010000000000000
word: SLICED.K1.INIT 0000100001001100
word: SLICEA.K0.INIT 1111100000001000
word: SLICEA.K1.INIT 1111111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R21C14:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H02E0401
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: A1 V02N0701
arc: A4 V00B0000
arc: B1 Q1
arc: B4 H01E0101
arc: C1 H02E0601
arc: C4 S1_V02N0201
arc: CE0 N1_V02S0201
arc: CE2 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D4 S1_V02N0401
arc: E1_H01E0101 Q7
arc: E1_H02E0301 F1
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q4
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q1
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 H00L0100
arc: M4 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q4
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000000000000001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C15:PLC2
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 V06S0303
arc: A0 H02E0701
arc: A2 V00B0000
arc: A3 V01N0101
arc: A4 N1_V02S0301
arc: A5 N1_V02S0301
arc: A6 S1_V02N0301
arc: A7 N1_V02S0301
arc: B2 H02W0301
arc: B3 W1_H02E0101
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 V02N0501
arc: B7 H02W0301
arc: C2 H02W0401
arc: C3 S1_V02N0401
arc: C4 E1_H02W0601
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 H02W0001
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D5 H02W0201
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: N3_V06N0303 F5
arc: V01S0000 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1000110000000100
word: SLICED.K0.INIT 1100000010100000
word: SLICED.K1.INIT 1000110000000100
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1000110000000100
word: SLICEC.K1.INIT 1000000011000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C16:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0401 V01N0001
arc: H00R0000 H02W0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C17:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00R0100 V02S0701
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N3_V06S0203
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V02N0701
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 N1_V02S0201
arc: D2 N1_V02S0001
arc: D3 N1_V02S0201
arc: E1_H01E0101 Q5
arc: E1_H02E0501 Q7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M5 H02W0001
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q5
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0010000000110011
word: SLICEB.K0.INIT 0001000100000001
word: SLICEB.K1.INIT 0010011100110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C18:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 H06W0203
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 V06S0203
arc: A0 H02W0501
arc: A2 V00T0000
arc: A6 H02W0701
arc: B0 V00B0000
arc: B4 E1_H02W0301
arc: B6 V00T0000
arc: C0 H02W0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 H02E0401
arc: C6 V00T0100
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 W1_H02E0201
arc: D6 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N3_V06N0303 F6
arc: V00T0000 Q2
arc: V00T0100 Q3
word: SLICEA.K0.INIT 0011010111110000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 0101101010101010
word: SLICEB.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C19:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02S0401
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06S0203
arc: A0 H00L0100
arc: A3 E1_H02W0501
arc: A4 H02W0701
arc: A5 V00T0000
arc: A7 W1_H02E0501
arc: B0 W1_H02E0101
arc: B3 H00R0000
arc: B4 H00R0000
arc: B5 W1_H02E0101
arc: B7 S1_V02N0501
arc: C0 H00L0000
arc: C3 H02W0401
arc: C4 H01E0001
arc: C5 E1_H02W0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: D5 F2
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: S3_V06S0003 Q0
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0000000000000111
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0111111100000000
word: SLICEC.K0.INIT 1111000010001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C20:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02N0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A1 H00L0000
arc: A2 F5
arc: A5 V00T0000
arc: B1 E1_H01W0100
arc: B2 S1_V02N0301
arc: B5 H02W0301
arc: C1 E1_H02W0401
arc: C2 S1_V02N0601
arc: C5 H02W0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D2 N1_V02S0001
arc: D5 F0
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: V00T0000 Q2
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0111111100000000
word: SLICEB.K0.INIT 0011111101000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C21:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02N0701
arc: A2 E1_H01E0001
arc: A4 E1_H02W0701
arc: A5 V02N0301
arc: A6 H02W0701
arc: B1 Q1
arc: B4 H02W0301
arc: B5 V02N0501
arc: C1 H02E0601
arc: C2 H00L0000
arc: C4 S1_V02N0201
arc: C5 V02N0001
arc: C6 Q6
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: D4 H01W0000
arc: D5 S1_V02N0601
arc: D6 V00B0000
arc: E1_H01E0001 Q6
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q1
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 W1_H02E0401
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q6
arc: N3_V06N0303 F6
arc: S1_V02S0601 F6
arc: V00B0000 F4
arc: V00T0000 F2
arc: V01S0100 Q3
word: SLICEC.K1.INIT 0000000000010011
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0101111100000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEA.K1.INIT 1111010000000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C22:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0501
arc: A1 E1_H02W0701
arc: A3 H00L0100
arc: A4 V02N0301
arc: A6 H00L0000
arc: B3 E1_H02W0101
arc: B4 W1_H02E0301
arc: B6 N1_V02S0501
arc: C0 S1_V02N0401
arc: C1 F6
arc: C2 N1_V02S0401
arc: C3 E1_H01W0000
arc: C4 V02S0201
arc: C6 V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 N1_V02S0001
arc: D2 H02E0201
arc: D3 V01S0100
arc: D4 V02S0401
arc: D6 V02S0401
arc: E1_H01E0001 F1
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q0
arc: M3 H02W0201
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: N3_V06N0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000101
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0101000011110000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R21C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 H02W0701
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 F7
arc: A3 F7
arc: A4 V00T0100
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 V02N0301
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 V02S0101
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B7 V02S0501
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 V02S0401
arc: C3 N1_V02S0601
arc: C4 N1_V02S0201
arc: C5 N1_V02S0201
arc: C6 H02E0601
arc: C7 V02S0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0201
arc: D2 H00R0000
arc: D3 N1_V02S0001
arc: D4 H02W0001
arc: D5 H02W0201
arc: D6 H00L0100
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H01E0001
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F4
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: V01S0000 F2
word: SLICED.K1.INIT 1011100000000000
word: SLICEB.K0.INIT 0000010101010101
word: SLICEB.K1.INIT 0000000000010101
word: SLICED.K0.INIT 0101000011110000
word: SLICEA.K0.INIT 1011100011111111
word: SLICEA.K1.INIT 1011100000000000
word: SLICEC.K0.INIT 1110010011111111
word: SLICEC.K1.INIT 1110010000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C24:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H02W0301
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A6 H00L0000
arc: A7 E1_H01W0000
arc: B0 H02W0301
arc: B1 H02W0301
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B6 V02S0501
arc: C0 N1_V01S0100
arc: C1 N1_V02S0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 Q6
arc: C7 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 N1_V01S0000
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 H02E0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00B0100
arc: M4 H02E0401
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F7
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1110111100101111
word: SLICEA.K1.INIT 1110001000000000
word: SLICEC.K0.INIT 1101100011111111
word: SLICEC.K1.INIT 1101100000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C25:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 E1_H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02E0701
arc: A2 E1_H02W0501
arc: A4 V00T0100
arc: A5 V02N0301
arc: A6 V02S0101
arc: B0 V02N0101
arc: B2 W1_H02E0101
arc: B4 S1_V02N0501
arc: B6 V02S0501
arc: B7 V00T0000
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 N1_V02S0401
arc: C4 S1_V02N0001
arc: C5 F4
arc: C6 Q6
arc: C7 F4
arc: CE1 H00L0100
arc: CE2 H00L0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: D2 N1_V02S0201
arc: D4 S1_V02N0401
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H02E0401 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: M0 E1_H02W0601
arc: M2 V00B0000
arc: M3 H00R0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0601 F4
arc: N3_V06N0003 Q3
arc: N3_V06N0203 F4
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q3
arc: V00B0000 F6
arc: V01S0100 Q3
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 0101111101011011
word: SLICED.K1.INIT 1100111111000000
word: SLICEC.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1010100000100000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C26:PLC2
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0701
arc: A7 S1_V02N0101
arc: B0 V00T0000
arc: B2 H00L0000
arc: B6 S1_V02N0501
arc: B7 V02S0501
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: C2 E1_H02W0401
arc: C6 H02E0401
arc: C7 E1_H01E0101
arc: CE0 S1_V02N0201
arc: CE2 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 F0
arc: D3 N1_V02S0001
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F6
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 W1_H02E0201
arc: M4 W1_H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0501 F7
arc: N3_V06N0003 Q3
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q3
arc: V01S0100 F2
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1011100000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C27:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 H02E0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A7 V02S0101
arc: B3 S1_V02N0101
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B7 H02W0301
arc: C0 H02E0601
arc: C2 H02W0601
arc: C3 H00L0100
arc: C4 V02S0001
arc: C5 V02S0001
arc: C7 E1_H01E0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 V02N0001
arc: D3 S1_V02N0201
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D7 V02N0601
arc: E1_H01E0101 F3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 F2
arc: LSR0 H02E0301
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: N3_V06N0103 F2
arc: S3_V06S0103 Q2
arc: W1_H02W0201 F2
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 0000001111110011
word: SLICED.K1.INIT 1000101000000010
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1111111111110000
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R21C28:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02N0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: B5 W1_H02E0101
arc: C5 H02E0601
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D5 V02S0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: F5 F5_SLICE
arc: H01W0100 Q1
arc: M1 H00L0000
arc: M2 V00B0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0303 Q5
arc: W1_H02W0701 Q5
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000110000111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R21C29:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00R0000
arc: A1 H00R0000
arc: A4 S1_V02N0101
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C4 V02S0201
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D4 V02S0601
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q5
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F0
arc: N1_V02N0401 F4
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0101010000010000
word: SLICEA.K1.INIT 1101110000010000
word: SLICEC.K0.INIT 1010000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R21C2:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06W0303
arc: V00B0100 H02W0701
arc: V00T0100 S1_V02N0501
arc: A0 H02W0701
arc: A1 F7
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A6 E1_H02W0701
arc: B0 N1_V02S0101
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V02S0501
arc: B6 S1_V02N0501
arc: C0 N1_V01N0001
arc: C1 H02W0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 F2
arc: D6 H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 F2
arc: E1_H02E0601 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: M2 V00T0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q4
arc: V00B0000 F6
arc: V01S0000 F0
word: SLICEB.K0.INIT 1101100001010000
word: SLICEB.K1.INIT 1101100011111010
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0000000010100000
word: SLICEA.K0.INIT 0100000001010001
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000010100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C30:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501
arc: A2 H00L0100
arc: B2 H00L0000
arc: B3 E1_H02W0101
arc: B5 N1_V02S0501
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C5 V01N0101
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0201
arc: D3 S1_V02N0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q6
arc: E1_H02E0201 Q0
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F2
arc: N1_V02N0501 F5
arc: N3_V06N0203 Q7
arc: V01S0100 Q4
word: SLICEB.K0.INIT 0000111000000010
word: SLICEB.K1.INIT 1100110000001100
word: SLICEC.K1.INIT 0000110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1

.tile R21C31:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00R0000
arc: A1 S1_V02N0501
arc: A7 H00L0000
arc: B0 V00B0000
arc: B1 V00B0000
arc: B7 H02W0101
arc: C0 H00R0100
arc: C7 V00T0000
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D7 F0
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0010001000110000
word: SLICEA.K1.INIT 0000000000100010
word: SLICED.K1.INIT 1111111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C32:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 V06S0303
arc: A0 V02S0701
arc: A4 V00B0000
arc: A5 W1_H02E0501
arc: B2 W1_H02E0301
arc: B3 V02S0101
arc: B6 H02E0301
arc: B7 S1_V02N0501
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q7
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q3
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 H02W0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: S1_V02S0601 Q6
arc: S3_V06S0103 Q1
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICED.K0.INIT 1100110011001100
word: SLICED.K1.INIT 1100110011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C33:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 W1_H02E0401
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0701
arc: A2 H02E0701
arc: A3 V00T0000
arc: A7 W1_H02E0501
arc: B1 H02E0101
arc: B4 V02S0701
arc: B5 H00R0000
arc: B6 W1_H02E0101
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q1
arc: M1 H00R0100
arc: M2 V00B0000
arc: M5 E1_H02W0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
arc: S3_V06S0103 Q2
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1100110011001100
word: SLICED.K0.INIT 1100110011001100
word: SLICED.K1.INIT 1010101010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C34:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A3 N1_V02S0501
arc: A4 E1_H02W0501
arc: A5 V00B0000
arc: A6 H00L0000
arc: A7 S1_V02N0101
arc: B0 W1_H02E0301
arc: B1 H02E0301
arc: B2 H02W0301
arc: B3 E1_H02W0101
arc: B4 S1_V02N0501
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 V02N0501
arc: CE0 H00L0100
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: M0 H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q5
arc: N3_V06N0203 Q7
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C35:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 V02N0701
arc: A2 V02S0501
arc: A3 H02E0501
arc: A4 W1_H02E0701
arc: A5 E1_H02W0501
arc: A6 H02W0701
arc: A7 V00T0100
arc: B0 H00R0100
arc: B1 S1_V02N0101
arc: B2 V02S0101
arc: B3 S1_V02N0301
arc: B4 E1_H02W0301
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 V00B0000
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q5
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q4
arc: N3_V06N0103 Q1
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C36:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N1_V01S0100
arc: A0 E1_H02W0701
arc: A1 V02S0501
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 V02S0301
arc: A7 E1_H02W0501
arc: B0 S1_V02N0301
arc: B1 W1_H02E0101
arc: B2 N1_V02S0101
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 E1_H02W0301
arc: B6 V02S0701
arc: B7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q7
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C37:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00R0000
arc: A1 H02E0701
arc: A2 H02E0501
arc: A3 V00B0000
arc: A4 N1_V02S0301
arc: A5 V00T0100
arc: A6 H00L0000
arc: A7 S1_V02N0101
arc: B0 N1_V02S0101
arc: B1 V00T0000
arc: B2 H02W0101
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 V02N0501
arc: B6 S1_V02N0501
arc: B7 N1_V02S0701
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q7
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C38:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 V06S0303
arc: A0 H02E0501
arc: A1 N1_V02S0501
arc: A2 V02N0501
arc: A3 S1_V02N0501
arc: A4 V00T0000
arc: A5 V00T0000
arc: B0 N1_V02S0101
arc: B1 V02S0101
arc: B2 N1_V02S0301
arc: B3 H00L0000
arc: B4 H00L0000
arc: B5 H00L0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q5
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M6 V00B0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q1
arc: N1_V02N0701 Q7
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C39:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: A2 H01E0001
arc: A4 H02W0501
arc: A6 V00T0100
arc: A7 Q7
arc: B0 H01W0100
arc: B2 H02W0301
arc: B3 Q3
arc: B5 H02W0301
arc: C1 H02E0601
arc: C4 Q4
arc: C5 H01E0001
arc: C6 Q6
arc: C7 H02E0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02N0001
arc: D2 Q2
arc: D3 V01S0100
arc: D5 H01W0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: V00T0100 Q3
arc: V01S0000 Q7
arc: V01S0100 Q6
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0011001111001100
word: SLICED.K1.INIT 0101101001011010
word: SLICED.K0.INIT 1010000010100000
word: SLICEA.K0.INIT 0011001111001100
word: SLICEC.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 1111110011000000
word: SLICEB.K0.INIT 1001100101100110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C3:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0501 E3_H06W0303
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 V00B0100
arc: B5 V00B0100
arc: B6 V00B0100
arc: B7 V00B0100
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
word: SLICEA.K0.INIT 0001001100010010
word: SLICEA.K1.INIT 0011001100110010
word: SLICEB.K0.INIT 0000001100000010
word: SLICEB.K1.INIT 0010001100100010
word: SLICEC.K0.INIT 0000001100000010
word: SLICEC.K1.INIT 0000101100001010
word: SLICED.K0.INIT 0000000100000000
word: SLICED.K1.INIT 0000100100001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C40:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 W3_H06E0303
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: A0 F7
arc: A1 F7
arc: A2 V00T0000
arc: A3 H02E0501
arc: A4 F5
arc: A5 S1_V02N0101
arc: A6 H02E0501
arc: A7 E1_H01W0000
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 S1_V02N0301
arc: B3 H02E0301
arc: B4 V02N0701
arc: B5 H02W0301
arc: B6 H02E0301
arc: B7 S1_V02N0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 F4
arc: C4 V00T0100
arc: C7 S1_V02N0201
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H02E0201
arc: D4 V00B0000
arc: D5 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 0110011001100110
word: SLICED.K0.INIT 1000100010001000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0001000100000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000001000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C41:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 E1_H02W0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 H06E0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0701
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06N0003
arc: A0 H02E0501
arc: A2 V00B0000
arc: A3 V02N0501
arc: B0 F3
arc: B2 W1_H02E0101
arc: B7 W1_H02E0101
arc: C0 H00R0100
arc: C2 H00L0000
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 S1_V02N0001
arc: D4 H01W0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q0
arc: N1_V02N0601 Q4
arc: N3_V06N0203 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0100000000000000
word: SLICEB.K0.INIT 0000001000000000
word: SLICED.K1.INIT 0000110000000000
word: SLICEB.K1.INIT 0000010100000101
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C42:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 H06E0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0601
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: E3_H06E0003 Q0
arc: LSR0 H02E0301
arc: M0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C43:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02E0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V06N0003
arc: A1 W1_H02E0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: B1 H02W0101
arc: B3 S1_V02N0301
arc: B4 S1_V02N0501
arc: B6 S1_V02N0501
arc: C1 H02W0601
arc: C3 E1_H02W0401
arc: C4 E1_H02W0401
arc: C6 F4
arc: CE2 V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 H02E0001
arc: D6 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q7
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: M2 W1_H02E0601
arc: M4 V00T0100
arc: M5 H00R0100
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: N1_V02N0601 F4
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111100010001000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1000100010000000
word: SLICED.K0.INIT 1111001111110000
word: SLICEC.K0.INIT 0000110000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R21C44:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V02S0601
arc: A1 H00R0000
arc: A3 V00B0000
arc: A5 N1_V01N0101
arc: B1 Q1
arc: C1 V02S0601
arc: C4 V02S0001
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D3 H02W0201
arc: D4 N1_V02S0401
arc: D5 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H02W0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: S3_V06S0003 F3
arc: S3_V06S0303 F5
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0101010100000000
word: SLICEC.K1.INIT 0000000010101010
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C45:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 V06N0103
arc: A0 H02W0701
arc: B0 V02S0101
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100000011101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R21C46:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: V00T0100 H02W0101
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C47:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 E1_H02W0101
arc: C2 V02N0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 V02S0201
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q6
arc: F2 F2_SLICE
arc: H00L0000 F2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C48:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V06N0203
arc: A0 H02W0701
arc: A3 V00B0000
arc: B2 E1_H02W0101
arc: B4 H00L0000
arc: B5 V02S0701
arc: B6 H02W0301
arc: E1_H01E0001 F6
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F5
arc: N1_V02N0401 F4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C49:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 E1_H01W0000
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 N3_V06S0203
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00B0000
arc: B3 V02S0301
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V00T0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H00R0000 F4
arc: H01W0000 F2
arc: H01W0100 F2
arc: LSR1 H02W0501
arc: M2 V00T0100
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F2
arc: W1_H02W0101 Q3
word: SLICEC.K0.INIT 1111111110100000
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1100010001000100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C4:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 E1_H02W0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A5 E1_H01W0000
arc: A6 E1_H01W0000
arc: A7 F5
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: B6 H02W0301
arc: B7 H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 H02E0401
arc: C7 H02W0601
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 E1_H01W0100
arc: D5 S1_V02N0601
arc: D6 H02E0201
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: V00B0100 F7
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000000011001100
word: SLICEA.K0.INIT 0001000000000000
word: SLICEA.K1.INIT 0001000000000000
word: SLICEB.K0.INIT 0001010100000101
word: SLICEB.K1.INIT 0001000000000000
word: SLICED.K1.INIT 0000001100000101
word: SLICED.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1010001110101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C50:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 S1_V02N0501
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 V00T0000
arc: A5 V00B0000
arc: A6 E1_H01W0000
arc: A7 E1_H01W0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V02S0501
arc: B5 V00B0100
arc: B6 V01S0000
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 N1_V02S0001
arc: C5 W1_H02E0401
arc: C7 H02E0401
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE3 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 N1_V02S0401
arc: D5 H02W0201
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: V01S0000 Q3
word: SLICED.K0.INIT 1111111110001000
word: SLICED.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C51:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N3_V06S0103
arc: A0 F7
arc: A1 E1_H01E0001
arc: A2 F7
arc: A3 V00T0000
arc: A4 H02E0501
arc: A6 N1_V01N0101
arc: B0 H00R0100
arc: B1 V02S0101
arc: B2 H01W0100
arc: B3 V02S0301
arc: B4 H02E0301
arc: B6 H01E0101
arc: C0 H00L0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V01S0100
arc: D2 V02S0201
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 H02W0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F7
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: V00T0000 Q2
arc: V01S0100 F7
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEC.K0.INIT 1110101011000000
word: SLICED.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C52:PLC2
arc: H00R0000 E1_H02W0401
arc: H01W0000 W3_H06E0103
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: A2 E1_H01E0001
arc: A4 S1_V02N0301
arc: B0 H01W0100
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 H02W0301
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 H02E0201
arc: E1_H01E0001 Q2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: W1_H02W0301 Q3
word: SLICEC.K0.INIT 1000101100000011
word: SLICEB.K0.INIT 0110101010101010
word: SLICEB.K1.INIT 0011110011110000
word: SLICEA.K0.INIT 0011001111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C53:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 S1_V02N0401
arc: W1_H02W0401 S1_V02N0401
arc: B1 Q1
arc: C1 H02W0601
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D4 H01W0000
arc: D5 H01W0000
arc: E1_H01E0001 F4
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q1
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 1111000011111111
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R21C54:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: S1_V02S0201 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N1_V01S0000

.tile R21C55:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203

.tile R21C56:PLC2
arc: H01W0000 W3_H06E0103
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R21C57:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R21C58:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R21C59:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R21C5:PLC2
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 E1_H02W0501
arc: A0 E1_H02W0501
arc: A1 F7
arc: A2 F7
arc: A4 V02N0301
arc: A5 V02N0301
arc: A7 E1_H02W0701
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 H00R0100
arc: B4 H00R0000
arc: B5 H00R0000
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 E1_H02W0601
arc: C2 F6
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 E1_H02W0601
arc: C7 S1_V02N0001
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0001
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0101 F4
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: M0 H01E0001
arc: M2 V00B0100
arc: M4 E1_H02W0401
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: S1_V02S0501 F7
arc: W1_H02W0001 F2
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0111111101001111
word: SLICED.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1011111110011101
word: SLICEA.K1.INIT 0001111100010011
word: SLICED.K1.INIT 0111111100101010
word: SLICEC.K0.INIT 0000000010001101
word: SLICEC.K1.INIT 1111111110001101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C60:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303

.tile R21C61:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R21C62:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R21C64:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: S3_V06S0103 N3_V06S0003

.tile R21C66:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R21C6:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02N0001
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A4 F5
arc: A5 F7
arc: A6 H02W0501
arc: A7 H02W0701
arc: B0 H01W0100
arc: B2 H01W0100
arc: B5 S1_V02N0501
arc: C0 V02S0601
arc: C1 V02S0601
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D4 E1_H02W0001
arc: D5 V02N0401
arc: D6 H01W0000
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F7
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0701 F7
arc: S1_V02S0401 Q4
arc: W1_H02W0101 F1
word: SLICED.K1.INIT 0101000011111010
word: SLICEC.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0001101110111011
word: SLICEA.K1.INIT 0101111111111111
word: SLICEB.K0.INIT 0011001100110011
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R21C70:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R21C72:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R21C76:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R21C78:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R21C7:PLC2
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 H01E0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02N0001
arc: W1_H02W0401 E1_H01W0000
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A6 F5
arc: B0 V02N0301
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B4 V02N0701
arc: B5 H02W0301
arc: B7 E1_H02W0101
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 V02N0001
arc: C5 H02W0601
arc: C6 H02E0401
arc: C7 V02N0001
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0301 F1
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: S1_V02S0501 F5
arc: S3_V06S0203 F7
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000000010
word: SLICEA.K1.INIT 0000101000000010
word: SLICEB.K0.INIT 0000010100000111
word: SLICEB.K1.INIT 0000111100000111
word: SLICEC.K0.INIT 0011000000111111
word: SLICED.K0.INIT 1010000010100000
word: SLICED.K1.INIT 0000001111110011
word: SLICEC.K1.INIT 0011001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R21C82:PLC2
arc: E1_H01E0001 W3_H06E0003

.tile R21C83:PLC2
arc: E3_H06E0203 H01E0001

.tile R21C84:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R21C87:PLC2
arc: S3_V06S0303 H06E0303

.tile R21C8:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 H01E0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H06W0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A4 E1_H01W0000
arc: A6 H02E0501
arc: A7 H02E0501
arc: B1 F3
arc: B3 V02N0301
arc: B6 S1_V02N0701
arc: B7 S1_V02N0501
arc: C1 N1_V01S0100
arc: C3 E1_H02W0401
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D3 H00R0000
arc: D4 S1_V02N0401
arc: D6 V02S0401
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 Q4
arc: H01W0000 F3
arc: H01W0100 F1
arc: LSR0 V00B0000
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F6
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1110111011111010
word: SLICED.K1.INIT 0100010001010000
word: SLICEB.K1.INIT 1100111100000011
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R21C9:PLC2
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0003 N1_V02S0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 E1_H01W0100
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 W1_H02E0701
arc: A6 E1_H01W0000
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H02E0301
arc: B6 H02E0301
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0401
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02S0401
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q5
arc: N1_V02N0501 F7
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 Q4
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1011100000000000
word: SLICEA.K0.INIT 0000000000100000
word: SLICEA.K1.INIT 0000000010101000
word: SLICEB.K0.INIT 0000000001110101
word: SLICEB.K1.INIT 0000000011111101
word: SLICED.K0.INIT 1100110000000100
word: SLICED.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R23C10:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 E1_H01W0000
arc: H00L0000 N1_V02S0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: A2 N1_V02S0701
arc: A3 V02N0701
arc: A4 V02N0101
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 N1_V02S0301
arc: B0 S1_V02N0101
arc: B2 H02E0101
arc: B3 E1_H02W0101
arc: B4 H02W0301
arc: B5 S1_V02N0701
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C11:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: A2 E1_H02W0501
arc: A4 E1_H02W0501
arc: A5 H02W0701
arc: A6 E1_H01W0000
arc: A7 H02W0501
arc: B2 V02N0101
arc: B4 H02W0301
arc: B5 E1_H02W0301
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C2 V02N0401
arc: C4 V00T0100
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: C7 V00T0000
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D4 V02N0601
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q6
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q4
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q5
arc: V01S0000 Q2
arc: V01S0100 Q7
word: SLICEC.K1.INIT 1110101011000000
word: SLICED.K0.INIT 1110101011000000
word: SLICED.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C12:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02W0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00T0000 H02E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V06S0203
arc: A2 E1_H02W0701
arc: A3 V02N0701
arc: A4 V00T0000
arc: A5 H02E0701
arc: A7 H00L0000
arc: B0 N1_V02S0301
arc: B2 V02N0301
arc: B3 W1_H02E0101
arc: B4 H02E0301
arc: B5 V02N0501
arc: B6 V00B0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 H02E0501
arc: M0 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 F2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C13:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02S0001
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 H01E0101
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 S1_V02N0301
arc: A7 V00T0100
arc: B3 Q3
arc: B4 V02S0701
arc: B6 V02N0501
arc: B7 N1_V02S0501
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 Q4
arc: C6 V02N0001
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 V02N0401
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q4
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 H02E0601
arc: M3 E1_H02W0201
arc: M6 H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F6
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q6
arc: S1_V02S0501 Q7
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 Q4
arc: W1_H02W0001 F2
arc: W1_H02W0401 Q4
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000011000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1010000011101000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1100110011111010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C14:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 S1_V02N0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A2 H00L0100
arc: B0 W1_H02E0301
arc: B2 H02E0301
arc: B7 H02E0101
arc: C0 H02E0601
arc: C2 V02S0401
arc: CE0 H00R0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 H00R0000
arc: D7 E1_H02W0001
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 N1_V01N0001
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0401 Q4
arc: N3_V06N0003 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R23C15:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 E1_H02W0601
arc: A3 E1_H01E0001
arc: B3 H00R0000
arc: C0 E1_H02W0401
arc: C3 S1_V02N0401
arc: CE0 H00L0100
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D3 H02W0001
arc: E1_H01E0001 Q0
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q6
arc: LSR1 H02W0501
arc: M2 V00T0000
arc: M3 H00R0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0401 Q6
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C16:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0203 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 S1_V02N0501
arc: A0 N1_V02S0701
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 H02W0701
arc: A6 H02E0701
arc: A7 Q7
arc: B2 V01N0001
arc: B3 S1_V02N0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q5
arc: LSR1 H02W0501
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q1
arc: S1_V02S0201 F2
arc: S1_V02S0601 Q6
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C17:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: A0 H00R0000
arc: A1 V02N0501
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B7 H02W0101
arc: C4 H02W0401
arc: CLK0 G_HPBX0100
arc: D4 V01N0001
arc: D7 H00R0100
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR0 E1_H02W0301
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N3_V06N0203 Q4
arc: V01S0100 F7
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R23C18:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 W1_H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06E0203
arc: V00B0100 H02W0701
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0103 N1_V01S0100
arc: A3 N1_V02S0501
arc: A5 Q5
arc: A7 W1_H02E0701
arc: B2 N1_V02S0301
arc: B5 N1_V01S0000
arc: B7 V00T0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 N1_V02S0601
arc: C5 V02N0001
arc: C7 S1_V02N0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02W0001
arc: D3 V02S0001
arc: D5 V02N0401
arc: D7 V02S0601
arc: E1_H01E0101 Q4
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M4 H02E0401
arc: M5 W1_H02E0001
arc: M6 N1_V01N0101
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N3_V06N0003 F3
arc: S1_V02S0301 Q1
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: W1_H02W0101 F3
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100000011000000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1110101011000000
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R23C19:PLC2
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: A1 V02N0701
arc: A3 H02E0701
arc: A6 N1_V01N0101
arc: B0 H02E0101
arc: B1 H02E0301
arc: B3 V02S0101
arc: B6 H02E0301
arc: C0 V02N0401
arc: C1 V02S0401
arc: C3 V02S0401
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D3 H01E0101
arc: D6 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 H02W0601
arc: M3 H00L0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: V01S0100 Q3
word: SLICEA.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1100000011000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C20:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A5 V02N0301
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B5 H02W0301
arc: B6 H02E0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 V01N0101
arc: C6 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D5 V02N0401
arc: D6 V00B0000
arc: E1_H01E0001 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: LSR1 W1_H02E0501
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F1
arc: N3_V06N0203 F4
word: SLICED.K0.INIT 1111001100110011
word: SLICEA.K0.INIT 0000101000000100
word: SLICEA.K1.INIT 0101010101010010
word: SLICEB.K0.INIT 0101000100001100
word: SLICEB.K1.INIT 0000001100000010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000100010001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R23C21:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0203 N3_V06S0203
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V02S0601
arc: A0 H02E0501
arc: B0 H02E0301
arc: C0 N1_V02S0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F0
arc: N1_V02N0001 F0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0010011110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C22:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02S0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A2 H02W0501
arc: A3 F7
arc: A7 V00T0100
arc: B0 H02E0101
arc: B7 H02E0101
arc: C0 N1_V02S0601
arc: C2 V02N0601
arc: C7 V00T0000
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 V00B0100
arc: D7 V01N0001
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0201 F0
arc: S1_V02S0201 F2
arc: V01S0100 F0
word: SLICEA.K0.INIT 0011010111110000
word: SLICEB.K0.INIT 1111000010101010
word: SLICED.K1.INIT 1101010110000101
word: SLICEB.K1.INIT 0101010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R23C23:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 H00L0100
arc: A2 H01E0001
arc: A3 F7
arc: A7 H00R0000
arc: B0 H02E0101
arc: B1 S1_V02N0101
arc: B2 H02E0301
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 W1_H02E0401
arc: C2 H00R0100
arc: C3 V02N0401
arc: C7 H02E0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 S1_V02N0201
arc: D2 E1_H02W0001
arc: D3 F2
arc: D7 E1_H01W0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F0
arc: S1_V02S0001 F0
arc: V00T0000 Q0
arc: V01S0100 F0
word: SLICEA.K0.INIT 0011111101000100
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 0000110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R23C24:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E1_H02W0701
arc: A0 H02W0701
arc: A1 H02E0701
arc: A2 H02E0501
arc: A4 F7
arc: A5 F7
arc: A7 N1_V02S0301
arc: B1 E1_H02W0101
arc: B2 V02S0101
arc: B5 S1_V02N0701
arc: C0 H02W0601
arc: C1 S1_V02N0601
arc: C5 V00B0100
arc: C7 E1_H02W0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H01E0101
arc: D2 E1_H02W0201
arc: D3 V01S0100
arc: D4 V02S0601
arc: D5 V02S0601
arc: D7 E1_H02W0001
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M2 E1_H02W0601
arc: M4 H02E0401
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q7
arc: S3_V06S0203 F4
arc: V00T0000 F2
arc: V01S0100 F1
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1111101000001010
word: SLICED.K1.INIT 0000101001011111
word: SLICEC.K0.INIT 0101010111111111
word: SLICEC.K1.INIT 0101010111000000
word: SLICEA.K1.INIT 1101010110000101
word: SLICEB.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 0000000011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C25:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: A0 S1_V02N0501
arc: A7 Q7
arc: B0 V02S0301
arc: B7 V02N0501
arc: C0 E1_H02W0401
arc: C7 W1_H02E0601
arc: CE0 W1_H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D7 V02N0601
arc: E1_H01E0001 Q3
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q3
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q5
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1000100010001111
word: SLICED.K1.INIT 0000010000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C26:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 H01E0001
arc: A4 V02S0101
arc: A5 V02S0101
arc: A6 H02E0501
arc: A7 V02S0101
arc: B0 V02N0301
arc: B1 Q1
arc: B2 H00L0000
arc: B4 H02E0101
arc: B5 H02E0301
arc: B6 V00T0000
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02E0601
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02W0201
arc: D2 W1_H02E0201
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 E1_H02W0401
arc: M5 H02W0001
arc: M6 E1_H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q7
arc: N1_V02N0501 Q7
arc: V00B0100 Q7
arc: V00T0100 Q1
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 1011000011100001
word: SLICEC.K1.INIT 0100001100000111
word: SLICED.K0.INIT 0001111100011100
word: SLICED.K1.INIT 0100101001011110
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C27:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00R0000
arc: A2 H02W0501
arc: A5 V00B0000
arc: B0 V02S0301
arc: B2 V02N0101
arc: B5 V02N0501
arc: C0 W1_H02E0401
arc: C2 V02N0601
arc: C5 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H00L0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 Q2
arc: D5 F2
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 W1_H02E0601
arc: M4 E1_H01E0101
arc: M6 E1_H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q7
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V00B0100 F5
arc: V01S0100 Q7
arc: W1_H02W0601 Q4
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000011100000000
word: SLICEA.K0.INIT 1111110100001101
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C28:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 E1_H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 N3_V06S0303
arc: A0 F5
arc: A2 V00T0000
arc: A5 V00T0000
arc: B5 H02E0301
arc: C0 N1_V02S0601
arc: C2 N1_V02S0401
arc: C5 V02N0001
arc: CE0 H00L0100
arc: CE1 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: D5 V02N0601
arc: E1_H01E0001 Q2
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: M2 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0103 Q2
arc: S1_V02S0701 F5
arc: V01S0000 Q6
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 0000000000010000
word: SLICEA.K0.INIT 1010000010100000
word: SLICEB.K0.INIT 1111101000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C29:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 H02W0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: M6 H02E0401
arc: MUXCLK3 CLK0
arc: V01S0100 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C2:PLC2
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601

.tile R23C30:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E1_H02W0201
arc: A0 H02W0701
arc: A4 N1_V01N0101
arc: B0 H02E0301
arc: B1 H02W0101
arc: B4 F1
arc: C0 H02W0601
arc: C1 H02W0601
arc: C4 V00T0000
arc: C6 F4
arc: CE0 H00L0100
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V00B0100
arc: D4 W1_H02E0001
arc: D6 E1_H01W0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E1_H02E0601 F6
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: M2 W1_H02E0601
arc: M3 H02E0201
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: V00T0000 F0
arc: V01S0000 Q7
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111000001000100
word: SLICEA.K1.INIT 0000000000110000
word: SLICEC.K0.INIT 0000000000111000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R23C31:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0701
arc: A2 E1_H02W0701
arc: A5 Q5
arc: B0 S1_V02N0101
arc: B1 V00B0000
arc: B2 S1_V02N0301
arc: B3 E1_H01W0100
arc: B6 E1_H02W0301
arc: C0 S1_V02N0601
arc: C1 V02N0601
arc: C2 W1_H02E0601
arc: C3 H00R0100
arc: C5 H02E0401
arc: C6 V02N0201
arc: CE0 H00L0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 F2
arc: D2 V00T0100
arc: D3 H02E0201
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0301 Q3
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: H01W0100 F5
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H02E0001
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q2
arc: N3_V06N0303 Q6
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q7
arc: V01S0000 Q4
arc: V01S0100 Q4
arc: W1_H02W0401 Q6
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1101111111011111
word: SLICEB.K0.INIT 0001000000000000
word: SLICEA.K1.INIT 0000110000000000
word: SLICED.K0.INIT 0000001100000000
word: SLICEC.K1.INIT 0101000000000000
word: SLICEB.K1.INIT 1100000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R23C32:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V01N0001
arc: W3_H06W0203 N1_V01S0000
arc: A0 H01E0001
arc: A2 H02W0501
arc: A3 V02N0501
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 V02S0501
arc: B7 F3
arc: C1 E1_H01W0000
arc: C2 W1_H02E0601
arc: C3 H02W0601
arc: C4 H02W0401
arc: C6 H02E0401
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: D2 F0
arc: D3 H02E0201
arc: D6 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 Q2
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F0
arc: N1_V02N0001 F0
arc: N3_V06N0103 F1
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: V01S0100 Q0
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 0011111100111111
word: SLICEB.K0.INIT 0000100000000000
word: SLICED.K1.INIT 0011111100111111
word: SLICEB.K1.INIT 0000000000100000
word: SLICEA.K0.INIT 0001000100000000
word: SLICED.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 0000001100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R23C33:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0601
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0701
arc: A3 V02N0501
arc: A4 F7
arc: A5 V02N0301
arc: A6 F5
arc: A7 V02S0301
arc: B1 V02N0101
arc: B2 H02W0301
arc: B3 S1_V02N0301
arc: B5 H02E0101
arc: B6 F3
arc: C0 F4
arc: C1 H00L0100
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 H02W0401
arc: C5 W1_H02E0601
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02S0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0001
arc: D5 V00B0000
arc: D6 N1_V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q2
arc: S1_V02S0001 Q0
arc: S1_V02S0601 F6
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0000101000001010
word: SLICEB.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 1000010000100001
word: SLICED.K0.INIT 1000000000001000
word: SLICEA.K1.INIT 1111110011111111
word: SLICEA.K0.INIT 0000000010100000
word: SLICEB.K0.INIT 0000111100001100
word: SLICED.K1.INIT 0000000000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R23C34:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0101
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: A2 F7
arc: A4 F5
arc: A5 N1_V02S0101
arc: B0 V01N0001
arc: B1 V00B0000
arc: B2 H00L0000
arc: B4 W1_H02E0301
arc: B5 V02N0701
arc: B6 V00B0000
arc: B7 H02W0301
arc: C0 V02N0401
arc: C1 V02S0601
arc: C2 H00L0100
arc: C4 V02N0201
arc: C5 V02N0001
arc: C6 V00T0000
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 W1_H02E0001
arc: D2 H01E0101
arc: D4 E1_H01W0100
arc: D5 H01W0000
arc: D6 V02S0601
arc: D7 S1_V02N0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0101 F1
arc: N1_V02N0601 F6
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 Q4
arc: V01S0100 F2
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 1111110011000000
word: SLICED.K0.INIT 1100001100111100
word: SLICEA.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000001000000
word: SLICED.K1.INIT 1111000011000000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 0101000001000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R23C35:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 W1_H02E0201
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0100 H02E0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02E0501
arc: A2 V00B0000
arc: A4 E1_H02W0701
arc: A7 S1_V02N0301
arc: B0 V02N0301
arc: B3 W1_H02E0301
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 S1_V02N0501
arc: C0 H02E0601
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 E1_H02W0601
arc: C4 V00B0100
arc: C5 W1_H02E0401
arc: C6 V00B0100
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V01S0100
arc: D2 N1_V01S0000
arc: D3 V00B0100
arc: D4 V02N0601
arc: D6 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F1
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: S3_V06S0203 F4
arc: V00B0100 F7
arc: V01S0000 Q0
arc: V01S0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 0011111100111111
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 0000101000001111
word: SLICED.K1.INIT 0000010000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1

.tile R23C36:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 V06S0203
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V01N0001
arc: B1 Q1
arc: B2 V01N0001
arc: B3 Q3
arc: B4 H02W0101
arc: C0 H00L0000
arc: C1 E1_H02W0401
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 V02N0201
arc: C7 E1_H01E0101
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 S1_V02N0201
arc: D4 V02N0601
arc: D5 V02N0401
arc: D6 H02W0201
arc: D7 H01W0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q6
arc: H01W0100 F4
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 H02E0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: N1_V02N0701 F5
arc: S1_V02S0101 F3
arc: S3_V06S0203 Q7
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0201 F0
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 1100001100111100
word: SLICEB.K0.INIT 1111110011000000
word: SLICED.K0.INIT 1010010101011010
word: SLICEC.K0.INIT 1111110011000000
word: SLICED.K1.INIT 1010010101011010
word: SLICEA.K1.INIT 1111110011000000
word: SLICEB.K1.INIT 1111110011000000
word: SLICEC.K1.INIT 1010010101011010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C37:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 V02S0601
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 V01N0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: A1 H02E0701
arc: A2 V00T0000
arc: A4 H02W0501
arc: B0 V01N0001
arc: B3 Q3
arc: B5 V02N0501
arc: B6 V00B0100
arc: C1 S1_V02N0601
arc: C2 N1_V01N0001
arc: C3 H00R0100
arc: C4 V02N0001
arc: C5 V00T0100
arc: C6 Q6
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 W1_H02E0201
arc: D5 H00R0100
arc: D6 H01W0000
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q2
arc: H01W0100 F3
arc: M0 H02E0601
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 E1_H02W0001
arc: M6 W1_H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1111110011000000
word: SLICEB.K1.INIT 1100001100111100
word: SLICEB.K0.INIT 1010010101011010
word: SLICEC.K1.INIT 1111110011000000
word: SLICEC.K0.INIT 0101000010100000
word: SLICEA.K0.INIT 0011001111001100
word: SLICED.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 0000101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C38:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02W0401
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H01E0001
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: A2 E1_H01E0001
arc: A4 V00T0000
arc: A7 Q7
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C4 Q4
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V02N0601
arc: D7 H00L0100
arc: E1_H01E0001 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 F4
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00B0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0501 F7
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 Q7
word: SLICED.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 1010010101011010
word: SLICEC.K0.INIT 1111101010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 H01E0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02N0401
arc: CLK0 G_HPBX0100
arc: LSR0 V00B0100
arc: M4 E1_H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C3:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: A7 H00R0000
arc: B7 V02N0501
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: LSR1 E1_H02W0301
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0401 Q6
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R23C40:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 V01N0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003

.tile R23C41:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06E0303
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 H06E0003
arc: V00T0000 S1_V02N0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: LSR0 V00T0100
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C42:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V02S0201
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 H02E0201
arc: W3_H06W0303 E1_H01W0100
arc: A1 V01N0101
arc: A7 V02N0101
arc: B1 V02N0301
arc: B7 V01S0000
arc: C1 E1_H02W0601
arc: C7 V02N0001
arc: CE2 S1_V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M4 V00T0000
arc: M7 H02E0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q4
arc: V00B0100 F7
arc: V01S0000 Q7
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110110010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C43:PLC2
arc: E1_H02E0001 V02S0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0201
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00T0100 S1_V02N0701
arc: A0 F5
arc: A5 V02N0301
arc: B5 H02W0101
arc: C0 E1_H01W0000
arc: C5 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D5 V02N0401
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00T0100
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0101111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R23C44:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 V06N0003
arc: A3 H00L0100
arc: A4 F7
arc: A6 F7
arc: A7 N1_V01N0101
arc: B1 Q1
arc: B3 H01W0100
arc: B4 V02N0701
arc: B6 F1
arc: B7 V01S0000
arc: C3 V02N0401
arc: C4 V02S0201
arc: C6 E1_H02W0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D3 W1_H02E0201
arc: D4 H02E0001
arc: D6 N1_V02S0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 F6
arc: H01W0000 F4
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0101 Q3
word: SLICEB.K1.INIT 0000001000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000000100000011
word: SLICED.K0.INIT 0000000001010001
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0011001111001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R23C45:PLC2
arc: E3_H06E0103 H01E0101
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: W1_H02W0001 V02S0001
arc: A5 Q5
arc: A7 Q7
arc: B0 V02S0101
arc: B2 V02N0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C46:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 E1_H02W0601
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C47:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02N0301
arc: W1_H02W0301 V02N0301
arc: W3_H06W0303 E1_H01W0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C48:PLC2
arc: E1_H02E0401 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 E3_H06W0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C49:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: B0 V02N0301
arc: B1 V01N0001
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 F1
arc: S1_V02S0201 F0
arc: V00B0100 F7
arc: V01S0000 Q2
word: SLICED.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R23C4:PLC2
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0601
arc: A0 H02E0501
arc: A2 F7
arc: A3 N1_V02S0701
arc: A4 F5
arc: A5 E1_H02W0701
arc: B2 F3
arc: B4 N1_V02S0701
arc: B7 N1_V02S0701
arc: C1 F4
arc: C3 N1_V01N0001
arc: C6 E1_H02W0401
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V00B0100
arc: D2 H02W0001
arc: D4 H02W0001
arc: D5 E1_H02W0001
arc: D6 S1_V02N0601
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0201 F2
arc: S1_V02S0601 F6
arc: V01S0000 Q1
arc: V01S0100 F6
arc: W1_H02W0401 F4
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1010101011001100
word: SLICED.K0.INIT 1111111100001111
word: SLICEB.K1.INIT 1010000010100000
word: SLICEC.K0.INIT 1000100000000000
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K1.INIT 0000000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R23C50:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C52:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0301 S1_V02N0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R23C53:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 N1_V02S0501
arc: A0 H00L0100
arc: A1 H00L0100
arc: A3 H00L0100
arc: B0 E1_H01W0100
arc: B3 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C3 E1_H01W0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 V01S0100
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q1
arc: LSR0 H02W0501
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F2
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001000000000000
word: SLICEA.K0.INIT 0111111110000000
word: SLICEA.K1.INIT 0101101001011010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C54:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0101 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02E0101
arc: W1_H02W0501 S1_V02N0501
arc: A4 V02N0301
arc: A5 V02N0101
arc: A7 F5
arc: B0 V00T0000
arc: B4 F3
arc: B5 F3
arc: B6 V00B0000
arc: C0 H00L0000
arc: C3 V02N0601
arc: C4 S1_V02N0001
arc: C5 S1_V02N0201
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 Q2
arc: D3 V02N0201
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: S1_V02S0701 F7
arc: V00B0000 F4
arc: V00T0000 Q2
arc: V01S0000 F6
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 0000000001000000
word: SLICED.K1.INIT 0101111111111111
word: SLICEA.K0.INIT 0011110011110000
word: SLICEB.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C55:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0401
arc: B6 V00T0000
arc: C6 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K0.INIT 0000000000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R23C56:PLC2
arc: S3_V06S0303 H06E0303

.tile R23C57:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06E0203

.tile R23C58:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R23C59:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R23C5:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 E1_H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 H01E0101
arc: A0 V02S0701
arc: A1 H00R0000
arc: A4 F5
arc: A5 H02W0701
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B4 N1_V02S0501
arc: B5 V02S0501
arc: C0 E1_H02W0601
arc: C1 H02W0601
arc: C4 V02N0001
arc: C5 H02W0601
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D4 H00R0100
arc: D5 F0
arc: E1_H01E0001 F5
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: W1_H02W0201 F0
word: SLICEC.K0.INIT 1100010100000000
word: SLICEA.K0.INIT 0100010000000101
word: SLICEA.K1.INIT 1111110011110101
word: SLICEC.K1.INIT 0011000111111101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R23C60:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R23C61:PLC2
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303

.tile R23C62:PLC2
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R23C64:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R23C65:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R23C6:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: A0 H02W0701
arc: A4 H02E0701
arc: A5 E1_H02W0701
arc: A7 F5
arc: B0 H02W0301
arc: B1 H02W0301
arc: B5 W1_H02E0101
arc: B7 H02W0101
arc: C0 N1_V02S0601
arc: C1 N1_V02S0401
arc: C2 N1_V02S0601
arc: C4 H01E0001
arc: C5 V02N0001
arc: C6 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: D4 H00R0100
arc: D6 H01W0000
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: N3_V06N0303 F6
arc: S1_V02S0401 Q4
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1100010111000101
word: SLICED.K1.INIT 1010110000000000
word: SLICEA.K0.INIT 1101100011111010
word: SLICEA.K1.INIT 1100111111111111
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000101000000000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R23C7:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02W0501
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 H01E0001
arc: A1 N1_V02S0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 V02S0301
arc: A5 S1_V02N0101
arc: A6 V02S0301
arc: A7 V02S0101
arc: B0 V02S0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 H01E0101
arc: B5 N1_V02S0501
arc: B6 H01E0101
arc: B7 H01E0101
arc: C0 H00L0100
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 H01E0001
arc: C6 V00T0100
arc: C7 V00T0100
arc: D0 V00T0100
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 H00L0100
arc: D5 S1_V02N0401
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: N3_V06N0003 F3
word: SLICEA.K0.INIT 1101111100000000
word: SLICEA.K1.INIT 1111001011111010
word: SLICEB.K0.INIT 1111011111111111
word: SLICEB.K1.INIT 1111011111111111
word: SLICEC.K0.INIT 0001000001010000
word: SLICEC.K1.INIT 0011001101001100
word: SLICED.K0.INIT 0001111101011111
word: SLICED.K1.INIT 0001111101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R23C8:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 E1_H02W0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: A1 H00L0000
arc: A3 H02E0701
arc: A5 V00T0100
arc: B0 W1_H02E0101
arc: B1 N1_V02S0101
arc: B3 Q3
arc: B5 H02E0101
arc: B6 F3
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C3 H02E0601
arc: C5 H02E0401
arc: C6 V02N0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 W1_H02E0201
arc: D3 W1_H02E0201
arc: D5 E1_H02W0001
arc: D6 H02W0201
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 0001000100000011
word: SLICEB.K1.INIT 0011001110101111
word: SLICED.K0.INIT 1111001100000011
word: SLICEC.K1.INIT 0101000111111011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R23C9:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: H00L0100 V02N0101
arc: H00R0100 H02W0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: W1_H02W0701 N3_V06S0203
arc: A2 W1_H02E0501
arc: A3 E1_H02W0501
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: B2 F3
arc: B3 N1_V02S0101
arc: B4 W1_H02E0301
arc: C0 N1_V02S0401
arc: C3 E1_H01W0000
arc: C4 V02N0001
arc: C5 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 H02E0001
arc: D3 N1_V02S0201
arc: D4 V02N0601
arc: D5 W1_H02E0001
arc: D6 V02N0601
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: LSR1 V00B0000
arc: M4 E1_H01E0101
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0100 F3
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1101111111010000
word: SLICEC.K1.INIT 1111111101011111
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1010101000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R24C10:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02N0501
arc: A1 V02S0501
arc: A2 V01N0101
arc: A5 V00T0100
arc: A6 W1_H02E0701
arc: B0 W1_H02E0301
arc: B1 V01N0001
arc: B2 V02S0301
arc: B5 H00L0000
arc: B6 V02S0701
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: C5 V00T0000
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D5 H02E0001
arc: D6 H01W0000
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0000 F5
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000001000000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1110101011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C11:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 E3_H06W0103
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06S0303
arc: A0 H00L0100
arc: A1 V02S0501
arc: A3 V00T0000
arc: A4 H02W0501
arc: A7 N1_V01S0100
arc: B0 V02N0101
arc: B1 H02W0101
arc: B2 E1_H02W0301
arc: B3 V01N0001
arc: B4 E1_H02W0301
arc: B5 N1_V01S0000
arc: B7 F3
arc: C0 E1_H02W0601
arc: C1 V02S0401
arc: C2 E1_H01W0000
arc: C3 H02W0401
arc: C4 V02N0001
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02N0201
arc: D3 N1_V01S0000
arc: D4 E1_H01W0100
arc: D5 V01N0001
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F2
arc: N1_V02N0201 F2
arc: V00B0100 F5
arc: V00T0100 F1
arc: W1_H02W0201 Q0
word: SLICEC.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1010010100100001
word: SLICEC.K1.INIT 0000000011001100
word: SLICEA.K1.INIT 0000000100000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000100000000100
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 1111110011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1

.tile R24C12:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02W0001
arc: H00R0000 H02W0401
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A1 H00L0000
arc: A2 F5
arc: A4 F7
arc: A5 V02S0301
arc: A6 N1_V01N0101
arc: A7 H00L0000
arc: B1 V01N0001
arc: B4 H00R0000
arc: B5 H02E0101
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 N1_V02S0401
arc: C1 V02N0401
arc: C2 H02E0401
arc: C4 W1_H02E0401
arc: C5 H02E0601
arc: C6 H01E0001
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 F2
arc: D2 V00B0100
arc: D4 E1_H02W0201
arc: D5 W1_H02E0001
arc: D6 H02W0001
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: N1_V02N0401 F6
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 0100000001001000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0100000001000100
word: SLICED.K1.INIT 0000000000000010
word: SLICED.K0.INIT 0011001000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C13:PLC2
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 N1_V01S0000
arc: V00B0100 H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: A1 V02S0501
arc: A3 F5
arc: A4 V02S0301
arc: A5 N1_V01S0100
arc: A6 F5
arc: B0 N1_V02S0301
arc: B1 Q1
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 V02S0401
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 H01E0001
arc: C5 E1_H02W0601
arc: C6 V01N0101
arc: C7 V02N0201
arc: CE0 N1_V02S0201
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 N1_V01S0000
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02S0601
arc: D5 H00L0100
arc: D6 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0501 F7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 V01S0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F3
arc: N1_V02N0001 Q2
arc: S1_V02S0601 F4
arc: V00T0000 Q2
arc: V01S0000 F3
arc: V01S0100 Q6
arc: W1_H02W0001 Q2
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0011000000110000
word: SLICEC.K0.INIT 1111000001010000
word: SLICEB.K1.INIT 0000000000001010
word: SLICED.K0.INIT 0000000011111110
word: SLICEC.K1.INIT 0000110100001000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 1100110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C14:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 H01E0001
arc: V00B0100 H02E0501
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0303 N3_V06S0303
arc: A1 H02W0701
arc: B1 E1_H02W0101
arc: C1 V02N0601
arc: D1 S1_V02N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: N3_V06N0003 F3
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C15:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: A3 V00B0000
arc: A7 Q7
arc: B3 H00R0000
arc: B7 V02S0701
arc: C3 V02N0601
arc: C7 V02S0001
arc: CE2 H00L0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D3 H02W0001
arc: D7 N1_V02S0401
arc: E1_H01E0101 Q5
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: M5 H02E0001
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: V00B0100 F7
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111100010001000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C16:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02S0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: A1 F7
arc: A3 H02W0701
arc: A4 V02N0101
arc: A7 V02N0301
arc: B1 E1_H01W0100
arc: B3 S1_V02N0301
arc: B4 N1_V01S0000
arc: B7 F3
arc: C1 F4
arc: C2 S1_V02N0601
arc: C3 N1_V01S0100
arc: C4 V01N0101
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F2
arc: D2 H01E0101
arc: D3 H00R0000
arc: D4 H00R0100
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0201 Q0
arc: W1_H02W0401 F4
arc: W1_H02W0701 F7
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000000000100000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 1001000000001001
word: SLICEB.K1.INIT 1000001001000001
word: SLICED.K1.INIT 0000000010000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C17:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 W1_H02E0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A2 V02S0501
arc: A7 Q7
arc: B2 V02S0101
arc: C2 H02W0401
arc: CE0 H00R0000
arc: CE1 N1_V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: D7 V01N0001
arc: E1_H01E0001 Q3
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F2
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q6
arc: V01S0000 Q2
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q5
word: SLICED.K1.INIT 0101010110101010
word: SLICEB.K0.INIT 0000011101110111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C18:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 V02N0301
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0401 H02W0401
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A3 H02W0501
arc: A6 N1_V01N0101
arc: A7 V02N0301
arc: B0 S1_V02N0301
arc: B1 V02N0301
arc: B3 V02S0301
arc: B6 V02S0501
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C3 V02N0401
arc: C6 N1_V02S0001
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D3 V02S0201
arc: D6 V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M2 W1_H02E0601
arc: M3 H02E0201
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q4
arc: V00T0000 F2
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111101111111111
word: SLICEA.K1.INIT 1111110011111111
word: SLICED.K0.INIT 1111011111111111
word: SLICED.K1.INIT 0001000000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1110101011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C19:PLC2
arc: E1_H02E0401 V06S0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: A2 V00T0000
arc: B0 N1_V02S0301
arc: B2 E1_H01W0100
arc: C0 H02W0401
arc: C2 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 E1_H02W0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F2
arc: V00T0000 Q0
word: SLICEB.K0.INIT 0000000000000111
word: SLICEA.K0.INIT 0000001100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R24C20:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 H02W0501
arc: A3 V02S0701
arc: B0 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 N1_V02S0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D3 V00B0100
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
word: SLICEA.K0.INIT 1110111111111111
word: SLICEA.K1.INIT 0101111111111111
word: SLICEB.K0.INIT 1111101011111100
word: SLICEB.K1.INIT 0101111011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C21:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: V00B0100 H02E0501
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N3_V06S0303
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: A2 V00T0000
arc: A3 N1_V02S0501
arc: A6 F7
arc: A7 E1_H01W0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B6 E1_H02W0301
arc: B7 V02N0501
arc: C0 H00L0000
arc: C1 H00L0100
arc: C2 H00L0000
arc: C3 V02N0401
arc: C6 H02W0601
arc: C7 W1_H02E0401
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D6 H02W0201
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: N1_V01N0101 F1
arc: N3_V06N0303 F6
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1100100011111010
word: SLICEA.K1.INIT 0010001011101010
word: SLICEB.K0.INIT 1111100111110000
word: SLICEB.K1.INIT 0100111110100001
word: SLICED.K0.INIT 0010101000000000
word: SLICED.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C22:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0601 V02S0601
arc: A1 H00L0000
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A6 F7
arc: A7 N1_V02S0301
arc: B1 Q1
arc: B2 H01W0100
arc: B3 E1_H01W0100
arc: B4 V01S0000
arc: B6 V02S0501
arc: B7 V02N0701
arc: C1 V02S0401
arc: C2 V02S0601
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 S1_V02N0201
arc: C6 Q6
arc: C7 H02E0601
arc: CE1 H00L0100
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D2 V02N0001
arc: D3 V02S0001
arc: D4 H00R0100
arc: D6 F2
arc: D7 E1_H02W0201
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 H02W0601
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F6
arc: N1_V02N0601 Q6
arc: N3_V06N0303 F6
arc: V00T0100 F3
arc: V01S0000 Q1
arc: V01S0100 F4
arc: W1_H02W0201 F0
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0010101000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C23:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E1_H02W0601
arc: A0 E1_H01E0001
arc: A1 F7
arc: A6 H00L0000
arc: A7 H02E0501
arc: B0 E1_H01W0100
arc: B2 H00L0000
arc: B6 H02E0101
arc: B7 V01S0000
arc: C0 N1_V01S0100
arc: C1 F4
arc: C2 S1_V02N0601
arc: C4 H01E0001
arc: C6 H01E0001
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 H02E0201
arc: D2 V00B0100
arc: D4 V00B0000
arc: D6 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F4
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0401 F6
arc: V01S0000 Q1
arc: V01S0100 Q1
word: SLICEB.K0.INIT 0000111100001100
word: SLICEA.K0.INIT 1111111110000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0101010111110011
word: SLICEA.K1.INIT 1111010100000101
word: SLICED.K0.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C24:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 H01E0101
arc: A0 H01E0001
arc: A1 H00L0000
arc: A2 H02E0701
arc: A3 H02W0501
arc: A4 H02W0701
arc: A5 H02W0501
arc: B0 F3
arc: B1 H00R0100
arc: B3 H02E0101
arc: B4 H02E0101
arc: B5 V02N0501
arc: C0 N1_V01S0100
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 V00T0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0101 F3
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H00R0100 Q5
arc: H01W0100 F5
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F5
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0011010111110000
word: SLICEC.K1.INIT 0011111101000100
word: SLICEB.K1.INIT 1100000010101111
word: SLICEB.K0.INIT 0000000011111010
word: SLICEA.K0.INIT 1111111100000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C25:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A2 V02N0701
arc: A4 V00T0100
arc: A5 F7
arc: A6 E1_H02W0501
arc: A7 E1_H01W0000
arc: B0 V02N0301
arc: B3 H02E0101
arc: B4 V02S0501
arc: B5 V01S0000
arc: B6 N1_V01S0000
arc: B7 H01E0101
arc: C0 E1_H02W0401
arc: C2 N1_V01N0001
arc: C4 Q4
arc: C5 H02W0401
arc: C6 F4
arc: CE0 H00L0100
arc: CE2 V02S0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V02S0201
arc: D4 E1_H02W0001
arc: D5 H02W0201
arc: D6 V02N0601
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q3
arc: H01W0100 F2
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 H02W0601
arc: M3 H01W0100
arc: M4 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F5
arc: V00B0000 F6
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0100010011001100
word: SLICEC.K1.INIT 0000000000101010
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0000000001110000
word: SLICEA.K0.INIT 1100110010101111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 0011001100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C26:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0601 N1_V02S0601
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00R0000
arc: A4 F5
arc: A5 V00B0000
arc: B0 V02S0101
arc: B5 E1_H02W0301
arc: C4 Q4
arc: C5 W1_H02E0601
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H02E0201
arc: D4 E1_H02W0201
arc: D5 V02N0401
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: H01W0100 F4
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: V00B0000 Q6
word: SLICEC.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000101010101010
word: SLICEA.K0.INIT 1011101110001000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C27:PLC2
arc: E1_H02E0201 V06S0103
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0501
arc: B0 V01N0001
arc: C0 N1_V02S0401
arc: CE0 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: H01W0000 Q7
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V01S0000 Q7
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1010001011110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C28:PLC2
arc: E1_H02E0001 V02S0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 V02S0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0201 H06E0103
arc: V00B0100 H02E0701
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 E1_H02W0701
arc: A1 V02N0501
arc: A2 V02S0701
arc: A3 V02S0501
arc: A4 F5
arc: A6 F5
arc: A7 E1_H02W0501
arc: B1 F3
arc: B4 V02N0501
arc: B6 V02N0501
arc: B7 V00B0100
arc: C0 E1_H01W0000
arc: C1 H00R0100
arc: C2 E1_H01W0000
arc: C5 V00T0100
arc: C6 V02N0001
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: D3 V02S0201
arc: D4 V02N0601
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H02E0101 F3
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0301 F3
arc: S1_V02S0301 F1
arc: S1_V02S0701 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 1010000010100000
word: SLICEA.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000010001000
word: SLICED.K0.INIT 0000000000000010
word: SLICEB.K1.INIT 0101010100000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C29:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 V01N0101
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H06W0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H02W0701
arc: A1 H00L0000
arc: A2 H02E0701
arc: A3 V00T0000
arc: A4 N1_V01N0101
arc: A6 V00T0100
arc: A7 W1_H02E0701
arc: B1 E1_H02W0301
arc: B2 V02N0101
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: B6 E1_H02W0301
arc: B7 S1_V02N0501
arc: C1 E1_H02W0401
arc: C2 N1_V01N0001
arc: C3 E1_H02W0401
arc: C4 H01E0001
arc: C5 V02N0001
arc: C6 H02E0601
arc: C7 E1_H01E0101
arc: D1 E1_H02W0201
arc: D2 V02S0201
arc: D3 H00R0000
arc: D4 V02N0601
arc: D5 H00R0100
arc: D6 H00L0100
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F0
arc: M0 H02W0601
arc: M4 V00B0000
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: S1_V02S0001 F2
arc: V00B0000 F6
arc: V01S0000 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1011000000000000
word: SLICED.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 1000100010000000
word: SLICEC.K0.INIT 0000000000100000
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R24C30:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02W0201
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06W0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H02W0701
arc: A1 H02W0501
arc: A2 F7
arc: A3 V02S0701
arc: A5 N1_V01N0101
arc: A7 H02W0501
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 H00L0000
arc: B3 H02W0301
arc: B5 V02S0501
arc: B7 E1_H02W0301
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 H02W0401
arc: C3 H00R0100
arc: C5 V02S0001
arc: C7 V02S0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02W0201
arc: D2 F0
arc: D3 N1_V01S0000
arc: D5 E1_H01W0100
arc: D7 V00B0000
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q1
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F3
arc: S1_V02S0001 F2
arc: S1_V02S0501 F5
arc: V01S0000 F7
arc: W1_H02W0701 F7
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000110000
word: SLICEA.K1.INIT 0000000000000010
word: SLICEB.K0.INIT 0000110111111101
word: SLICEB.K1.INIT 0000000000100000
word: SLICED.K1.INIT 0000000000000001
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C31:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02W0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A1 V02S0701
arc: A2 V00B0000
arc: A4 V00B0000
arc: A5 V02N0301
arc: A6 F5
arc: A7 E1_H01W0000
arc: B1 H02W0301
arc: B2 H02E0101
arc: B5 V02N0501
arc: B7 V00T0000
arc: C1 H02W0601
arc: C2 W1_H02E0401
arc: C4 S1_V02N0201
arc: C5 H02E0401
arc: C6 F4
arc: C7 H02W0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D2 W1_H02E0201
arc: D4 W1_H02E0201
arc: D5 H00R0100
arc: D7 H02W0001
arc: E1_H01E0001 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0100 F7
arc: LSR1 W1_H02E0301
arc: M0 H02E0601
arc: M2 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0401 Q4
arc: N1_V02N0701 F7
arc: V00B0000 Q4
arc: V00B0100 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1111111111110101
word: SLICED.K0.INIT 1010111110101111
word: SLICEC.K1.INIT 0100000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000001000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R24C32:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: A3 F5
arc: A5 Q5
arc: A6 V02N0101
arc: A7 H02E0701
arc: B3 H02E0301
arc: B5 V01S0000
arc: B6 F3
arc: B7 V00B0000
arc: C3 V02S0401
arc: C5 V02S0001
arc: C6 E1_H02W0601
arc: C7 H02W0601
arc: CE0 H00L0100
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D3 V01S0100
arc: D5 H02E0001
arc: D6 V02N0601
arc: D7 V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q7
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F6
arc: M0 V00T0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0701 Q5
arc: V00B0000 Q6
arc: V01S0000 Q3
arc: V01S0100 F7
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 1000010000100001
word: SLICED.K1.INIT 1000001001000001
word: SLICEB.K1.INIT 1000001000000000
word: SLICED.K0.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C33:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103
arc: A2 E1_H02W0501
arc: A7 V02N0101
arc: B2 H00R0100
arc: B5 N1_V01S0000
arc: B6 S1_V02N0501
arc: B7 V00T0000
arc: C2 H00L0000
arc: C4 Q4
arc: C5 V02N0001
arc: C6 F4
arc: C7 S1_V02N0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 W1_H02E0201
arc: D4 H00R0100
arc: D5 H02W0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0501 F5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: N1_V02N0701 F7
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1111110011001100
word: SLICED.K0.INIT 0000001100000011
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000001000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R24C34:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 W1_H02E0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 V01N0101
arc: A2 F7
arc: A3 H01E0001
arc: A7 H02E0701
arc: B1 E1_H01W0100
arc: B2 H01W0100
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: B5 H02W0101
arc: B7 E1_H02W0301
arc: C1 H02E0401
arc: C2 H02W0601
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D2 H01E0101
arc: D3 F2
arc: D4 E1_H02W0201
arc: D5 W1_H02E0001
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0201 F2
arc: N3_V06N0003 F3
arc: V00B0000 F6
arc: V01S0000 F0
arc: V01S0100 F5
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0000000001000100
word: SLICEC.K0.INIT 1111110011000000
word: SLICEC.K1.INIT 1100001100111100
word: SLICEB.K1.INIT 1110111011001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 1010101010101000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C35:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0001
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02S0501
arc: A2 V02N0701
arc: A7 H02E0501
arc: B2 V02S0101
arc: B3 V02S0301
arc: C0 V02S0601
arc: C2 H00L0000
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V02S0201
arc: D3 H01E0101
arc: D7 H00R0100
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N3_V06N0003 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 0011001111111111
word: SLICED.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1100111000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C36:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0301 H02E0301
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A1 W1_H02E0701
arc: A5 Q5
arc: A6 F7
arc: A7 Q7
arc: B1 Q1
arc: B4 H02W0101
arc: B5 H02W0101
arc: B6 E1_H02W0301
arc: B7 H02W0301
arc: C1 V02N0601
arc: C4 Q4
arc: C6 E1_H02W0601
arc: C7 W1_H02E0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D4 H02W0001
arc: D5 H01W0000
arc: D6 E1_H01W0100
arc: D7 H00L0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q1
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F4
arc: N1_V02N0601 Q6
arc: N3_V06N0303 F5
arc: S1_V02S0401 F6
arc: V01S0000 F0
arc: V01S0100 Q7
arc: W1_H02W0201 Q2
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1100001100111100
word: SLICEC.K1.INIT 1110111010001000
word: SLICED.K1.INIT 1000010000100001
word: SLICED.K0.INIT 1000000000001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001000000001001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C37:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 H06W0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: A1 E1_H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A5 Q5
arc: A7 Q7
arc: B1 Q1
arc: B2 V02N0301
arc: B3 V02N0301
arc: B7 V02S0701
arc: C1 H00R0100
arc: C2 W1_H02E0601
arc: C3 H00L0000
arc: C7 V00T0100
arc: CE0 V02S0201
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D5 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q1
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q3
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M5 H00R0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N3_V06N0003 Q3
arc: V00B0100 F5
arc: V00T0100 Q1
arc: W1_H02W0201 F0
arc: W3_H06W0003 Q3
word: SLICED.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 1010101001010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001000000001001
word: SLICEB.K0.INIT 0000000001000000
word: SLICEB.K1.INIT 1110001000100010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C38:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003

.tile R24C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
arc: CLK0 G_HPBX0100
arc: LSR0 V00B0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C3:PLC2
arc: H00R0000 H02W0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 N3_V06S0103
arc: V00T0000 V02S0401
arc: A0 H02W0701
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B3 Q3
arc: B4 V01S0000
arc: B6 V00B0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0501 Q7
arc: V00B0000 Q6
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C40:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0201
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02W0701
arc: A3 E1_H01E0001
arc: A4 V00T0000
arc: A6 F7
arc: A7 E1_H02W0701
arc: B1 Q1
arc: B3 H00R0100
arc: B4 H00L0000
arc: B6 F3
arc: B7 V01S0000
arc: C1 H02E0601
arc: C3 E1_H02W0401
arc: C4 Q4
arc: C6 F4
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D3 W1_H02E0201
arc: D4 H02W0001
arc: D6 F0
arc: D7 H00R0100
arc: E1_H01E0001 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00L0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q4
arc: V01S0000 Q1
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1100001101000001
word: SLICED.K1.INIT 1000101011001111
word: SLICEB.K1.INIT 1100111101000101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010001001010001
word: SLICED.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C41:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0100 V02S0501
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 E1_H01E0001
arc: B1 H02W0301
arc: C1 H00L0100
arc: CE0 H02E0101
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: E1_H01E0001 Q1
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: H00L0100 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M3 H00R0100
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: V01S0000 F0
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111100010001000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C42:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A2 H02E0501
arc: A7 Q7
arc: B2 H01W0100
arc: B7 H02W0301
arc: C2 H00L0000
arc: C7 H02E0601
arc: CE0 H02W0101
arc: CE1 W1_H02E0101
arc: CE2 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 V00T0100
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H02E0201 F2
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 H02E0401
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C43:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 H01E0001
arc: A1 H02W0701
arc: A2 H02E0501
arc: A4 V00T0100
arc: A6 V02S0101
arc: B1 V00B0000
arc: B2 H00L0000
arc: B4 H02E0301
arc: B6 V02S0501
arc: C1 H02W0601
arc: C2 H02W0601
arc: C4 H02E0601
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 N1_V02S0001
arc: D2 H02E0001
arc: D4 V02N0601
arc: D6 H02W0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q7
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 E1_H01E0101
arc: M5 W1_H02E0001
arc: M6 E1_H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0201 F0
arc: N1_V02N0301 Q3
arc: S1_V02S0401 F6
arc: V00B0000 Q4
arc: V00T0100 Q1
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0100010000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C44:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 V01N0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 S3_V06N0003
arc: A0 H02E0501
arc: A1 H02E0501
arc: A6 N1_V01N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B6 N1_V02S0501
arc: C1 N1_V01S0100
arc: C3 E1_H02W0401
arc: C6 H01E0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D3 N1_V02S0001
arc: D6 V02N0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q3
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q6
arc: N1_V02N0701 Q5
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: V01S0000 Q3
arc: V01S0100 Q5
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0701 Q7
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0011001101110111
word: SLICEA.K1.INIT 0011001100110111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C45:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0301
arc: H00R0100 V02S0501
arc: N1_V02N0101 E1_H01W0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: C2 V02N0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: E1_H01E0101 Q5
arc: E1_H02E0101 Q3
arc: E1_H02E0601 Q4
arc: F2 F2_SLICE
arc: H00L0000 F2
arc: LSR0 H02W0301
arc: LSR1 E1_H02W0301
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H00L0100
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V01S0000 Q6
arc: V01S0100 Q6
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C46:PLC2
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 E1_H02W0601
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: C2 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V00T0100
arc: D3 H01E0101
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEB.K1.INIT 1100110011111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 0000110000111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R24C47:PLC2
arc: E1_H02E0101 V02N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 S1_V02N0501
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: W1_H02W0301 V02N0301
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A7 V00T0100
arc: B0 V00T0000
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 H00L0100
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D7 V02N0401
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M3 E1_H02W0201
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0401 F6
arc: S1_V02S0101 Q1
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 0110110011001100
word: SLICEA.K1.INIT 0000111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C48:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0501 H01E0101
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00T0100 H02E0101
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: B0 V00T0000
arc: B1 V00T0000
arc: C1 V02N0601
arc: C2 V02S0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0601 F4
arc: N3_V06N0203 F4
arc: S1_V02S0201 F2
arc: S1_V02S0301 Q1
arc: S1_V02S0501 F5
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1111111100110011
word: SLICEA.K1.INIT 1111111111000011
word: SLICEB.K0.INIT 1111111111110000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000011111111
word: SLICED.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R24C49:PLC2
arc: N1_V02N0301 W1_H02E0301
arc: V00B0100 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: C0 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C4:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0601
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V02S0701
arc: A6 F7
arc: A7 H00L0000
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H00L0000
arc: B7 V02S0501
arc: C6 H02E0601
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0101 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H00R0000 F6
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0000000000000100
word: SLICED.K0.INIT 1111111111110101
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R24C50:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C51:PLC2
arc: N1_V02N0601 W3_H06E0303
arc: B1 V01N0001
arc: C0 V02N0601
arc: C4 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D4 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0301 Q1
arc: V01S0000 Q4
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000011111111
word: SLICEC.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 1100110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C52:PLC2
arc: W1_H02W0001 V06S0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 E1_H02W0501
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R24C53:PLC2
arc: E1_H02E0301 V01N0101
arc: V00T0000 V02N0401
arc: W1_H02W0501 V01N0101
arc: C0 H02W0401
arc: C1 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R24C54:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 N1_V01S0000
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 H00L0000
arc: B0 H02W0301
arc: B2 V02S0101
arc: B3 Q3
arc: B7 H02E0101
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: V01S0100 F4
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C55:PLC2
arc: W1_H02W0301 V02N0301
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q4
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C56:PLC2
arc: V00T0000 V02N0401
arc: W1_H02W0301 V01N0101
arc: A0 H00L0000
arc: A5 H02E0701
arc: A7 H02E0501
arc: B1 Q1
arc: B5 H01E0101
arc: B7 V01S0000
arc: C5 H01E0001
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D5 H02E0201
arc: D7 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: LSR1 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0100 F5
arc: V01S0000 Q1
arc: W1_H02W0401 F6
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R24C57:PLC2
arc: S3_V06S0303 H06E0303

.tile R24C5:PLC2
arc: E1_H02E0501 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06W0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 V01N0101

.tile R24C60:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303

.tile R24C61:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R24C62:PLC2
arc: S3_V06S0103 N1_V01S0100

.tile R24C6:PLC2
arc: E1_H02E0401 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00T0000 W1_H02E0201
arc: A1 E1_H02W0701
arc: A5 E1_H02W0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 V00T0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 0010111011101110
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0011111111111111
word: SLICEC.K1.INIT 0010111011101110
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C7:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: H00L0000 N1_V02S0201
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0401 E3_H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: A4 F5
arc: A5 N1_V02S0301
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B5 H01E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 V00B0100
arc: C5 V02S0001
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D5 H00L0100
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F1
arc: H01W0100 F1
arc: LSR1 W1_H02E0501
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F1
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N3_V06N0303 F5
word: SLICEC.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 1011000000110000
word: SLICEA.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000110011
word: SLICEB.K1.INIT 1111000000110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R24C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0003 N3_V06S0003
arc: V00T0000 V02N0401
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A7 S1_V02N0301
arc: B1 Q1
arc: B2 H00R0000
arc: B3 H00R0000
arc: C0 H02E0401
arc: C1 E1_H02W0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V02S0201
arc: D2 F0
arc: D3 F0
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR1 V00T0000
arc: M0 H02W0601
arc: M1 V01S0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0701 F7
arc: V01S0000 F7
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1011001111110111
word: SLICEB.K1.INIT 1000000011000100
word: SLICEA.K0.INIT 0101000001011111
word: SLICEA.K1.INIT 0000001100000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C9:PLC2
arc: E1_H02E0001 V01N0001
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H02E0001
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02S0601
arc: A0 E1_H02W0501
arc: A2 H00L0100
arc: A3 E1_H02W0501
arc: A7 V02S0101
arc: B0 V02S0101
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 V02S0101
arc: C0 V02N0401
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 V00B0100
arc: C6 V00B0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 H02W0001
arc: D4 H01W0000
arc: D6 H01W0000
arc: D7 H01W0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: LSR0 E1_H02W0301
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 H02W0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: V01S0000 Q7
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0001010110111111
word: SLICEA.K1.INIT 0011001100000000
word: SLICEB.K0.INIT 0011001101011111
word: SLICEB.K1.INIT 0001010110111111
word: SLICEC.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000111111111111
word: SLICED.K1.INIT 0101010111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R25C10:PLC2
arc: H00L0000 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E1_H02W0701
arc: A2 V02N0701
arc: A3 V02S0701
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 N1_V01S0100
arc: B0 E1_H02W0101
arc: B2 H00L0000
arc: B3 N1_V02S0101
arc: B4 H02W0301
arc: B5 N1_V01S0000
arc: B7 V02S0501
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F4
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0601 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C11:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 N3_V06S0203
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0203 S3_V06N0203
arc: CLK0 G_HPBX0100
arc: LSR1 V00B0000
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0601 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C12:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 V02S0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 N3_V06S0203
arc: A0 V02S0501
arc: B1 E1_H02W0301
arc: C1 V02S0401
arc: C7 V02N0201
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02S0001
arc: D7 N1_V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q3
arc: H01W0100 F0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: S1_V02S0201 Q0
arc: S3_V06S0203 F7
arc: V01S0000 Q5
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q7
word: SLICEA.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 0101010100000000
word: SLICED.K1.INIT 1111111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R25C13:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 V02S0401
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: A0 H02E0701
arc: B0 H01W0100
arc: B1 Q1
arc: B7 E1_H02W0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 Q2
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
word: SLICEA.K0.INIT 1111001111111010
word: SLICEA.K1.INIT 1111001111110000
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R25C14:PLC2
arc: H00L0100 H02E0101
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S3_V06N0303
arc: A0 H00L0100
arc: B0 V00B0000
arc: B1 H02E0101
arc: C0 W1_H02E0401
arc: C1 H02E0401
arc: C2 V02S0601
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: M0 V00B0100
arc: S1_V02S0001 F2
word: SLICEB.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1111111100110000
word: SLICEA.K0.INIT 1111111101110100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R25C15:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: A0 H00L0100
arc: A1 H00L0000
arc: A6 H00L0000
arc: B1 Q1
arc: B6 V01S0000
arc: C0 H00L0000
arc: C1 V02N0601
arc: C2 H00L0000
arc: C5 N1_V02S0201
arc: C6 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D5 H02E0001
arc: D6 H00L0100
arc: E1_H01E0001 F6
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H00R0000 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1111000000001111
word: SLICEA.K0.INIT 1111101000000101
word: SLICEA.K1.INIT 1100110011001001
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111111111111110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R25C16:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: V00B0000 V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 H02E0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR1 H02E0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q3
arc: N1_V02N0701 Q7
arc: V01S0000 Q4
arc: V01S0100 Q7
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C17:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: B0 H01W0100
arc: B1 Q1
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R25C18:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: W3_H06W0303 V06S0303
arc: C4 Q4
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: E3_H06E0203 Q4
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0601 Q4
word: SLICEC.K0.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C19:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N3_V06N0203 S3_V06N0203
arc: V00B0000 N1_V02S0001
arc: V01S0000 N3_V06S0103
arc: C0 V02N0601
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: H00L0000 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0000
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q2
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
arc: V01S0100 Q4
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C20:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02E0201
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02N0701
arc: B0 V00B0000
arc: C0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 0000000100010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C21:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 H02E0001
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 H02W0201
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: C0 H00L0000
arc: C1 H02W0401
arc: C2 H00L0000
arc: C3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F1
arc: LSR0 E1_H02W0501
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
word: SLICEA.K0.INIT 0000010000001001
word: SLICEA.K1.INIT 0101000010110110
word: SLICEB.K0.INIT 0101010000000111
word: SLICEB.K1.INIT 0101001101010100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C22:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 H02W0001
arc: H00R0100 V02S0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00T0000 H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N3_V06S0203
arc: A0 V02S0701
arc: A2 V02S0501
arc: B2 V02S0301
arc: C0 N1_V01N0001
arc: C2 V02N0601
arc: C4 N1_V02S0001
arc: C6 V02S0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 V00T0100
arc: D4 V02S0401
arc: D6 V02S0401
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00L0000
arc: M4 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0701 Q7
word: SLICEB.K0.INIT 0000010100000011
word: SLICEA.K0.INIT 1010101000001111
word: SLICEC.K0.INIT 0000111111111111
word: SLICED.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C23:PLC2
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 H02E0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0501 H01E0101
arc: A0 H00R0000
arc: A2 E1_H01E0001
arc: B0 H02E0301
arc: B2 V02N0301
arc: B5 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 W1_H02E0401
arc: C2 N1_V01S0100
arc: C5 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 H02E0201
arc: D5 E1_H02W0001
arc: D7 F0
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00T0000 F2
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K0.INIT 1110111111001111
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R25C24:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02S0101
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 H00R0100
arc: B3 V02N0301
arc: C0 W1_H02E0401
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D3 E1_H02W0001
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q6
arc: N3_V06N0003 Q3
arc: V01S0000 Q6
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 0000000000101101
word: SLICEA.K1.INIT 0000001100000111
word: SLICEB.K0.INIT 0000011100000111
word: SLICEB.K1.INIT 0000001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C25:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: A3 V00T0000
arc: B3 Q3
arc: C3 V02S0601
arc: CE0 V02N0201
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D3 E1_H02W0001
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q3
arc: E3_H06E0303 Q6
arc: F3 F3_SLICE
arc: M0 V00T0100
arc: M3 H02E0201
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0101 F3
arc: N3_V06N0303 Q6
arc: V00T0000 Q0
arc: V00T0100 Q3
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C26:PLC2
arc: E1_H02E0101 V02N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0003

.tile R25C27:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 S1_V02N0601
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06E0303
arc: W1_H02W0001 V02N0001
arc: A4 V00T0100
arc: B4 V01S0000
arc: C4 V02N0001
arc: CE0 N1_V02S0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D4 V02S0601
arc: E1_H01E0101 Q1
arc: F4 F4_SLICE
arc: M1 H00R0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F4
arc: V00T0100 Q1
arc: V01S0000 Q4
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C28:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 V06S0303
arc: A0 H00L0000
arc: A2 F5
arc: A3 F5
arc: B0 H02E0101
arc: B1 V00B0000
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 V02S0701
arc: B5 N1_V02S0501
arc: B7 H01E0101
arc: C0 H00R0100
arc: C1 H02E0601
arc: C3 H00L0000
arc: C4 N1_V02S0201
arc: C5 V02S0201
arc: C7 H02E0601
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 N1_V02S0201
arc: D3 E1_H02W0201
arc: D4 H01W0000
arc: D5 H02E0201
arc: D7 H00R0100
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M2 V00B0100
word: SLICEB.K0.INIT 1000100000000000
word: SLICEB.K1.INIT 1100110010000000
word: SLICEA.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 0000010000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 0000110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R25C29:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: V00T0000 H02E0201
arc: W3_H06W0003 E3_H06W0003
arc: A2 E1_H02W0501
arc: A3 F5
arc: A4 V00T0000
arc: A5 H02E0701
arc: A6 E1_H01W0000
arc: A7 H02E0501
arc: B0 E1_H01W0100
arc: B2 W1_H02E0301
arc: B3 H02W0301
arc: B4 F3
arc: B5 H01E0101
arc: B6 N1_V01S0000
arc: B7 H02W0101
arc: C0 N1_V02S0601
arc: C2 H00L0000
arc: C3 H02E0601
arc: C4 V02S0001
arc: C6 F4
arc: C7 H02E0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 H01E0101
arc: D3 V00B0100
arc: D4 F2
arc: D5 E1_H01W0100
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F6
arc: V00B0100 F7
word: SLICEA.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0011001100110010
word: SLICEC.K0.INIT 0000000100000000
word: SLICED.K0.INIT 0010000011110000
word: SLICED.K1.INIT 0000000100000000
word: SLICEC.K1.INIT 1000100000000000
word: SLICEB.K0.INIT 1000101010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R25C2:PLC2
arc: S3_V06S0303 E3_H06W0303

.tile R25C30:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00L0100 E1_H02W0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: A1 E1_H01E0001
arc: A2 N1_V02S0501
arc: A3 E1_H01E0001
arc: A5 H02E0501
arc: A6 F5
arc: A7 E1_H02W0701
arc: B1 H02W0101
arc: B3 H00R0100
arc: B5 N1_V02S0701
arc: B6 N1_V02S0501
arc: B7 V02N0701
arc: C1 N1_V01N0001
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V00T0000
arc: C7 V02N0201
arc: D1 V02S0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 F0
arc: D7 H00L0100
arc: E1_H01E0101 F4
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 V00T0100
arc: M2 V00B0000
arc: N1_V01N0001 F7
arc: S1_V02S0701 F5
arc: V00T0000 F2
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K0.INIT 0000000000001101
word: SLICEB.K0.INIT 0000000000000101
word: SLICEB.K1.INIT 0000100000001101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000010000
word: SLICEC.K1.INIT 0100000001000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R25C31:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00R0000
arc: A1 H02E0501
arc: B0 N1_V02S0101
arc: B1 H00R0100
arc: C0 H00R0100
arc: C1 W1_H02E0601
arc: C2 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V00B0100
arc: D2 H02E0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F0
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 1111101111111000
word: SLICEA.K1.INIT 1110111011110100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R25C32:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H06E0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: A1 H02E0501
arc: A2 F7
arc: A3 F7
arc: A7 V00T0100
arc: B1 Q1
arc: B2 V02S0301
arc: B4 V02N0701
arc: B5 V01S0000
arc: B7 N1_V02S0701
arc: C1 W1_H02E0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02W0401
arc: C5 H01E0001
arc: C7 H02E0601
arc: CE0 N1_V02S0201
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D4 F0
arc: D5 V02S0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q6
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M0 V00T0000
arc: M1 H02E0001
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: V01S0000 Q4
arc: V01S0100 Q7
arc: W1_H02W0301 Q1
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
word: SLICEC.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000100110001
word: SLICEC.K0.INIT 1111111111111100
word: SLICEB.K0.INIT 0010000000100000
word: SLICED.K1.INIT 1000000010000000
word: SLICEB.K1.INIT 0000101000001010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C33:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 N1_V01S0100
arc: A0 N1_V02S0501
arc: A3 V00T0000
arc: A4 W1_H02E0701
arc: A5 H02E0701
arc: A6 F5
arc: A7 H02E0701
arc: B0 N1_V02S0101
arc: B2 H01W0100
arc: B3 W1_H02E0301
arc: B4 N1_V02S0701
arc: B5 S1_V02N0701
arc: B6 F3
arc: B7 V02S0501
arc: C0 H02E0601
arc: C2 N1_V01N0001
arc: C3 H02E0601
arc: C4 W1_H02E0601
arc: C5 H02W0601
arc: C6 S1_V02N0001
arc: C7 V02S0001
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 N1_V02S0001
arc: D3 F0
arc: D4 H01W0000
arc: D5 N1_V02S0601
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q7
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: M4 V00T0100
arc: M5 H00L0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: N1_V02N0401 F6
arc: N3_V06N0103 F2
arc: V00B0000 F4
arc: V00B0100 Q5
word: SLICEB.K0.INIT 0011000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000000000010101
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1111111000000000
word: SLICEA.K0.INIT 1111111110001100
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R25C34:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N3_V06S0203
arc: H00R0100 H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 W1_H02E0101
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 N1_V01S0000
arc: A0 N1_V02S0501
arc: A3 H02E0701
arc: A5 S1_V02N0101
arc: B2 W1_H02E0301
arc: B3 H00L0000
arc: B5 H02W0301
arc: C2 V02S0401
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 W1_H02E0201
arc: D3 N1_V02S0201
arc: D4 V01N0001
arc: D5 H02E0201
arc: D6 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: V00B0000 F4
word: SLICED.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0011000100110011
word: SLICEC.K1.INIT 0000000001110000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C35:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 H01E0001
arc: A0 W1_H02E0501
arc: A1 N1_V02S0701
arc: A4 H02W0501
arc: A5 Q5
arc: B3 W1_H02E0101
arc: B6 V02N0501
arc: B7 V02N0701
arc: C0 W1_H02E0401
arc: C1 V02N0601
arc: C3 H00R0100
arc: C4 E1_H02W0601
arc: C5 V02S0201
arc: C6 V01N0101
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V00T0100
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F6
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0003 Q0
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 0000000010100000
word: SLICEA.K0.INIT 0101000000000000
word: SLICEB.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R25C36:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06E0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A3 V00B0000
arc: A5 H02E0701
arc: A7 Q7
arc: B0 V02S0301
arc: B3 H02E0101
arc: B5 V00B0100
arc: B7 N1_V01S0000
arc: C3 H02E0401
arc: C5 H02E0601
arc: C7 H02E0601
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 E1_H02W0201
arc: D5 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q3
arc: H01W0100 Q7
arc: M0 H01E0001
arc: M2 V00T0000
arc: M3 H00L0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 F7
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V00B0100 Q7
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1110001011101110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R25C37:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H01E0001
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 V06S0303
arc: A0 W1_H02E0501
arc: A2 V00T0000
arc: B2 W1_H02E0101
arc: C0 W1_H02E0401
arc: C2 H00L0000
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 H02W0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N3_V06N0003 Q0
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0101000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R25C38:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 S3_V06N0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 V06N0303

.tile R25C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06E0303
arc: S3_V06S0303 N3_V06S0303

.tile R25C3:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: A5 Q5
arc: A7 Q7
arc: B0 V02S0101
arc: B2 V01N0001
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q5
arc: V00B0000 Q6
arc: V01S0000 Q4
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C40:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 W3_H06E0203
arc: V00B0000 W1_H02E0401
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: A1 V02S0501
arc: A2 N1_V02S0701
arc: A5 H02E0501
arc: B1 V00B0000
arc: B2 V02S0101
arc: B5 V02S0701
arc: C1 N1_V02S0401
arc: C2 N1_V01N0001
arc: C5 W1_H02E0401
arc: D1 V00T0100
arc: D2 F0
arc: D5 V02S0401
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: M0 H02E0601
arc: N1_V01N0001 F5
word: SLICEC.K1.INIT 1000101011001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010010100101
word: SLICEB.K0.INIT 1001000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R25C41:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303

.tile R25C42:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00R0000
arc: A6 E1_H02W0501
arc: B1 Q1
arc: B6 V01S0000
arc: C1 V02N0601
arc: C6 V00T0000
arc: CE0 H02W0101
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D6 H02W0201
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M1 H00L0000
arc: M4 V00T0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 F6
arc: V01S0000 Q6
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C43:PLC2
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 H01E0001
arc: W3_H06W0103 V06N0103
arc: A1 E1_H01E0001
arc: A5 E1_H01W0000
arc: B1 V00T0000
arc: B5 V01S0000
arc: C1 V02N0601
arc: C5 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 W1_H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D5 E1_H01W0100
arc: E1_H01E0001 Q1
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 N1_V01N0001
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N3_V06N0003 F0
arc: V00B0100 F5
arc: V00T0000 Q2
arc: V01S0000 Q5
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C44:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 V02S0101
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: W1_H02W0301 S3_V06N0003
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: H01W0000 Q2
arc: M2 V00B0100
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: W1_H02W0501 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C45:PLC2
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02E0701
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: B2 S1_V02N0301
arc: C2 N1_V01S0100
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0001
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: F2 F2_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 H01E0001
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0201 Q2
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R25C46:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 E1_H02W0501
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 V06N0103
arc: A1 H02E0501
arc: C0 H02E0601
arc: C1 H00R0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: M0 V00B0100
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 0000111101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R25C47:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 S3_V06N0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: A0 H01E0001
arc: A3 H02W0501
arc: A4 V00B0000
arc: B0 F3
arc: B2 N1_V02S0101
arc: B3 H00R0000
arc: B4 H02W0301
arc: C0 F4
arc: C2 H00L0000
arc: C3 E1_H01W0000
arc: C4 H02W0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D4 E1_H01W0100
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0001 Q0
word: SLICEB.K1.INIT 0111000011110000
word: SLICEC.K0.INIT 0000000011011111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1111110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C48:PLC2
arc: H00L0000 N1_V02S0201
arc: N1_V02N0601 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 V06N0103
arc: A0 H00L0000
arc: B0 V02S0301
arc: C0 N1_V01S0100
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111111010101011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C49:PLC2
arc: E3_H06E0003 W1_H02E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 W1_H02E0001
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B2 V01N0001
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C4:PLC2
arc: N1_V02N0601 H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q7
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C50:PLC2
arc: H00L0000 V02N0001
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 N1_V02S0201
arc: A2 V00T0000
arc: A5 Q5
arc: A6 H00L0000
arc: A7 Q7
arc: B0 V00B0000
arc: B1 Q1
arc: B3 Q3
arc: B4 N1_V01S0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V02N0601 F4
arc: V00T0000 Q2
arc: V01S0100 F6
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C51:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02N0201
arc: W1_H02W0501 E1_H02W0501
arc: A1 V01N0101
arc: A4 N1_V01S0100
arc: A7 V02S0301
arc: B0 V01N0001
arc: B2 V02N0101
arc: B3 Q3
arc: B5 N1_V01S0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0601 F4
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0201 F0
arc: V01S0100 F6
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C52:PLC2
arc: N1_V02N0301 E1_H01W0100
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V01N0001
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0501
arc: M0 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0100 F0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C53:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: V00T0000 N1_V02S0401
arc: A1 H01E0001
arc: B0 V01N0001
arc: C6 V00T0000
arc: CLK0 G_HPBX0100
arc: D6 S1_V02N0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 Q2
arc: S1_V02S0201 F0
arc: S1_V02S0501 F7
arc: V00B0000 F6
arc: W1_H02W0501 F7
word: SLICED.K0.INIT 1111111100001111
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R25C54:PLC2
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: W1_H02W0601 H01E0001
arc: C0 N1_V01S0100
arc: C5 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1111000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R25C55:PLC2
arc: N1_V02N0301 W3_H06E0003

.tile R25C56:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R25C58:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R25C59:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0103 N3_V06S0103

.tile R25C5:PLC2
arc: E1_H02E0301 V01N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 S3_V06N0303
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q7
arc: V00T0000 Q0
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C61:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R25C62:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R25C65:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R25C6:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: A1 H00L0100
arc: A7 H00L0000
arc: B0 V00T0000
arc: B2 H00L0000
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 F7
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V00T0000 Q0
word: SLICED.K1.INIT 0000000000000101
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R25C71:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R25C77:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R25C7:PLC2
arc: E1_H02E0601 V02N0601
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0701 H06W0203
arc: A1 F5
arc: A3 F5
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C5 E1_H02W0601
arc: D0 V02N0001
arc: D1 V02N0001
arc: D5 N1_V02S0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: M0 H02E0601
arc: M1 H02W0001
arc: M2 H02E0601
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 0011010111110101
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0101010101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R25C83:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R25C8:PLC2
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: W1_H02W0001 N1_V01S0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 E1_H02W0501
arc: B0 V00B0000
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R25C9:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: H00R0100 H02W0701
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0103 V01N0101
arc: V00B0000 V02S0001
arc: W1_H02W0601 N1_V01S0000
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: B0 V00B0000
arc: B1 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02S0001
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C10:PLC2
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W3_H06W0303 S3_V06N0303

.tile R26C11:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203

.tile R26C12:PLC2
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: W1_H02W0501 N3_V06S0303
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: LSR0 H02E0301
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C13:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0203 E3_H06W0103

.tile R26C14:PLC2
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: V00B0000 V02S0001
arc: W3_H06W0303 S3_V06N0303
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C15:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R26C16:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: W1_H02W0401 V06S0203

.tile R26C17:PLC2
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile R26C18:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103

.tile R26C19:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: H00L0000 V02S0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: B2 E1_H02W0101
arc: C2 H00L0000
arc: D2 V02S0201
arc: F2 F2_SLICE
arc: S3_V06S0103 F2
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1111001100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R26C20:PLC2
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02S0701
arc: B0 H02E0301
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: MUXCLK0 CLK0
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: N3_V06N0003 Q0
arc: S3_V06S0003 Q0
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111111011111100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R26C21:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0103 E3_H06W0103
arc: W1_H02W0101 E1_H02W0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303

.tile R26C22:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: B0 E1_H01W0100
arc: C0 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C23:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: H00R0100 V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C24:PLC2
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N3_V06S0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R26C25:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0203 S3_V06N0203

.tile R26C26:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203

.tile R26C27:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303

.tile R26C28:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0003 S3_V06N0003

.tile R26C29:PLC2
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303

.tile R26C30:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R26C31:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q5
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q5
arc: W3_H06W0303 Q6
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C32:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 H02E0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V06S0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: B0 V02S0101
arc: C0 N1_V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C33:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R26C34:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 H02W0201
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: A4 V02S0301
arc: A5 V02S0301
arc: B0 W1_H02E0101
arc: B5 W1_H02E0301
arc: C0 H00L0100
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 F4
arc: CE0 H00R0000
arc: CE2 H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D4 V02S0601
arc: D5 H02E0001
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0100 F6
arc: LSR1 V00B0100
arc: M1 V01S0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0101 Q1
arc: V00B0000 Q6
arc: V00B0100 F5
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000010100000
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1101111111111111
word: SLICEA.K0.INIT 0011000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C35:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: W1_H02W0201 V06S0103
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103

.tile R26C36:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0203 H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R26C37:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R26C38:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R26C39:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0501 H06E0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R26C3:PLC2
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0701
arc: A1 H00L0000
arc: A4 N1_V01S0100
arc: B1 V00B0000
arc: B4 N1_V01S0000
arc: C1 E1_H01W0000
arc: C4 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V00B0100
arc: D4 V02S0401
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00B0000 F4
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C40:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R26C41:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R26C42:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303

.tile R26C43:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R26C44:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 W3_H06E0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: CLK0 G_HPBX0100
arc: E3_H06E0203 Q7
arc: LSR1 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C45:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0103 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R26C46:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R26C47:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: V00T0100 N1_V02S0501
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: B0 N1_V02S0101
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q2
word: SLICEA.K0.INIT 0011111111000000
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C48:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303

.tile R26C49:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0203 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0000111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C4:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: A1 H00L0000
arc: A3 V02S0501
arc: B1 V02S0101
arc: B3 H00R0000
arc: C1 H00L0100
arc: C3 N1_V01S0100
arc: D1 V02S0001
arc: D3 N1_V01S0000
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F0
arc: M0 V00T0100
arc: V00T0100 F3
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C50:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C51:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: B2 V02S0101
arc: C0 N1_V01S0100
arc: C1 H02W0601
arc: C3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V02S0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
word: SLICEA.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 1100110011111111
word: SLICEB.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C52:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C53:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W3_H06W0303 S3_V06N0303
arc: CLK0 G_HPBX0100
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C54:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0501
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0401
arc: W3_H06W0103 S3_V06N0103
arc: A0 V02S0701
arc: C0 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C55:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203

.tile R26C56:PLC2
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0203 N3_V06S0203

.tile R26C57:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303

.tile R26C58:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R26C59:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R26C5:PLC2
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: A2 F5
arc: A3 H00L0100
arc: A4 N1_V02S0301
arc: A5 V00T0000
arc: A6 H02W0501
arc: B3 V02S0101
arc: B4 V02S0701
arc: B5 W1_H02E0101
arc: B6 W1_H02E0101
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: C4 N1_V02S0201
arc: C5 F4
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 V02S0001
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 H01W0000
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 F3
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: W1_H02W0201 F2
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1111101011111010
word: SLICED.K0.INIT 0111111111111111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R26C60:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303

.tile R26C61:PLC2
arc: S3_V06S0203 H06E0203

.tile R26C62:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R26C68:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R26C6:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0501 H01E0101

.tile R26C74:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103

.tile R26C75:PLC2
arc: E3_H06E0303 H01E0101

.tile R26C7:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: B7 V02S0701
arc: C7 H02E0601
arc: D7 W1_H02E0001
arc: F7 F7_SLICE
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R26C80:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R26C81:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R26C86:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R26C87:PLC2
arc: E1_H02E0501 W3_H06E0303

.tile R26C8:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R26C9:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0401 S3_V06N0203

.tile R27C10:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R27C11:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C12:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0103 N3_V06S0103
arc: W3_H06W0303 N3_V06S0303

.tile R27C13:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203

.tile R27C14:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C15:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003

.tile R27C16:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0203 N3_V06S0203

.tile R27C17:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile R27C18:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R27C19:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203

.tile R27C20:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0003

.tile R27C22:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0303 E3_H06W0203

.tile R27C23:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R27C24:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C25:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 N3_V06S0203

.tile R27C26:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R27C27:PLC2
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 E3_H06W0303

.tile R27C28:PLC2
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203

.tile R27C29:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R27C30:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0601 V02N0601

.tile R27C31:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R27C32:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0003 S1_V02N0001
arc: S3_V06S0103 N3_V06S0003

.tile R27C33:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: W3_H06W0303 V06N0303

.tile R27C34:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E3_H06E0203 N3_V06S0203
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N3_V06N0203 E3_H06W0203

.tile R27C35:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0103 W3_H06E0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 S3_V06N0303

.tile R27C36:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: W3_H06W0203 E3_H06W0103

.tile R27C37:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 W1_H02E0201
arc: N3_V06N0303 S3_V06N0203

.tile R27C38:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 W3_H06E0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 H06E0103

.tile R27C39:PLC2
arc: N1_V02N0401 W3_H06E0203

.tile R27C40:PLC2
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0203 E3_H06W0203

.tile R27C41:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C42:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: W3_H06W0103 V06N0103

.tile R27C43:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 N1_V02S0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R27C44:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303

.tile R27C45:PLC2
arc: N1_V02N0301 E1_H02W0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: V01S0000 N3_V06S0103

.tile R27C46:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 V06N0203

.tile R27C47:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0301 S3_V06N0003

.tile R27C48:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R27C49:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C4:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C50:PLC2
arc: N1_V02N0201 H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06E0303

.tile R27C51:PLC2
arc: S3_V06S0303 H06E0303

.tile R27C52:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303

.tile R27C53:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R27C54:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R27C55:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R27C56:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R27C57:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 H06E0303

.tile R27C58:PLC2
arc: S3_V06S0303 H06E0303

.tile R27C59:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R27C5:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R27C60:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 W3_H06E0303

.tile R27C61:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C62:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R27C64:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R27C65:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R27C6:PLC2
arc: N1_V02N0601 E3_H06W0303

.tile R27C7:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0303 S3_V06N0303

.tile R27C87:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R27C8:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C9:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003

.tile R28C10:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R28C11:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C12:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 N3_V06S0103

.tile R28C13:PLC2
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003

.tile R28C14:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C15:PLC2
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0303 E3_H06W0203

.tile R28C16:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: W3_H06W0003 E3_H06W0303

.tile R28C17:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R28C18:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R28C19:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 S3_V06N0303

.tile R28C20:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C21:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203

.tile R28C22:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R28C23:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C24:PLC2
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0203 S3_V06N0203

.tile R28C25:PLC2
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0303 E3_H06W0203

.tile R28C26:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C27:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile R28C28:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0001 H06W0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203

.tile R28C29:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C2:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R28C30:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R28C31:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R28C32:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C33:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile R28C34:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R28C35:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R28C36:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R28C37:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C38:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C39:PLC2
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R28C3:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R28C40:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C41:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R28C42:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C43:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C44:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0201 E3_H06W0103
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C45:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R28C46:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203

.tile R28C47:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C48:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C49:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H01E0101
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C4:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0303 N3_V06S0203

.tile R28C50:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0303 H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203

.tile R28C51:PLC2
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C52:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C53:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R28C54:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C55:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C56:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R28C57:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R28C58:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C59:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R28C5:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R28C60:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C61:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R28C62:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C64:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C65:PLC2
arc: H01W0000 W3_H06E0103
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303

.tile R28C6:PLC2
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V01S0000 N3_V06S0103

.tile R28C7:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R28C8:PLC2
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0501 E3_H06W0303

.tile R28C9:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303

.tile R29C10:PLC2
arc: N3_V06N0203 S1_V02N0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C11:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R29C12:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R29C13:PLC2
arc: N3_V06N0203 S1_V02N0701

.tile R29C14:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0303 E3_H06W0203

.tile R29C15:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile R29C16:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103

.tile R29C17:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R29C19:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R29C20:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0203 E3_H06W0103

.tile R29C22:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R29C23:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C24:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R29C25:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R29C26:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103

.tile R29C28:PLC2
arc: N3_V06N0303 H06W0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R29C29:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R29C30:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203

.tile R29C31:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R29C32:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: W3_H06W0103 E3_H06W0103

.tile R29C33:PLC2
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203

.tile R29C34:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003

.tile R29C35:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R29C36:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R29C37:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R29C38:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E3_H06W0203

.tile R29C39:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R29C40:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: W3_H06W0303 E3_H06W0303

.tile R29C41:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203

.tile R29C42:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06N0303

.tile R29C43:PLC2
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303

.tile R29C44:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 V06N0203

.tile R29C45:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303

.tile R29C46:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N1_V01S0100
arc: W3_H06W0003 V06N0003
arc: W3_H06W0303 V06N0303

.tile R29C47:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C48:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0203 V06N0203

.tile R29C49:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R29C4:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R29C50:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R29C52:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C53:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0301 S1_V02N0201
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 E1_H01W0000

.tile R29C54:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103

.tile R29C55:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R29C56:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303

.tile R29C57:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C59:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N3_V06S0303

.tile R29C5:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R29C60:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203

.tile R29C61:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R29C62:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R29C64:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R29C65:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R29C6:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203

.tile R29C8:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R29C9:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R2C10:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 E1_H01W0000
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W3_H06W0103 E3_H06W0103

.tile R2C11:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H01W0000 W3_H06E0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 E3_H06W0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0303 E3_H06W0203

.tile R2C12:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: N1_V02N0101 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: A0 F7
arc: A1 F7
arc: A4 V02S0301
arc: A7 E1_H02W0701
arc: B0 V00B0000
arc: B4 E1_H02W0101
arc: B7 V00B0100
arc: C0 F4
arc: C1 F4
arc: C4 E1_H02W0401
arc: C7 S1_V02N0201
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: D4 H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
word: SLICEC.K0.INIT 0000001000000111
word: SLICED.K1.INIT 0000001010001010
word: SLICEA.K0.INIT 1111101111001000
word: SLICEA.K1.INIT 1111101011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R2C13:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 V02N0601
arc: S3_V06S0303 H01E0101
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H02W0701
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C14:PLC2
arc: N1_V02N0201 H02E0201
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 H06W0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V01N0101
arc: C0 E1_H01W0000
arc: C2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 W1_H02E0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q0
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C15:PLC2
arc: E1_H02E0301 V06N0003
arc: H00R0100 V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: C0 W1_H02E0601
arc: C5 E1_H02W0601
arc: CE0 H00R0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D5 H02W0001
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C16:PLC2
arc: S1_V02S0601 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: A5 V02N0101
arc: B5 V02N0501
arc: C0 E1_H02W0401
arc: C5 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D5 S1_V02N0601
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C17:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A3 H02E0701
arc: A4 V02N0301
arc: A5 V02N0101
arc: A7 S1_V02N0301
arc: B0 H02W0301
arc: B3 H00R0100
arc: B4 V02N0701
arc: B5 H02W0101
arc: B7 V02N0501
arc: C0 V02N0401
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C5 V02N0001
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D5 V01N0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: LSR1 W1_H02E0301
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F2
arc: S3_V06S0103 F2
arc: V00B0100 F5
arc: V01S0100 F2
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 0111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1100000011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C18:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V06N0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 H02E0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V02N0401
arc: A3 W1_H02E0701
arc: A7 V02N0301
arc: B1 E1_H02W0301
arc: B3 H00R0100
arc: B7 V02N0701
arc: C0 H02W0601
arc: C3 H02E0601
arc: C7 V02N0201
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D3 H01E0101
arc: D7 V02N0601
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 F2
arc: V01S0000 F2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C19:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0301 H01E0101
arc: V00T0000 H02W0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0601 V01N0001
arc: A0 H02E0701
arc: A2 F5
arc: A4 H02W0701
arc: A5 V02N0101
arc: A6 H02W0701
arc: A7 V02N0301
arc: B1 Q1
arc: B3 Q3
arc: B4 V01S0000
arc: B5 H02E0101
arc: B6 H02E0301
arc: B7 V02N0701
arc: C0 F6
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 S1_V02N0001
arc: C5 V00T0100
arc: C6 S1_V02N0001
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H00R0000
arc: D2 Q2
arc: D3 V00B0100
arc: D4 V01N0001
arc: D5 V02N0401
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H01E0101 Q2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 Q3
arc: V00B0100 F7
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q1
arc: W1_H02W0301 Q3
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1010111100001111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 1100000011111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111010101010101
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 1100000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R2C20:PLC2
arc: H00R0000 H02W0601
arc: S1_V02S0201 H06W0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 S1_V02N0701
arc: A4 H02W0501
arc: B4 H02W0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C4 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0201
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0601 F4
arc: S1_V02S0301 Q1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000110010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R2C21:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 V06N0203
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111101111111000
word: SLICEA.K1.INIT 1111001111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C22:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S3_V06S0103 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: A0 V02N0701
arc: B0 H02E0301
arc: B1 Q1
arc: C0 H02E0401
arc: C1 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0301 F1
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000101100001000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C23:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: H00R0000 H02E0401
arc: V00B0000 H02W0601
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: B0 W1_H02E0301
arc: C0 V02N0401
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H01E0001 Q4
arc: F0 F0_SLICE
arc: H01W0000 Q7
arc: H01W0100 F0
arc: M4 V00B0000
arc: M6 H02W0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0203 Q7
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C24:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V02N0601
arc: B0 H02E0301
arc: C0 E1_H01W0000
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0003 F0
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C25:PLC2
arc: H00R0000 H02E0401
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0203 H06W0203
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W3_H06W0003 E1_H01W0000
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: H01W0000 Q1
arc: M1 V01S0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S3_V06S0103 Q1
arc: V01S0100 Q2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C26:PLC2
arc: H00R0100 E1_H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: V00B0100 H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V06N0203
arc: B0 H02W0301
arc: C0 H02W0601
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: H01W0100 Q5
arc: M2 V00B0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0303 Q5
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C27:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 E3_H06W0003

.tile R2C28:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000

.tile R2C29:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: S1_V02S0601 H02W0601
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E3_H06W0303
arc: B0 H01W0100
arc: C0 N1_V01N0001
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00L0000 F0
arc: H01W0000 Q0
arc: H01W0100 Q7
arc: M2 E1_H02W0601
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C2:PLC2
arc: E1_H02E0201 V02N0201

.tile R2C30:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02S0201
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0003
arc: C4 H02W0401
arc: C6 H02W0401
arc: C7 H02W0401
arc: D4 V02S0401
arc: D6 E1_H02W0201
arc: D7 V00B0000
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: V01S0000 F4
word: SLICED.K0.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R2C31:PLC2
arc: H00R0100 V02N0501
arc: V00B0100 E1_H02W0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: A5 H02W0701
arc: B4 S1_V02N0701
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C3 H02E0401
arc: C7 V00T0100
arc: D0 V00T0100
arc: D1 V00B0100
arc: D3 V00T0100
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0101010110101010
word: SLICEA.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0011001111001100
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R2C32:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V06N0003
arc: H00R0000 H02W0601
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H02W0501
arc: V00T0000 H02W0201
arc: W1_H02W0201 V06N0103
arc: W1_H02W0701 V02N0701
arc: A1 V02N0701
arc: A4 S1_V02N0101
arc: B0 V02N0101
arc: B5 V02N0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q1
arc: H01W0100 F4
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F0
arc: V01S0000 Q5
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R2C33:PLC2
arc: H01W0100 E3_H06W0303
arc: S1_V02S0701 V01N0101
arc: V00B0000 V02N0201
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: A1 S1_V02N0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B4 S1_V02N0501
arc: B5 H02E0301
arc: C0 N1_V01S0100
arc: C2 S1_V02N0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V02N0001
arc: D4 H02E0001
arc: D5 V02N0601
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: M0 V00B0000
arc: M4 V00B0000
arc: S1_V02S0201 F2
arc: W1_H02W0001 F0
word: SLICEB.K0.INIT 0000111111110000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R2C34:PLC2
arc: N1_V02N0701 E3_H06W0203
arc: W1_H02W0001 H01E0001

.tile R2C35:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0103 W3_H06E0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203

.tile R2C36:PLC2
arc: E1_H02E0601 V02N0601
arc: H00L0000 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0501 S3_V06N0303
arc: V00T0100 S1_V02N0701
arc: A0 H00L0000
arc: B0 S1_V02N0101
arc: C0 H02E0401
arc: D0 H02W0201
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0001111110111111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R2C37:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: W1_H02W0201 S1_V02N0201
arc: C3 H02E0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D3 V02S0201
arc: F3 F3_SLICE
arc: LSR0 H02W0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0101 Q3
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R2C38:PLC2
arc: E1_H02E0201 V02N0201
arc: S3_V06S0103 H06E0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003

.tile R2C39:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: A5 V00T0100
arc: B5 V01S0000
arc: C5 E1_H02W0601
arc: D5 E1_H02W0201
arc: E3_H06E0303 F5
arc: F5 F5_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0101001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R2C3:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 V02S0601
arc: S3_V06S0103 E3_H06W0103
arc: C0 V02S0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 F0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C40:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: H00R0100 V02N0501
arc: S1_V02S0301 H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: C2 H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V02S0201
arc: F2 F2_SLICE
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V01S0000 Q2
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R2C41:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0103 W3_H06E0103
arc: V00T0100 V02S0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 V06N0203
arc: A3 H02E0501
arc: B3 W1_H02E0101
arc: C2 V02N0601
arc: C3 V02N0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V02S0201
arc: D3 H00R0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V01S0000 Q2
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 1010001110101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C42:PLC2
arc: H00R0100 S1_V02N0501
arc: W3_H06W0303 S3_V06N0303
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 F0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C43:PLC2
arc: N1_V02N0701 S1_V02N0601

.tile R2C44:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0203 V06N0203
arc: H00R0100 S1_V02N0501
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02N0301
arc: C0 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R2C45:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0701
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0301 E1_H02W0301
arc: A0 V02N0701
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 F0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C46:PLC2
arc: E1_H02E0101 V06N0103
arc: H00R0100 V02N0701
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02W0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 E1_H01W0100
arc: C0 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 F0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C47:PLC2
arc: E1_H02E0301 V06N0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02N0601
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V01S0000
arc: A0 V01N0101
arc: B0 E1_H02W0101
arc: B2 H02E0101
arc: C0 S1_V02N0401
arc: C2 N1_V01N0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 E1_H02W0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q2
arc: S1_V02S0201 Q2
word: SLICEA.K0.INIT 0111000001110111
word: SLICEB.K0.INIT 1100111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C48:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0601 H06W0303
arc: A0 H00L0100
arc: A4 V00T0100
arc: B0 V00T0000
arc: C0 H00R0100
arc: C3 H00L0100
arc: C4 V00T0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 Q2
arc: D3 V01S0100
arc: D4 H00R0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q0
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111111100000100
word: SLICEC.K0.INIT 1111101000000101
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C49:PLC2
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06N0103
arc: A4 V02N0101
arc: B4 H00R0000
arc: C4 H02E0401
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D4 V01N0001
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: LSR1 H02W0301
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0401 Q4
word: SLICEC.K0.INIT 1110110010110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C4:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: H00R0000 H02W0401
arc: N1_V02N0501 V01N0101
arc: S1_V02S0201 E3_H06W0103
arc: V00T0100 V02N0701
arc: W1_H02W0101 E3_H06W0103
arc: A0 H02W0501
arc: A3 E1_H02W0701
arc: B0 H02E0101
arc: B3 V02N0301
arc: C0 V02N0401
arc: C3 H02W0601
arc: D0 H00R0000
arc: D3 F0
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: M0 V00T0100
word: SLICEA.K0.INIT 0101111100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0010001011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C50:PLC2
arc: E1_H02E0001 V06N0003
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0201 E1_H01W0000
arc: W1_H02W0301 V06N0003
arc: B0 V02N0101
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C5 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02N0001
arc: D5 E1_H01W0100
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q1
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: S1_V02S0501 F5
arc: V01S0000 Q1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000001100000000
word: SLICEC.K1.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C51:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H06E0003
arc: W3_H06W0303 E1_H01W0100
arc: A3 V00T0000
arc: B1 Q1
arc: B3 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 V02N0601
arc: C7 E1_H02W0401
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D3 V02N0201
arc: D7 H02E0001
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0011110011001100
word: SLICEB.K0.INIT 0000111111110000
word: SLICED.K1.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C52:PLC2
arc: H00L0000 H02E0201
arc: S1_V02S0201 E1_H01W0000
arc: A4 V00T0000
arc: B2 H02E0301
arc: B4 H02W0101
arc: C0 H02W0601
arc: C1 V02N0401
arc: C2 H00L0000
arc: C4 V02N0201
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 E1_H02W0001
arc: D2 H02E0001
arc: D4 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q1
arc: H01W0100 F4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0601 F4
arc: V00T0000 Q0
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0000000011000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R2C53:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0100 V02S0701
arc: N1_V02N0501 W1_H02E0501
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 H01E0001
arc: A5 V00B0000
arc: B0 E1_H02W0101
arc: B2 V02N0101
arc: B3 H02E0301
arc: B4 V02N0501
arc: B6 H01E0101
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: LSR1 V00B0100
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0501 F5
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C54:PLC2
arc: N1_V02N0301 H06E0003
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 V01N0001
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 V00T0100
arc: B3 Q3
arc: B6 V00B0100
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00T0000
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0701 Q5
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000000000000101
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 1100111110011111
word: SLICEC.K0.INIT 1010010111111111
word: SLICED.K0.INIT 1100111111111111
word: SLICEC.K1.INIT 0101101011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R2C55:PLC2
arc: W1_H02W0101 V02N0101

.tile R2C56:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C57:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203

.tile R2C58:PLC2
arc: N1_V02N0701 S1_V02N0701

.tile R2C59:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C5:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0501 H01E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0301
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: C1 H02W0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: E3_H06E0103 Q1
arc: F1 F1_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 F1
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C62:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0303 H06E0303

.tile R2C63:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203

.tile R2C68:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C69:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R2C6:PLC2
arc: N1_V02N0101 H06W0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0701 E3_H06W0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 V06N0203
arc: B0 V02S0101
arc: C1 H02W0401
arc: C4 H02E0601
arc: CE0 W1_H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D4 H02E0001
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0101 F1
arc: S1_V02S0601 Q4
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C70:PLC2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0401

.tile R2C71:PLC2
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301

.tile R2C72:PLC2
arc: W1_H02W0201 E1_H02W0201

.tile R2C74:PLC2
arc: N1_V02N0501 W3_H06E0303
arc: W1_H02W0201 V02N0201

.tile R2C75:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R2C78:PLC2
arc: N1_V02N0101 H06E0103
arc: N1_V02N0701 S1_V02N0701

.tile R2C7:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 H01E0101
arc: W1_H02W0401 V02S0401
arc: B0 V02S0101
arc: C2 V02S0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 W1_H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011001100
word: SLICEB.K0.INIT 0000000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R2C80:PLC2
arc: N1_V02N0701 E1_H01W0100

.tile R2C81:PLC2
arc: H01W0100 W3_H06E0303

.tile R2C8:PLC2
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: V01S0100 S3_V06N0303
arc: B0 H02W0301
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1100000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R2C9:PLC2
arc: H00R0100 V02N0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0401 H06W0203
arc: S3_V06S0203 H06W0203
arc: V00B0100 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: B1 V02S0101
arc: C0 V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R30C10:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R30C11:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0701

.tile R30C12:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101

.tile R30C13:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601

.tile R30C14:PLC2
arc: N3_V06N0203 S1_V02N0401

.tile R30C15:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203

.tile R30C16:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0003 N3_V06S0003

.tile R30C17:PLC2
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0103 N3_V06S0103

.tile R30C22:PLC2
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0303 N3_V06S0203

.tile R30C23:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R30C24:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R30C25:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R30C27:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601

.tile R30C28:PLC2
arc: N3_V06N0103 S1_V02N0201

.tile R30C29:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 N3_V06S0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003

.tile R30C30:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103

.tile R30C31:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303

.tile R30C32:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101

.tile R30C33:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0103 N3_V06S0003

.tile R30C34:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: S3_V06S0203 N3_V06S0103

.tile R30C35:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203

.tile R30C36:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103

.tile R30C37:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303

.tile R30C38:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303

.tile R30C39:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R30C40:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R30C41:PLC2
arc: E1_H02E0401 V01N0001
arc: E3_H06E0203 W3_H06E0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303

.tile R30C42:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R30C43:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303

.tile R30C44:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R30C45:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303

.tile R30C46:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 H02E0301
arc: S3_V06S0103 N3_V06S0103

.tile R30C47:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R30C48:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R30C49:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0601

.tile R30C4:PLC2
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R30C50:PLC2
arc: S1_V02S0001 N3_V06S0003

.tile R30C51:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R30C52:PLC2
arc: N3_V06N0103 S1_V02N0101

.tile R30C53:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R30C54:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303

.tile R30C57:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103

.tile R30C59:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R30C5:PLC2
arc: N3_V06N0003 S1_V02N0301

.tile R30C60:PLC2
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303

.tile R30C61:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R30C62:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06E0303

.tile R30C6:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R30C7:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R30C8:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401

.tile R30C9:PLC2
arc: N3_V06N0303 S1_V02N0501

.tile R31C10:PLC2
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R31C11:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203

.tile R31C12:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0103 N3_V06S0103
arc: W3_H06W0203 N3_V06S0203

.tile R31C13:PLC2
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R31C14:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0103

.tile R31C15:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103

.tile R31C16:PLC2
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R31C17:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303

.tile R31C18:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303

.tile R31C19:PLC2
arc: N3_V06N0203 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R31C20:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06N0203

.tile R31C21:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0203 E3_H06W0103

.tile R31C22:PLC2
arc: W1_H02W0101 N3_V06S0103
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R31C23:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0303 V06N0303

.tile R31C24:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: W3_H06W0103 E3_H06W0003

.tile R31C25:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R31C26:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R31C27:PLC2
arc: W3_H06W0103 V06N0103

.tile R31C28:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N3_V06N0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R31C29:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303

.tile R31C2:PLC2
arc: V01S0100 N3_V06S0303

.tile R31C30:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: W3_H06W0003 E3_H06W0303

.tile R31C31:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02E0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R31C32:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06N0303

.tile R31C33:PLC2
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0203 H06E0203

.tile R31C34:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E3_H06W0303

.tile R31C35:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N1_V02S0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R31C36:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 V06N0303

.tile R31C37:PLC2
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303

.tile R31C38:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0203 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R31C39:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R31C3:PLC2
arc: V01S0100 N3_V06S0303

.tile R31C40:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R31C41:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R31C42:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203

.tile R31C43:PLC2
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R31C44:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R31C45:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303

.tile R31C46:PLC2
arc: E1_H02E0701 V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R31C47:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06N0303

.tile R31C48:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R31C49:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303

.tile R31C4:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W3_H06W0203 E1_H02W0401

.tile R31C50:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: W3_H06W0003 V06N0003
arc: W3_H06W0303 V06N0303

.tile R31C51:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R31C52:PLC2
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E3_H06W0203

.tile R31C53:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0401 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303

.tile R31C54:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: V01S0100 N3_V06S0303
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 V06N0203

.tile R31C56:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R31C58:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: W3_H06W0203 V06N0203

.tile R31C59:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103

.tile R31C5:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203

.tile R31C60:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R31C61:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R31C62:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R31C65:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R31C6:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0401 E3_H06W0203

.tile R31C71:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R31C77:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R31C7:PLC2
arc: N3_V06N0003 E3_H06W0003

.tile R31C83:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R31C8:PLC2
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303

.tile R32C10:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203

.tile R32C11:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0601 H02E0601

.tile R32C12:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501

.tile R32C13:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 H02W0401

.tile R32C14:PLC2
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S3_V06N0203

.tile R32C15:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0701 H02W0701

.tile R32C16:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0701 V06S0203

.tile R32C17:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100

.tile R32C18:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0103 N3_V06S0103

.tile R32C19:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R32C20:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: S1_V02S0601 N1_V01S0000

.tile R32C21:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R32C22:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R32C23:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R32C24:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R32C25:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701

.tile R32C26:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601

.tile R32C27:PLC2
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401

.tile R32C28:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501

.tile R32C29:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601

.tile R32C2:PLC2
arc: W1_H02W0101 N1_V01S0100

.tile R32C30:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003

.tile R32C31:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 W1_H02E0701

.tile R32C32:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W3_H06E0203

.tile R32C33:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101

.tile R32C34:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0001 S1_V02N0501
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501

.tile R32C35:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 V01N0001

.tile R32C36:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 W1_H02E0201

.tile R32C37:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401

.tile R32C38:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103

.tile R32C39:PLC2
arc: N3_V06N0203 S1_V02N0401

.tile R32C3:PLC2
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0501 N1_V01S0100

.tile R32C40:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401

.tile R32C41:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303

.tile R32C42:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0303

.tile R32C43:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 W1_H02E0701
arc: V01S0100 N3_V06S0303

.tile R32C44:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203

.tile R32C45:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02E0701

.tile R32C46:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701

.tile R32C47:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701

.tile R32C48:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601

.tile R32C49:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203

.tile R32C4:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R32C50:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103

.tile R32C51:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003

.tile R32C52:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 N3_V06S0203

.tile R32C53:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0701 H02W0701

.tile R32C54:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203

.tile R32C55:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 W1_H02E0501

.tile R32C56:PLC2
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N3_V06S0203

.tile R32C57:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0501 N3_V06S0303

.tile R32C58:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501

.tile R32C59:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0701 N3_V06S0203

.tile R32C5:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501

.tile R32C60:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: V01S0000 N3_V06S0103

.tile R32C61:PLC2
arc: S1_V02S0401 N3_V06S0203

.tile R32C62:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303

.tile R32C6:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303

.tile R32C7:PLC2
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501

.tile R32C8:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0701 N3_V06S0203

.tile R32C9:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N3_V06S0103

.tile R33C10:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103

.tile R33C11:PLC2
arc: N1_V02N0101 E1_H02W0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303

.tile R33C12:PLC2
arc: N1_V02N0101 E1_H02W0101
arc: N3_V06N0003 H06W0003
arc: S3_V06S0203 N3_V06S0103

.tile R33C13:PLC2
arc: H00L0000 N1_V02S0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 N1_V02S0201
arc: A1 H02W0701
arc: A5 V00B0000
arc: A7 H00L0000
arc: B1 H02W0301
arc: B5 H02W0301
arc: B7 H02W0301
arc: C1 E1_H02W0401
arc: C5 H02W0401
arc: C7 H02W0601
arc: D1 N1_V02S0201
arc: D5 V02N0401
arc: D7 V02S0401
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0203 F7
arc: W1_H02W0101 F1
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000010010001100
word: SLICED.K1.INIT 1010100000100000
word: SLICEA.K1.INIT 1011100000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C14:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: A1 V02N0501
arc: B1 H02W0101
arc: C1 N1_V01N0001
arc: D1 E1_H02W0001
arc: F1 F1_SLICE
arc: N3_V06N0103 F1
word: SLICEA.K1.INIT 1000110010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C15:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: A0 H02W0501
arc: A1 V01N0101
arc: A2 V02S0701
arc: A3 H02W0701
arc: A4 V02N0101
arc: A5 E1_H02W0701
arc: A6 N1_V02S0101
arc: A7 E1_H02W0501
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 H01W0100
arc: B3 H02E0301
arc: B4 E1_H02W0101
arc: B5 H02E0301
arc: B6 V02S0701
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 E1_H02W0401
arc: C2 H02W0601
arc: C3 H00L0000
arc: C4 N1_V02S0201
arc: C5 N1_V02S0201
arc: C6 H02W0401
arc: C7 E1_H02W0601
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 N1_V02S0201
arc: D3 E1_H02W0201
arc: D4 H02E0001
arc: D5 H02W0201
arc: D6 H00R0100
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: W1_H02W0201 F0
arc: W1_H02W0501 F7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 1011100000000000
word: SLICEC.K0.INIT 1100000010100000
word: SLICEA.K1.INIT 1100000010001000
word: SLICEB.K1.INIT 1110000000100000
word: SLICEB.K0.INIT 1010000000100010
word: SLICEC.K1.INIT 1110000000100000
word: SLICEA.K0.INIT 1000100011000000
word: SLICED.K0.INIT 1000000011000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R33C16:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: A2 V01N0101
arc: A3 V00T0000
arc: B2 H02E0101
arc: B3 H02E0101
arc: C2 E1_H02W0601
arc: C3 V02N0601
arc: D2 W1_H02E0001
arc: D3 E1_H02W0201
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1100000010001000
word: SLICEB.K1.INIT 1100100001000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R33C17:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R33C18:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: N3_V06N0203 E3_H06W0203
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101

.tile R33C19:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: A0 H02E0701
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 H02W0701
arc: A6 H02E0701
arc: A7 V00T0100
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 V02N0101
arc: B4 H02W0301
arc: B5 E1_H02W0301
arc: B6 H02W0101
arc: B7 E1_H02W0101
arc: C0 E1_H02W0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02W0601
arc: C5 H02E0401
arc: C6 E1_H02W0601
arc: C7 H02E0401
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 E1_H02W0001
arc: D4 V02N0401
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000111000000100
word: SLICEB.K1.INIT 0000111000000100
word: SLICEC.K0.INIT 0101000101000000
word: SLICEB.K0.INIT 0000101100001000
word: SLICEA.K0.INIT 0101000101000000
word: SLICEC.K1.INIT 0000101000001100
word: SLICEA.K1.INIT 0000101100001000
word: SLICED.K0.INIT 0101000001000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R33C20:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: S1_V02S0701 H06E0203
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 E3_H06W0303
arc: A2 E1_H02W0701
arc: B2 N1_V02S0101
arc: C2 N1_V01N0001
arc: D2 V02N0201
arc: F2 F2_SLICE
arc: N3_V06N0103 F2
word: SLICEB.K0.INIT 0011001000000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R33C21:PLC2
arc: S1_V02S0101 W1_H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R33C22:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R33C23:PLC2
arc: S1_V02S0101 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R33C24:PLC2
arc: N3_V06N0203 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E3_H06W0203

.tile R33C25:PLC2
arc: N1_V02N0001 V01N0001
arc: N3_V06N0103 V01N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501

.tile R33C26:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: V01S0000 N3_V06S0103
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E1_H02W0501

.tile R33C27:PLC2
arc: N3_V06N0303 V01N0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R33C28:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: W3_H06W0003 V01N0001
arc: A2 E1_H02W0701
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: B7 E1_H02W0101
arc: C1 E1_H02W0401
arc: C4 H02W0401
arc: C5 E1_H02W0601
arc: C7 E1_H01E0101
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: D4 V02N0401
arc: D5 E1_H02W0201
arc: D7 W1_H02E0001
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: W1_H02W0501 F5
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 0000001111001111
word: SLICEC.K1.INIT 0000001111001111
word: SLICED.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 0001000111011101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R33C29:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R33C2:PLC2
arc: S3_V06S0303 E3_H06W0303

.tile R33C30:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: A4 F5
arc: B0 V02N0301
arc: B4 H02E0301
arc: B5 E1_H02W0101
arc: C0 E1_H02W0401
arc: C4 N1_V02S0201
arc: C5 E1_H02W0601
arc: D0 E1_H02W0201
arc: D4 H02W0201
arc: D5 V02N0401
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: N3_V06N0003 F0
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 1100010000000100
word: SLICEA.K0.INIT 0000111100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R33C31:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0301 V01N0101
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02N0401

.tile R33C32:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06E0203
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301

.tile R33C33:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: W1_H02W0201 E3_H06W0103
arc: A1 E1_H02W0501
arc: B1 H02E0101
arc: B6 H02E0101
arc: C6 E1_H02W0401
arc: D1 E1_H02W0201
arc: D6 E1_H02W0001
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 0100010001110111
word: SLICED.K0.INIT 0000001111001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R33C34:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V06S0203
arc: S1_V02S0101 H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W3_H06W0203 V01N0001

.tile R33C35:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: A1 E1_H02W0501
arc: A2 E1_H02W0701
arc: B3 V02N0301
arc: B5 E1_H02W0101
arc: B6 H02E0101
arc: B7 H02E0101
arc: C1 N1_V01N0001
arc: C2 N1_V01N0001
arc: C3 E1_H02W0401
arc: C5 V00T0100
arc: C6 V00T0000
arc: C7 V02N0201
arc: D1 W1_H02E0001
arc: D2 H02W0201
arc: D3 V02S0001
arc: D5 E1_H02W0201
arc: D6 V02N0601
arc: D7 V00B0000
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000110000111111
word: SLICEB.K0.INIT 0000010111110101
word: SLICED.K0.INIT 0000001111001111
word: SLICEB.K1.INIT 0000111100110011
word: SLICEA.K1.INIT 0000010111110101
word: SLICEC.K1.INIT 0011000000111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R33C36:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 W1_H02E0401
arc: W1_H02W0201 E1_H02W0201

.tile R33C37:PLC2
arc: N3_V06N0203 H06W0203
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101

.tile R33C38:PLC2
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0103 E3_H06W0003

.tile R33C39:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R33C40:PLC2
arc: E1_H02E0601 V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0203 E3_H06W0103

.tile R33C41:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V01S0000 N3_V06S0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R33C42:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0303 E3_H06W0203

.tile R33C43:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: H00R0000 V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A5 N1_V01S0100
arc: C0 H02W0401
arc: C2 H02W0401
arc: C4 H02E0601
arc: C6 V02S0201
arc: D0 H00R0000
arc: D2 V00B0100
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: V01S0000 F0
arc: V01S0100 F2
word: SLICEA.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000010101010
word: SLICED.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R33C44:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H01E0101
arc: S3_V06S0303 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V00T0000
arc: D0 H02W0201
arc: D1 V00T0100
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D4 N1_V02S0401
arc: D5 V02S0601
arc: D6 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: N1_V01N0101 F4
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S3_V06S0203 F7
arc: V01S0000 F7
arc: V01S0100 F6
word: SLICED.K0.INIT 1111111111110000
word: SLICEC.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R33C45:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R33C46:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: W3_H06W0103 V01N0101

.tile R33C47:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: V01S0000 N3_V06S0103
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V01N0101

.tile R33C48:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W3_H06W0203 V01N0001
arc: B4 H02E0301
arc: C4 V00T0100
arc: D4 S1_V02N0601
arc: E1_H01E0101 F4
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F4 F4_SLICE
word: SLICEC.K0.INIT 0000000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R33C49:PLC2
arc: E3_H06E0103 H01E0101
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0701

.tile R33C4:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R33C50:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 E1_H02W0301

.tile R33C51:PLC2
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E1_H02W0201

.tile R33C52:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: W1_H02W0301 V02N0301

.tile R33C53:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0201 V02N0201

.tile R33C54:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: V01S0100 N3_V06S0303

.tile R33C55:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 W3_H06E0103
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R33C56:PLC2
arc: E1_H02E0701 V02S0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: V01S0100 N3_V06S0303

.tile R33C57:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile R33C58:PLC2
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: V01S0100 N3_V06S0303

.tile R33C59:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S1_V02S0301 W1_H02E0301
arc: V01S0000 N3_V06S0103

.tile R33C5:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R33C60:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V01S0000
arc: V01S0100 N3_V06S0303

.tile R33C61:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R33C62:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R33C64:PLC2
arc: E1_H02E0201 N3_V06S0103

.tile R33C65:PLC2
arc: V01S0000 N3_V06S0103

.tile R33C66:PLC2
arc: S1_V02S0201 W1_H02E0201

.tile R33C6:PLC2
arc: S1_V02S0501 N1_V02S0501

.tile R33C7:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R33C87:PLC2
arc: E1_H02E0501 N3_V06S0303

.tile R33C8:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V01S0000 N3_V06S0103
arc: CLK0 G_HPBX0100
arc: LSR1 V00B0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: W3_H06W0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C9:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H02E0701

.tile R35C10:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601

.tile R35C11:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 N1_V01S0100

.tile R35C12:PLC2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203

.tile R35C13:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 E1_H02W0001

.tile R35C14:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203

.tile R35C15:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003

.tile R35C16:PLC2
arc: N1_V02N0201 H02W0201

.tile R35C17:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 N3_V06S0203

.tile R35C18:PLC2
arc: N1_V02N0201 H02E0201

.tile R35C19:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203

.tile R35C20:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501

.tile R35C21:PLC2
arc: N1_V02N0701 H02E0701

.tile R35C22:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103

.tile R35C23:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R35C24:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02W0501
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R35C25:PLC2
arc: N1_V02N0701 H02W0701
arc: W1_H02W0501 N3_V06S0303

.tile R35C26:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 N3_V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0701 N3_V06S0203

.tile R35C27:PLC2
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601

.tile R35C28:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R35C29:PLC2
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303

.tile R35C30:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203

.tile R35C31:PLC2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 H02E0701

.tile R35C32:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501

.tile R35C33:PLC2
arc: N1_V02N0501 E1_H02W0501

.tile R35C34:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R35C35:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303

.tile R35C36:PLC2
arc: N1_V02N0601 H02E0601

.tile R35C37:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203

.tile R35C38:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: W1_H02W0601 W3_H06E0303

.tile R35C39:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R35C3:PLC2
arc: N1_V02N0601 H02W0601

.tile R35C40:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303

.tile R35C41:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0601 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R35C42:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R35C43:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003

.tile R35C44:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R35C45:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103

.tile R35C46:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100

.tile R35C47:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100

.tile R35C48:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203

.tile R35C49:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701

.tile R35C4:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0601 V02S0601

.tile R35C50:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 N3_V06S0203

.tile R35C51:PLC2
arc: N1_V02N0501 H02W0501

.tile R35C52:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 W1_H02E0301
arc: W1_H02W0501 N3_V06S0303

.tile R35C53:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203

.tile R35C54:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R35C55:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: N1_V01N0101 N3_V06S0203

.tile R35C56:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile R35C57:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N1_V01S0000

.tile R35C58:PLC2
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501

.tile R35C59:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303

.tile R35C5:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H02W0301
arc: S3_V06S0103 N3_V06S0003

.tile R35C60:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R35C61:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 W1_H02E0401

.tile R35C62:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0501 N3_V06S0303

.tile R35C63:PLC2
arc: E3_H06E0203 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 W1_H02E0501

.tile R35C64:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303

.tile R35C65:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R35C66:PLC2
arc: N1_V02N0401 H06E0203

.tile R35C6:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0301 N3_V06S0003

.tile R35C7:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H02E0301

.tile R35C8:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N3_V06S0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S1_V02N0701

.tile R35C9:PLC2
arc: N1_V02N0401 H02E0401
arc: V01S0100 N3_V06S0303

.tile R36C10:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R36C15:PLC2
arc: E1_H02E0101 V06S0103
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401

.tile R36C16:PLC2
arc: N1_V02N0101 H02W0101
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003

.tile R36C17:PLC2
arc: S1_V02S0101 W1_H02E0101
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103

.tile R36C22:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R36C23:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R36C24:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R36C25:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R36C30:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0203

.tile R36C31:PLC2
arc: N3_V06N0003 S1_V02N0001

.tile R36C33:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R36C34:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R36C36:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R36C38:PLC2
arc: E3_H06E0003 N3_V06S0003

.tile R36C40:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R36C41:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R36C42:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R36C43:PLC2
arc: N1_V02N0301 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R36C44:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 V06S0203
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000

.tile R36C45:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103

.tile R36C46:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 W1_H02E0401

.tile R36C47:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 W1_H02E0501
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303

.tile R36C48:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0001 H06E0003

.tile R36C49:PLC2
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 W1_H02E0601

.tile R36C4:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R36C50:PLC2
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 H06E0303

.tile R36C54:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 N1_V01S0000

.tile R36C56:PLC2
arc: N1_V02N0101 N1_V01S0100

.tile R36C57:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H06E0303

.tile R36C59:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201

.tile R36C60:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0701 N3_V06S0203

.tile R36C61:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0601 H02E0601

.tile R36C62:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303

.tile R36C6:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303

.tile R36C8:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R36C9:PLC2
arc: N1_V02N0101 N1_V01S0100

.tile R37C11:PLC2
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203

.tile R37C12:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R37C13:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N3_V06S0303

.tile R37C14:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N3_V06N0203 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R37C17:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: CLK0 G_HPBX0100
arc: E3_H06E0203 Q4
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N3_V06N0203 Q4
arc: V00T0000 Q2
arc: W3_H06W0203 Q4
enum: SLICEC.GSR ENABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR ENABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C18:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R37C20:PLC2
arc: N3_V06N0203 H06E0203
arc: S3_V06S0303 N3_V06S0203

.tile R37C21:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R37C23:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R37C24:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V01S0100 N3_V06S0303

.tile R37C25:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R37C26:PLC2
arc: N3_V06N0203 H06E0203

.tile R37C29:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203

.tile R37C35:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203

.tile R37C38:PLC2
arc: N3_V06N0303 H06E0303

.tile R37C41:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0303 N3_V06S0303

.tile R37C42:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R37C43:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R37C44:PLC2
arc: N3_V06N0003 H06E0003

.tile R37C47:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: N3_V06N0003 W3_H06E0003

.tile R37C4:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R37C50:PLC2
arc: N3_V06N0103 H06E0103

.tile R37C53:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103

.tile R37C56:PLC2
arc: N3_V06N0203 H06E0203

.tile R37C5:PLC2
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0203 N3_V06S0203

.tile R37C8:PLC2
arc: N1_V02N0701 H06W0203

.tile R38C11:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R38C12:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R38C13:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R38C14:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R38C15:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R38C16:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R38C17:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R38C18:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0203 N3_V06S0103

.tile R38C19:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R38C22:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R38C23:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R38C24:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V01S0100 N3_V06S0303

.tile R38C25:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101

.tile R38C26:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R38C30:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R38C31:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501

.tile R38C32:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile R38C33:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R38C3:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R38C41:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R38C42:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R38C4:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R38C7:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R38C8:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R39C12:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R39C14:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R39C15:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R39C16:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R39C17:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R39C19:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R39C22:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R39C23:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R39C24:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100

.tile R39C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R39C40:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R39C41:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R39C42:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R39C43:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R39C4:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R39C5:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R3C10:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 V06N0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: S3_V06S0203 H06W0203
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: A1 F5
arc: A4 E1_H02W0501
arc: A5 V00T0000
arc: A7 V02N0101
arc: B0 H02E0301
arc: B4 E1_H02W0301
arc: B5 S1_V02N0501
arc: B7 S1_V02N0501
arc: C0 F4
arc: C1 F4
arc: C4 W1_H02E0401
arc: C5 V02N0201
arc: C7 V00T0000
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D4 V02N0401
arc: D5 V02N0601
arc: D7 V02S0601
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: V00B0100 F7
word: SLICED.K1.INIT 0001000011010000
word: SLICEC.K0.INIT 0000001000000111
word: SLICEA.K0.INIT 1111101111001000
word: SLICEA.K1.INIT 1111101011111111
word: SLICEC.K1.INIT 0000001010001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C11:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E3_H06W0203

.tile R3C12:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 S1_V02N0101
arc: V00T0100 W1_H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: A0 F5
arc: A3 V00T0000
arc: A5 V00T0100
arc: B3 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: C0 S1_V02N0401
arc: C3 S1_V02N0601
arc: C5 E1_H02W0601
arc: C6 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 E1_H02W0201
arc: D5 S1_V02N0601
arc: D6 S1_V02N0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111010101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R3C13:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 H01E0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06W0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A2 E1_H02W0701
arc: A5 V00T0100
arc: B1 Q1
arc: B2 E1_H02W0101
arc: B5 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0601
arc: C5 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F2
arc: D2 H02W0201
arc: D5 H02W0201
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0100 Q1
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R3C14:PLC2
arc: E1_H02E0501 V02S0501
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V01N0001
arc: A0 H01E0001
arc: A1 H00L0100
arc: A3 H00L0100
arc: A5 N1_V01S0100
arc: B0 H02E0301
arc: B2 F3
arc: B3 V02N0301
arc: B5 W1_H02E0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0601
arc: C4 V00T0000
arc: C5 H02E0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 F0
arc: D2 Q2
arc: D3 H02E0001
arc: D4 S1_V02N0401
arc: D5 H02E0201
arc: E1_H01E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0601 Q4
arc: S3_V06S0103 Q2
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111001100110011
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1010000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R3C15:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0103 H01E0101
arc: H00L0000 V02N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0103 H01E0101
arc: V00B0100 H02E0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: A0 H00L0000
arc: A3 E1_H01E0001
arc: A4 F5
arc: A5 V02N0301
arc: B0 H02W0101
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 N1_V01S0000
arc: C0 S1_V02N0401
arc: C3 H02W0601
arc: C4 E1_H02W0601
arc: C5 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 V02N0401
arc: E3_H06E0003 Q0
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V00B0000 F4
arc: V01S0000 F2
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111000100000000
word: SLICEA.K0.INIT 1010100011111111
word: SLICEC.K1.INIT 0101000111110011
word: SLICEC.K0.INIT 0000000000101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R3C16:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: H00R0000 V02N0601
arc: N1_V02N0201 H06W0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 H06W0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 V02S0601
arc: W3_H06W0303 E3_H06W0203
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 H02W0301
arc: B2 H00R0000
arc: B3 Q3
arc: B6 V01S0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q3
arc: N1_V02N0501 Q5
arc: V00B0000 Q4
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C17:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 V02S0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 H06W0303
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B6 V01S0000
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C18:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: V00B0100 V02N0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H01W0000
arc: A5 Q5
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: V00T0000 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C19:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V01N0001
arc: H00L0100 V02S0101
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 F5
arc: A4 H02W0501
arc: A5 V02N0301
arc: B3 Q3
arc: B4 H02E0101
arc: B5 N1_V01S0000
arc: C0 N1_V01S0100
arc: C1 V02N0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 Q2
arc: D3 H00R0000
arc: D4 H02E0001
arc: D5 H00L0100
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: S1_V02S0001 Q2
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 1100000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R3C20:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 H06W0303
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 H02W0401
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06N0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A1 E1_H02W0701
arc: A4 H02W0701
arc: B0 V02S0301
arc: B1 V00B0000
arc: B4 E1_H02W0101
arc: C0 H02W0401
arc: C1 H02E0601
arc: C4 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 N1_V01S0000
arc: D4 V02N0601
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q1
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111100010001000
word: SLICEC.K0.INIT 0100010011100100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R3C21:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02S0201
arc: V00T0000 H02E0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E1_H02W0701
arc: A1 V02N0501
arc: A4 F5
arc: A5 H02E0501
arc: B1 W1_H02E0101
arc: B3 Q3
arc: B4 V02S0701
arc: B5 V02N0701
arc: C1 H02E0401
arc: C3 N1_V01N0001
arc: C5 V02N0201
arc: CE1 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 H02E0001
arc: E1_H01E0101 Q4
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F3
arc: M0 E1_H02W0601
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00L0000
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q5
arc: V00B0100 Q7
arc: W1_H02W0101 F3
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000100010
word: SLICEB.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1000110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R3C22:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 E3_H06W0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0701
arc: A4 H02E0501
arc: B0 W1_H02E0101
arc: B4 W1_H02E0301
arc: C0 F4
arc: C4 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D4 E1_H02W0001
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR1 E1_H02W0301
arc: M3 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q0
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C23:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06W0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: C0 E1_H02W0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q0
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V00T0000 F0
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C24:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E3_H06E0203 S3_V06N0203
arc: H00R0100 S1_V02N0701
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06E0003
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: A0 E1_H01E0001
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0001 Q0
arc: V00B0100 Q5
arc: V01S0000 F0
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C25:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0103 E3_H06W0003
arc: B0 V01N0001
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0100 F0
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C26:PLC2
arc: H00R0100 V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0101 S3_V06N0103
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 S3_V06N0103
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: B1 V01N0001
arc: C0 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C27:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H01W0000 E3_H06W0103
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: M5 W1_H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C28:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 S1_V02N0701
arc: S1_V02S0601 H06W0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 S3_V06N0303
arc: B0 V00B0000
arc: B3 Q3
arc: C0 H02E0601
arc: C3 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D3 E1_H02W0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 Q0
arc: V00B0000 Q6
arc: V00T0000 F0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C29:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 W1_H02E0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: A1 H00L0000
arc: B0 V00B0000
arc: B1 E1_H02W0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C3 E1_H02W0401
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D3 W1_H02E0001
arc: D4 S1_V02N0401
arc: D5 V02S0601
arc: D6 V02N0601
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0100 F4
arc: M2 V00T0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0201 Q0
arc: S3_V06S0103 Q1
arc: V00B0000 Q4
arc: V00T0000 F0
arc: V00T0100 F1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100101011001010
word: SLICEC.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R3C2:PLC2
arc: E1_H02E0501 V06N0303
arc: N1_V02N0201 H06W0103

.tile R3C30:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06N0303
arc: H00R0000 V02S0401
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: A2 H02W0701
arc: A3 V00T0000
arc: A4 V00B0000
arc: B0 N1_V02S0301
arc: B2 W1_H02E0101
arc: B5 H01E0101
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 Q7
arc: V01S0000 Q0
arc: V01S0100 Q4
arc: W1_H02W0001 Q0
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C31:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 E1_H02W0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A2 V02S0501
arc: A3 V00B0000
arc: A4 W1_H02E0701
arc: A7 V02S0101
arc: B0 V00T0000
arc: B1 V02S0301
arc: B5 S1_V02N0701
arc: B6 N1_V01S0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: S1_V02S0701 Q5
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C32:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0203 V06N0203
arc: H00L0000 V02N0001
arc: H00L0100 H02W0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0201
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: A2 W1_H02E0701
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 H02W0501
arc: A7 H00L0000
arc: B0 S1_V02N0301
arc: B1 E1_H02W0301
arc: B6 S1_V02N0701
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 Q7
arc: V01S0000 Q6
arc: V01S0100 Q1
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C33:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 S1_V02N0201
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H02E0601
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A3 V00B0000
arc: A4 H02W0701
arc: A6 H02W0501
arc: B0 H02W0101
arc: B1 V01N0001
arc: B2 E1_H01W0100
arc: B5 E1_H02W0101
arc: B7 V00T0000
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q5
arc: S1_V02S0301 Q3
arc: V01S0100 Q2
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C34:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02E0001
arc: H00R0100 H02W0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06W0303
arc: V00T0000 V02N0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0701 V02N0701
arc: B0 V00T0000
arc: B1 V01N0001
arc: B4 E1_H02W0101
arc: B6 V02N0501
arc: B7 H02E0301
arc: C5 S1_V02N0001
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 0011001111001100
word: SLICEC.K0.INIT 0011001111001100
word: SLICED.K1.INIT 0011001111001100
word: SLICEC.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R3C35:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02W0101
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B7 H02W0301
arc: C0 H02W0401
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 F7
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1110110010100000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R3C36:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0601 W3_H06E0303
arc: V00T0000 H02E0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: A0 W1_H02E0501
arc: A1 V02S0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: C4 H02E0601
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 W1_H02E0001
arc: D4 H00R0100
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F0
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: W1_H02W0601 Q4
word: SLICEC.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111000010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R3C37:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: H00R0000 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 H06E0003
arc: V00B0000 H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0303 S3_V06N0303
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 F0
arc: V01S0000 Q0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C38:PLC2
arc: E1_H02E0101 V06N0103
arc: H00R0100 H02W0701
arc: N1_V02N0201 H01E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H01E0001
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: A0 V02N0501
arc: A6 V00T0100
arc: B0 H02E0301
arc: B6 V02N0701
arc: C0 W1_H02E0401
arc: C6 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D6 H00R0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1110101011000000
word: SLICED.K0.INIT 0000101011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R3C39:PLC2
arc: E1_H02E0501 V06N0303
arc: E3_H06E0003 V06N0003
arc: H00L0100 V02N0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 H06E0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0100 H02E0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A2 H00L0100
arc: A4 V02S0301
arc: A7 V02N0301
arc: B1 V02N0101
arc: B2 E1_H02W0101
arc: B4 W1_H02E0301
arc: B7 V00B0000
arc: C0 E1_H02W0401
arc: C2 V02S0601
arc: C4 E1_H02W0601
arc: C7 V02N0001
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 V02N0201
arc: D4 F2
arc: D7 E1_H02W0201
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M2 N1_V01N0001
arc: N1_V01N0001 F7
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0101010100001111
word: SLICEA.K1.INIT 1100110011111111
word: SLICED.K1.INIT 0000000011100100
word: SLICEB.K0.INIT 0011011110111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000110010101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R3C3:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 S1_V02N0401
arc: V00T0000 V02N0601
arc: A0 E1_H02W0701
arc: B0 V02N0301
arc: C0 V02N0401
arc: D0 H00R0000
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: M0 V00T0000
word: SLICEA.K0.INIT 0101111101110111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C40:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: H00R0100 H02E0501
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: A1 S1_V02N0701
arc: B1 V00T0000
arc: C1 V02N0401
arc: C2 H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02W0501
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V01S0000 F0
arc: W1_H02W0201 Q2
word: SLICEA.K1.INIT 1111100010001000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R3C41:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06N0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0203 N1_V01S0000
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 V06N0203
arc: C0 N1_V02S0601
arc: C2 N1_V02S0601
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 V01S0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C42:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06N0303
arc: H00L0000 H02E0001
arc: N1_V02N0601 H02E0601
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 E1_H01W0100
arc: C0 H02E0601
arc: C2 H02E0601
arc: CE0 H02W0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 N1_V02S0001
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C43:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 H01E0101
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 V02N0101
arc: A0 W1_H02E0701
arc: A3 V02N0701
arc: A7 H00R0000
arc: B0 S1_V02N0101
arc: B3 E1_H02W0301
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C7 S1_V02N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 N1_V02S0001
arc: D3 E1_H02W0001
arc: D7 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: LSR0 H02W0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S3_V06S0103 Q2
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0111011101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0100010011100100
word: SLICEB.K1.INIT 1100010111001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C44:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 H02E0601
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00T0100 V02N0701
arc: W1_H02W0301 S1_V02N0301
arc: A0 E1_H02W0701
arc: A4 V02S0301
arc: B0 V02N0301
arc: B4 H00R0000
arc: C0 H02W0401
arc: C4 V02N0201
arc: D0 V02N0001
arc: D4 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0100
word: SLICEA.K0.INIT 0100111101111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0011000010111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R3C45:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02N0601
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 H06W0303
arc: V00B0100 H02E0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: A0 V02N0501
arc: A2 W1_H02E0701
arc: A3 V02N0701
arc: A7 H00R0000
arc: B0 V02N0101
arc: B2 V02S0301
arc: B3 V02N0301
arc: B4 V02N0701
arc: B5 H02E0101
arc: B7 V00B0100
arc: C0 E1_H02W0601
arc: C2 H02E0601
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 V02N0001
arc: C7 H02W0401
arc: D0 H02E0001
arc: D2 F0
arc: D3 H02E0001
arc: D4 H02E0201
arc: D7 V00B0000
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M4 H02E0401
arc: V00B0000 F4
arc: V00T0100 F3
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000111100110011
word: SLICEC.K1.INIT 1100111111001111
word: SLICED.K1.INIT 1000000011110000
word: SLICEB.K1.INIT 0000110000001010
word: SLICEA.K0.INIT 0111011100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0101000011011000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R3C46:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 S1_V02N0301
arc: N1_V02N0101 H06E0103
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0100 W1_H02E0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 V01N0101
arc: A2 H02E0501
arc: A3 V01N0101
arc: A6 H02E0501
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 W1_H02E0301
arc: C2 H02E0401
arc: C3 H02E0601
arc: C6 H02E0401
arc: D2 V00T0100
arc: D3 H01E0101
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 V01N0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: S1_V02S0101 F3
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0101000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100100001001100
word: SLICEB.K1.INIT 1000000010100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C47:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02S0201
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0301 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0401
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0501
arc: A2 N1_V02S0501
arc: A5 E1_H02W0501
arc: A6 S1_V02N0101
arc: B0 S1_V02N0101
arc: B2 S1_V02N0101
arc: C0 F4
arc: C1 H02E0601
arc: C2 S1_V02N0601
arc: C3 F4
arc: C4 E1_H01E0101
arc: C6 H02W0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 W1_H02E0201
arc: D2 Q2
arc: D3 V02S0001
arc: D4 E1_H02W0001
arc: D5 S1_V02N0401
arc: D6 H02E0001
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 F3
arc: H01W0100 F1
arc: LSR0 V00T0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0601 F6
arc: S3_V06S0303 F5
arc: V01S0000 Q2
arc: W1_H02W0201 Q0
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000101110111011
word: SLICEC.K1.INIT 1111111110101010
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1110101011010101
word: SLICED.K0.INIT 1010111100001111
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R3C48:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02S0601
arc: S1_V02S0401 H02W0401
arc: V00B0100 S1_V02N0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 E1_H02W0201
arc: W3_H06W0103 E1_H01W0100
arc: A1 H01E0001
arc: A2 H02W0701
arc: A3 H01E0001
arc: B1 E1_H02W0301
arc: B3 V02N0101
arc: B6 V00B0000
arc: C1 E1_H02W0401
arc: C3 V02S0601
arc: C6 V02N0201
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 H02W0201
arc: D6 H02E0201
arc: D7 H02W0001
arc: E1_H01E0001 F2
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: M0 V00B0100
arc: M2 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S3_V06S0203 F7
arc: V00B0000 Q6
arc: W1_H02W0401 Q6
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1100111111001100
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0011001100100011
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C49:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 V02N0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: A4 H02E0701
arc: A7 Q7
arc: B1 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: C1 H00R0100
arc: C3 H00L0000
arc: C4 V01N0101
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0201
arc: D3 H02E0201
arc: D4 W1_H02E0001
arc: D7 V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: S1_V02S0601 F4
arc: V00T0000 Q0
arc: V00T0100 F3
arc: V01S0000 F1
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 1100111110001010
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 1111110011110000
word: SLICED.K1.INIT 1010101011111010
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1100111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C4:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02W0101
arc: A0 W1_H02E0501
arc: A3 E1_H02W0701
arc: A7 H02W0701
arc: B2 H02W0301
arc: B3 H02W0301
arc: B7 V02N0501
arc: C0 V02N0401
arc: C1 V02N0601
arc: C2 N1_V02S0401
arc: C3 H02W0601
arc: C7 V00T0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V00B0100
arc: D3 H01E0101
arc: D7 V02N0401
arc: E1_H02E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F3
arc: N1_V02N0701 F7
arc: V01S0100 F0
word: SLICEB.K0.INIT 0011000000110000
word: SLICED.K1.INIT 0100010101000000
word: SLICEB.K1.INIT 0010001011100010
word: SLICEA.K0.INIT 0000010110101111
word: SLICEA.K1.INIT 1111111100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R3C50:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 N1_V01S0000
arc: A0 E1_H02W0701
arc: A2 F7
arc: A5 E1_H01W0000
arc: A7 H02W0701
arc: B0 H02W0101
arc: B1 E1_H01W0100
arc: B2 H02E0301
arc: C0 H02W0401
arc: C1 E1_H01W0000
arc: C2 E1_H02W0601
arc: C4 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02W0001
arc: D2 W1_H02E0001
arc: D4 E1_H02W0201
arc: D5 E1_H01W0100
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F0
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F1
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000110000000000
word: SLICEC.K1.INIT 0101010110101010
word: SLICEB.K0.INIT 0100011100000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R3C51:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0401
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H02E0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: A1 H00R0000
arc: A3 V00B0000
arc: A4 N1_V01N0101
arc: A5 V00B0000
arc: A6 N1_V01N0101
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H02W0301
arc: B7 V00B0000
arc: C1 N1_V01N0001
arc: C2 H02E0401
arc: C3 N1_V01N0001
arc: C4 Q4
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 V01S0100
arc: D3 H01E0101
arc: D4 S1_V02N0401
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q2
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S3_V06S0203 F7
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 F6
arc: V01S0100 Q3
arc: W1_H02W0001 F0
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0011001111111111
word: SLICEA.K1.INIT 0011101000111111
word: SLICEC.K1.INIT 0000000000001010
word: SLICED.K1.INIT 0011001111111100
word: SLICED.K0.INIT 0000000001010000
word: SLICEB.K0.INIT 1111001111110000
word: SLICEB.K1.INIT 1111111100000100
word: SLICEC.K0.INIT 1010010100000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R3C52:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 H01E0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H01W0100
arc: A0 H01E0001
arc: A2 S1_V02N0701
arc: A4 H02E0701
arc: B2 S1_V02N0101
arc: C2 V02N0601
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 Q2
arc: D4 V02S0601
arc: E1_H01E0101 Q0
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 Q0
arc: S1_V02S0001 Q2
arc: V01S0000 F4
word: SLICEA.K0.INIT 1111111110101010
word: SLICEC.K0.INIT 1010101011111111
word: SLICEB.K0.INIT 1111100010001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C53:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 H01E0101
arc: V00B0000 S1_V02N0001
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02S0501
arc: A2 V00T0000
arc: A4 W1_H02E0501
arc: A6 H00R0000
arc: A7 H00R0000
arc: B1 S1_V02N0301
arc: B4 N1_V01S0000
arc: B7 N1_V01S0000
arc: C1 H00R0100
arc: C3 N1_V01S0100
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 F2
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 F2
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0301 F1
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V00T0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0101 F3
arc: W1_H02W0401 Q6
arc: W1_H02W0601 F4
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111111110101010
word: SLICED.K1.INIT 0100101001011010
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 1111110011001100
word: SLICEC.K0.INIT 0001000100110011
word: SLICEB.K0.INIT 0101010100000000
word: SLICED.K0.INIT 1010010110100101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R3C54:PLC2
arc: H00R0000 W1_H02E0401
arc: S3_V06S0103 H01E0101
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: A2 H01E0001
arc: A3 H01E0001
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 N1_V01S0000
arc: C0 N1_V01N0001
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1111111100001111
word: SLICEB.K0.INIT 1100101100001000
word: SLICEB.K1.INIT 1111101100111000
word: SLICEC.K0.INIT 1111001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R3C55:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0101 H01E0101

.tile R3C56:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0201 H02E0201

.tile R3C57:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201

.tile R3C58:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0601 H06E0303

.tile R3C59:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0701 H06E0203

.tile R3C5:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02E0001
arc: H00R0000 V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0001 E3_H06W0003
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0701
arc: A2 H02W0501
arc: B0 V02N0101
arc: B2 H00L0000
arc: C0 H02W0601
arc: C2 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 S1_V02N0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02E0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S3_V06S0103 Q2
word: SLICEB.K0.INIT 1110101011000000
word: SLICEA.K0.INIT 0101111101110111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C61:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0103 H06E0103

.tile R3C62:PLC2
arc: S3_V06S0103 H06E0103

.tile R3C63:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103

.tile R3C64:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R3C67:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203

.tile R3C69:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203

.tile R3C6:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06N0203
arc: A0 E1_H02W0501
arc: A2 S1_V02N0501
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: B0 H00R0100
arc: B2 V02N0301
arc: B5 H02E0301
arc: B6 E1_H02W0101
arc: C0 H02E0401
arc: C2 V02S0601
arc: C5 H02E0601
arc: C6 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 H00R0000
arc: D5 F0
arc: D6 V00B0000
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q2
arc: S3_V06S0303 Q6
word: SLICEB.K0.INIT 1111100010001000
word: SLICED.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 0001111111011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0010001011100010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C70:PLC2
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 H06E0103

.tile R3C72:PLC2
arc: N1_V02N0701 H06E0203

.tile R3C73:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003

.tile R3C74:PLC2
arc: N1_V02N0201 H01E0001

.tile R3C75:PLC2
arc: N1_V02N0201 W1_H02E0201

.tile R3C78:PLC2
arc: N1_V02N0201 E1_H01W0000

.tile R3C79:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: H01W0000 W3_H06E0103

.tile R3C7:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H06W0203
arc: V00B0100 H02E0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 V02S0501
arc: A2 E1_H02W0501
arc: A7 N1_V01S0100
arc: B2 H00R0100
arc: B7 V02N0501
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C2 H02W0601
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: S3_V06S0003 Q0
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1010111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R3C80:PLC2
arc: N1_V02N0201 H02E0201

.tile R3C8:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 H02E0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0601
arc: A0 V02S0701
arc: A6 S1_V02N0301
arc: B0 H02W0301
arc: B6 V02S0501
arc: C0 S1_V02N0601
arc: C6 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D6 W1_H02E0001
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1110101011000000
word: SLICED.K0.INIT 0000101011001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R3C9:PLC2
arc: E1_H02E0301 V02N0301
arc: H00L0000 H02E0201
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 E1_H02W0701
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: A0 F7
arc: A3 S1_V02N0701
arc: A7 H00L0000
arc: B0 V02N0301
arc: B1 V02N0301
arc: B3 V02N0101
arc: B7 S1_V02N0701
arc: C0 E1_H02W0601
arc: C1 N1_V01N0001
arc: C2 N1_V02S0401
arc: C3 H02E0401
arc: C7 V02N0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: D7 V02N0401
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: V00T0100 F3
arc: V01S0100 F7
word: SLICED.K1.INIT 0000100000101010
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1111110010111000
word: SLICEA.K1.INIT 1111111111110011
word: SLICEB.K1.INIT 0000001000000111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R40C10:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003

.tile R40C11:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R40C12:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile R40C13:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103

.tile R40C14:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R40C15:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R40C16:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R40C17:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R40C19:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R40C23:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R40C24:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R40C25:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303

.tile R40C27:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R40C28:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R40C29:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R40C30:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R40C31:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R40C32:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R40C33:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R40C35:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R40C41:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R40C42:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R40C43:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R40C44:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R40C47:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R40C4:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303

.tile R40C53:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R40C59:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R40C5:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R40C65:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R40C6:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0203 N3_V06S0203

.tile R40C71:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R40C77:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R40C7:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile R40C83:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R40C8:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R40C9:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R41C12:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R41C14:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R41C15:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R41C17:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R41C19:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R41C22:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R41C24:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 N3_V06S0103

.tile R41C26:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R41C39:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R41C40:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R41C41:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R41C42:PLC2
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R41C4:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R41C5:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R42C15:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R42C16:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0203 N3_V06S0103

.tile R42C17:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R42C22:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R42C23:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R42C24:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R42C25:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R42C30:PLC2
arc: N3_V06N0203 S1_V02N0701

.tile R42C40:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R42C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R42C42:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: V01S0000 N3_V06S0103

.tile R42C43:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R42C4:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R43C11:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R43C12:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R43C13:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R43C14:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R43C17:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R43C18:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R43C20:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R43C21:PLC2
arc: E3_H06E0303 N3_V06S0303

.tile R43C23:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R43C24:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303

.tile R43C25:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R43C41:PLC2
arc: V01S0100 N3_V06S0303

.tile R43C42:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203

.tile R43C43:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R43C4:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R43C5:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R44C11:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R44C12:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R44C13:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R44C14:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R44C15:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R44C16:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R44C17:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R44C18:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203

.tile R44C19:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R44C22:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R44C23:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R44C24:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R44C25:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R44C26:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R44C30:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501

.tile R44C31:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R44C32:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R44C33:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R44C3:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R44C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203

.tile R44C42:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R44C4:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203

.tile R44C7:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R44C8:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R45C12:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R45C14:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R45C15:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R45C16:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R45C17:PLC2
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R45C19:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 N3_V06S0103

.tile R45C22:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R45C23:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R45C24:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R45C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R45C40:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R45C41:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R45C42:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R45C43:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R45C4:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R45C5:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R47C12:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R47C14:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R47C15:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R47C17:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: C2 V02N0401
arc: D2 N1_V02S0201
arc: F2 F2_SLICE
arc: N3_V06N0103 F2
word: SLICEB.K0.INIT 1111111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R47C19:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R47C22:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R47C24:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R47C26:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R47C39:PLC2
arc: E3_H06E0003 N3_V06S0003

.tile R47C40:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R47C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R47C42:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R47C4:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R47C5:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R48C15:PLC2
arc: N3_V06N0003 S1_V02N0301

.tile R48C16:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0303 N3_V06S0203

.tile R48C17:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: S3_V06S0203 N3_V06S0103

.tile R48C22:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R48C23:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R48C24:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R48C25:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R48C40:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R48C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R48C42:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100

.tile R48C43:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R48C4:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R49C11:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R49C12:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R49C13:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R49C14:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R49C17:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303

.tile R49C18:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R49C20:PLC2
arc: W3_H06W0303 N3_V06S0303

.tile R49C23:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R49C24:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R49C25:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R49C42:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R49C43:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R49C4:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R49C5:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R4C10:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100

.tile R4C11:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 H02W0401
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V06N0203
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q2
arc: E3_H06E0003 Q3
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: M2 V00B0000
arc: M3 H00L0100
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C12:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100

.tile R4C13:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H01W0100 E3_H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 V01N0101
arc: A1 H00L0100
arc: A3 V02N0701
arc: A4 S1_V02N0301
arc: A5 H02W0701
arc: A7 H02W0501
arc: B1 V02N0301
arc: B3 E1_H02W0301
arc: B4 V02S0501
arc: B5 H00R0000
arc: B7 V00T0000
arc: C1 N1_V01S0100
arc: C3 N1_V01N0001
arc: C4 N1_V02S0001
arc: C5 S1_V02N0001
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 V01S0100
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 V02N0601
arc: D7 H02W0001
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR0 W1_H02E0501
arc: M0 V00B0100
arc: M2 H02W0601
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: V01S0100 F7
word: SLICEC.K1.INIT 0000001100010001
word: SLICED.K1.INIT 1000101000000010
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1010101000001000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R4C14:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: A0 F5
arc: A1 F5
arc: A4 H02W0701
arc: A5 H02W0701
arc: A7 H00L0000
arc: B1 H02W0301
arc: B4 V02S0701
arc: B5 V00B0100
arc: B7 W1_H02E0301
arc: C1 F4
arc: C4 W1_H02E0601
arc: C5 H02W0601
arc: C7 V02S0001
arc: D1 H00R0000
arc: D4 S1_V02N0601
arc: D5 V02S0601
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
word: SLICEC.K0.INIT 1010100000100000
word: SLICEA.K0.INIT 0101010101010101
word: SLICEA.K1.INIT 0000000000000100
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1000000011000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C15:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02W0501
arc: A2 H00L0100
arc: A3 H01E0001
arc: A5 F7
arc: A7 H02W0501
arc: B1 V02N0101
arc: B2 F3
arc: B3 H02W0301
arc: B5 H00L0000
arc: B6 H02W0101
arc: B7 V02N0701
arc: C1 V02N0601
arc: C2 F6
arc: C3 S1_V02N0601
arc: C5 V02N0001
arc: C6 E1_H02W0601
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 S1_V02N0201
arc: D4 H01W0000
arc: D5 V01N0001
arc: D6 H02W0001
arc: D7 H00R0100
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: M0 H02W0601
arc: M3 H01W0100
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111000100000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000000000100
word: SLICED.K0.INIT 0000000000111111
word: SLICEB.K1.INIT 0010001110101111
word: SLICEB.K0.INIT 0011111110111111
word: SLICED.K1.INIT 1000101000000010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C16:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 V02S0601
arc: N1_V02N0601 E1_H01W0000
arc: S3_V06S0003 H06W0003
arc: V00B0000 V02S0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02W0701
arc: A1 V02S0501
arc: A3 F5
arc: A4 V00B0000
arc: A5 V02N0301
arc: A6 H00L0000
arc: A7 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 F3
arc: B5 H02E0301
arc: B6 S1_V02N0501
arc: B7 V02N0501
arc: C3 H02E0601
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: C6 V02N0201
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H00R0000
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 F7
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 0010001110101111
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000001001100
word: SLICED.K1.INIT 1010101000000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C17:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02S0501
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 H06E0203
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 N1_V02S0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A3 S1_V02N0501
arc: A5 V02N0301
arc: A6 V02S0301
arc: B3 E1_H02W0101
arc: B5 H02W0301
arc: B6 V00B0000
arc: B7 F3
arc: C5 H01E0001
arc: C6 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 V02N0001
arc: D5 H02W0201
arc: D6 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0501 F7
arc: V00B0100 F7
word: SLICED.K1.INIT 1111111111001100
word: SLICEB.K1.INIT 1111111101110111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C18:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H06W0303
arc: V00B0000 N1_V02S0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 H00L0100
arc: A2 H02E0501
arc: A3 E1_H02W0501
arc: A5 H02E0701
arc: A7 V02S0101
arc: B0 H02E0101
arc: B1 F3
arc: B2 W1_H02E0301
arc: B5 W1_H02E0301
arc: C0 V02N0601
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: C3 E1_H02W0401
arc: C5 H01E0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02W0201
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D5 S1_V02N0601
arc: D7 H00R0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: V00B0100 F7
arc: V01S0000 Q1
word: SLICEB.K1.INIT 0000010100001111
word: SLICEB.K0.INIT 0010001110101111
word: SLICEA.K1.INIT 0011111110111111
word: SLICED.K1.INIT 0000010100001111
word: SLICEC.K1.INIT 0011000111110101
word: SLICEA.K0.INIT 1101010111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R4C19:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0101
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H01E0001
arc: A1 H00L0100
arc: A2 F7
arc: A3 H02W0501
arc: A4 F5
arc: A5 H02E0701
arc: A7 V02S0301
arc: B0 V02N0301
arc: B1 F3
arc: B2 H02W0101
arc: B4 V02S0501
arc: B5 H02W0301
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 F4
arc: C3 S1_V02N0601
arc: C4 V02N0201
arc: C5 V00T0000
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H02W0001
arc: D2 V02N0201
arc: D3 V02S0201
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1000100010101010
word: SLICEA.K0.INIT 1111111101011101
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 0000010100001111
word: SLICEC.K0.INIT 0010001110101111
word: SLICEA.K1.INIT 0011111110111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C20:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W1_H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 F5
arc: A5 W1_H02E0501
arc: B0 F3
arc: B3 V02N0101
arc: B5 H02E0101
arc: C0 H02E0401
arc: C3 V02N0601
arc: C5 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D3 E1_H02W0201
arc: D5 H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEB.K1.INIT 0000000000111111
word: SLICEC.K1.INIT 0010001110101111
word: SLICEA.K0.INIT 0111011111110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R4C21:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 E1_H01W0000
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: B0 V02S0301
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C22:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 N1_V02S0301
arc: N1_V02N0701 H06W0203
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 S3_V06N0203
arc: A6 N1_V02S0101
arc: B0 V02S0301
arc: B2 H02E0301
arc: B6 N1_V01S0000
arc: C0 V02N0401
arc: C2 E1_H02W0601
arc: C6 W1_H02E0601
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 Q2
arc: D6 E1_H02W0201
arc: E1_H01E0001 F0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 F0
arc: M4 H02W0401
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111001111000000
word: SLICED.K0.INIT 0000000001001100
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R4C23:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: A1 E1_H02W0701
arc: A2 E1_H01E0001
arc: B2 H00R0000
arc: C0 H02E0601
arc: C1 H00L0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V02N0201
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H01W0100 F0
arc: M4 E1_H01E0101
arc: M5 H00L0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 Q2
arc: V00B0100 Q7
arc: V01S0000 Q0
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C24:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0103 H06E0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 V02S0501
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 N1_V02S0101
arc: C0 N1_V01N0001
arc: C1 V02N0401
arc: C2 V02N0601
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 V02N0201
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q7
arc: M3 H02E0201
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0701 Q7
arc: S3_V06S0303 Q6
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0000 F1
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1100110011001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R4C25:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 W1_H02E0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02W0501
arc: A2 F5
arc: A3 V02N0501
arc: A4 H02E0701
arc: A5 V02N0301
arc: A7 S1_V02N0301
arc: B0 V02N0101
arc: B1 Q1
arc: B2 F3
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B7 V02N0701
arc: C0 H00L0100
arc: C2 F4
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 V00T0000
arc: C7 E1_H02W0601
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 H02E0001
arc: D5 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: M2 V00B0000
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
arc: S1_V02S0001 Q2
arc: V00B0000 Q4
arc: V00B0100 F7
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 1110111001000100
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000010000
word: SLICEC.K0.INIT 1011010010000111
word: SLICED.K1.INIT 0010000000101010
word: SLICEB.K1.INIT 0010001000001010
word: SLICEC.K1.INIT 0000101100001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C26:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 V02N0301
arc: A6 F7
arc: A7 F5
arc: B0 E1_H01W0100
arc: B3 W1_H02E0101
arc: B4 W1_H02E0301
arc: B5 H02W0301
arc: B6 F3
arc: B7 H01E0101
arc: C0 H00R0100
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 H02W0401
arc: C6 F4
arc: C7 H02E0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 H02W0201
arc: D3 S1_V02N0201
arc: D4 H02W0001
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 Q5
arc: H01W0000 Q0
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: V01S0000 F6
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1001110010010011
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1001101010010101
word: SLICED.K1.INIT 1001000000001001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C27:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 E1_H02W0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 V01N0101
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: A0 H02W0501
arc: B0 H02W0301
arc: B1 V01N0001
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q1
word: SLICEA.K1.INIT 1100000011000000
word: SLICEA.K0.INIT 1110000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C28:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 H02W0601
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: A0 H02W0501
arc: A1 V01N0101
arc: B1 H02E0101
arc: B2 E1_H01W0100
arc: B4 E1_H02W0301
arc: C0 V02N0601
arc: C2 H00L0100
arc: C4 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D2 H02E0201
arc: D4 H02E0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q4
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1011101110001000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEA.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C29:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 V06N0203
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H01E0001
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: A2 V02N0501
arc: A3 V02S0501
arc: A4 H02E0501
arc: A5 V02N0301
arc: A6 H00R0000
arc: A7 H02W0701
arc: B0 V00B0000
arc: B2 H00L0000
arc: B3 V01N0001
arc: B4 H02W0101
arc: B5 V02S0701
arc: B6 H02E0101
arc: B7 W1_H02E0301
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F5
arc: E1_H02E0501 Q5
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F4
arc: H01W0100 F6
arc: M2 V00T0000
arc: M5 H02E0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
arc: S1_V02S0301 F3
arc: S1_V02S0701 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C2:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601

.tile R4C30:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 H02W0401
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00T0000 H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0501
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 V02S0101
arc: A5 H02W0701
arc: A6 N1_V02S0301
arc: A7 V02N0301
arc: B0 V02N0101
arc: B1 S1_V02N0301
arc: B2 V01N0001
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 H00L0000
arc: B6 S1_V02N0701
arc: B7 V02S0501
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F4
arc: M4 E1_H02W0401
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0401 Q4
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: V01S0100 Q4
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C31:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0401 H06W0203
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02W0501
arc: A2 V00B0000
arc: A3 V01N0101
arc: A4 V00T0000
arc: A5 H02E0701
arc: A6 H00L0000
arc: A7 H02W0701
arc: B0 V02S0101
arc: B1 V02N0301
arc: B2 V01N0001
arc: B3 V02S0301
arc: B4 S1_V02N0701
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 V02N0501
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M5 H00L0100
arc: M7 H02E0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0501 Q7
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0303 Q5
arc: V01S0000 F7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C32:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0001
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 H06W0103
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 N1_V02S0001
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 V01N0101
arc: A2 H02W0501
arc: A3 E1_H02W0701
arc: A4 H02W0701
arc: A5 V00T0000
arc: A6 V02N0101
arc: A7 E1_H02W0501
arc: B0 V02S0301
arc: B1 V02S0101
arc: B2 N1_V02S0301
arc: B3 H02W0301
arc: B4 H02E0101
arc: B5 N1_V02S0501
arc: B6 E1_H02W0301
arc: B7 S1_V02N0701
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M3 H00R0100
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F0
arc: S1_V02S0701 F5
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0101 Q3
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C33:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 S3_V06N0303
arc: H00R0000 V02S0601
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 W3_H06E0003
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 V01N0101
arc: A1 H00R0000
arc: A6 E1_H01W0000
arc: A7 E1_H01W0000
arc: B0 H02W0101
arc: B1 V02N0101
arc: B2 E1_H01W0100
arc: C6 V02N0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0001 F6
arc: S3_V06S0103 F2
arc: V01S0100 F2
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0101101001011010
word: SLICED.K1.INIT 0101010110101010
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R4C34:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H01E0001
arc: V00B0000 W1_H02E0601
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: A1 V01N0101
arc: A2 F7
arc: B0 H02E0101
arc: B1 H02E0301
arc: C0 W1_H02E0401
arc: C3 V02S0401
arc: C4 E1_H01E0101
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V02S0201
arc: D3 V01S0100
arc: D4 V02N0401
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0001 Q0
arc: W1_H02W0201 F2
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 0101010110101010
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R4C35:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A2 N1_V02S0701
arc: A3 N1_V02S0501
arc: A4 F5
arc: A5 N1_V01N0101
arc: A6 H00L0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B6 V00T0000
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 W1_H02E0601
arc: C5 V02S0001
arc: C6 V02N0001
arc: C7 F6
arc: D0 V02S0001
arc: D1 V00T0100
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02E0001
arc: D5 S1_V02N0601
arc: D6 W1_H02E0001
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 V00B0000
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: V01S0000 F7
arc: W3_H06W0103 F2
word: SLICEC.K1.INIT 0000000000000101
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R4C36:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 V01N0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A3 H02E0701
arc: A4 H02E0501
arc: A6 H00R0000
arc: A7 N1_V01N0101
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B6 H02W0101
arc: B7 E1_H02W0301
arc: C0 H02W0401
arc: C1 N1_V01N0001
arc: C3 E1_H02W0401
arc: C4 V02N0201
arc: C6 V00T0000
arc: C7 S1_V02N0201
arc: D0 E1_H02W0201
arc: D3 V00B0100
arc: D4 V02N0401
arc: D6 F0
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 V00B0000
arc: M2 H02W0601
arc: N1_V02N0701 F7
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000111100110011
word: SLICEA.K1.INIT 1100111111001111
word: SLICED.K0.INIT 1000000011110000
word: SLICED.K1.INIT 0000101000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C37:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 W1_H02E0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0501
arc: A1 H00R0000
arc: A3 S1_V02N0501
arc: A4 V00T0000
arc: A6 V02S0101
arc: A7 N1_V01N0101
arc: B0 E1_H02W0301
arc: B1 N1_V02S0101
arc: B2 H02W0101
arc: B4 W1_H02E0101
arc: B6 V02S0501
arc: B7 W1_H02E0101
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 N1_V01N0001
arc: C4 H02E0601
arc: C6 H02E0601
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H02E0001
arc: D3 S1_V02N0201
arc: D4 H02E0001
arc: D6 F2
arc: D7 H02W0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1110110010100000
word: SLICED.K1.INIT 0011000000100010
word: SLICEC.K0.INIT 0011101101111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000001111001111
word: SLICEB.K1.INIT 1111111101010101
word: SLICED.K0.INIT 1000000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C38:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H06E0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0701
arc: A1 V02S0701
arc: A4 V00B0000
arc: B0 V02S0101
arc: B1 H01W0100
arc: B2 H01W0100
arc: B4 E1_H02W0101
arc: B6 V02S0501
arc: C0 V02S0401
arc: C1 H02W0401
arc: C2 H02W0601
arc: C3 H02W0401
arc: C4 H02E0601
arc: C6 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 H02W0001
arc: D6 F2
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 W1_H02E0501
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F4
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K0.INIT 0000111100110011
word: SLICEB.K1.INIT 1111111100001111
word: SLICED.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0101000001000100
word: SLICEC.K0.INIT 0011101101111111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R4C39:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 V02N0601
arc: H00R0000 H02W0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 S3_V06N0103
arc: A0 H02W0701
arc: B0 V02S0101
arc: C0 V02S0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R4C3:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: A6 H02W0701
arc: B0 V00B0000
arc: B6 V00T0000
arc: C0 N1_V01N0001
arc: C1 H02E0601
arc: C6 E1_H02W0401
arc: D0 H02E0201
arc: D1 V00B0100
arc: D6 H02E0201
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: N1_V02N0601 F6
word: SLICED.K0.INIT 0010001100100000
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 1111000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R4C40:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0501
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 E1_H02W0501
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 E1_H02W0501
arc: A6 V02N0101
arc: A7 S1_V02N0301
arc: B0 S1_V02N0301
arc: B3 N1_V02S0301
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 E1_H02W0301
arc: B7 H02E0301
arc: C0 S1_V02N0601
arc: C3 H02E0601
arc: C5 W1_H02E0401
arc: C6 F4
arc: C7 W1_H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 H02E0201
arc: D3 F0
arc: D4 H02E0001
arc: D6 E1_H02W0201
arc: D7 S1_V02N0601
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00B0100 F7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0101010100000000
word: SLICEC.K0.INIT 0100010001110111
word: SLICEC.K1.INIT 1100111111001111
word: SLICED.K0.INIT 1000101000001010
word: SLICED.K1.INIT 0000000011100100
word: SLICEA.K0.INIT 0001111111011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0101000011011000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C41:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N1_V01S0100
arc: A0 S1_V02N0501
arc: A2 H02W0701
arc: A4 H02E0701
arc: A5 V02N0101
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B0 H02W0101
arc: B3 S1_V02N0101
arc: B4 V02S0501
arc: B5 H02W0301
arc: B6 S1_V02N0501
arc: B7 V02S0501
arc: C0 H02W0401
arc: C2 S1_V02N0601
arc: C4 N1_V02S0001
arc: C5 H02W0601
arc: C6 H02E0601
arc: C7 N1_V02S0001
arc: D0 S1_V02N0001
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 F0
arc: D5 F2
arc: D6 S1_V02N0601
arc: D7 E1_H02W0201
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 V00T0000
arc: V00B0000 F6
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0101010100001111
word: SLICEB.K1.INIT 1100110011111111
word: SLICEC.K1.INIT 1000000010101010
word: SLICED.K1.INIT 0010001011100010
word: SLICED.K0.INIT 0011000100100000
word: SLICEA.K0.INIT 0111011101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0010001011100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R4C42:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0601 V02N0601
arc: N1_V02N0501 S1_V02N0501
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E1_H01W0100
arc: A2 H02E0701
arc: A6 V02N0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 H02W0301
arc: B6 V02S0701
arc: C0 H02E0401
arc: C2 V02N0401
arc: C6 E1_H01E0101
arc: D0 H02E0201
arc: D1 H02W0001
arc: D2 V02N0001
arc: D6 V01N0001
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0000
arc: N1_V02N0601 F6
arc: S1_V02S0201 F0
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0100111001000100
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 1100110011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R4C43:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0601 W1_H02E0301
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00T0000
arc: A4 E1_H02W0501
arc: A6 V02S0101
arc: A7 N1_V01N0101
arc: B0 H02W0101
arc: B2 V02S0101
arc: B4 V02S0701
arc: B6 W1_H02E0101
arc: B7 V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C2 S1_V02N0401
arc: C4 V00T0000
arc: C6 E1_H02W0601
arc: C7 V00B0100
arc: D0 H02E0001
arc: D1 S1_V02N0001
arc: D2 H02E0001
arc: D4 W1_H02E0201
arc: D6 W1_H02E0001
arc: D7 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: N1_V01N0001 F6
arc: V01S0100 F4
arc: W1_H02W0201 F2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0101000001000100
word: SLICEB.K0.INIT 0011101101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0010001100100000
word: SLICEA.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 1111111100001111
word: SLICED.K1.INIT 1000000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C44:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H02W0501
arc: A5 S1_V02N0301
arc: A7 V02S0301
arc: B1 H02W0101
arc: B4 S1_V02N0501
arc: B5 E1_H02W0101
arc: B7 V00T0000
arc: C0 H02E0601
arc: C2 H00L0000
arc: C4 W1_H02E0601
arc: C5 E1_H02W0601
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D4 H01W0000
arc: D5 H02W0201
arc: D7 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0401 F4
arc: N1_V02N0701 F5
arc: S1_V02S0201 Q2
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 0000111101010101
word: SLICEA.K1.INIT 1111111100110011
word: SLICED.K1.INIT 1000000011001100
word: SLICEC.K1.INIT 0011001000010000
word: SLICEC.K0.INIT 1111001111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R4C45:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02E0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02N0201
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: A0 H00L0100
arc: A3 V02N0701
arc: A6 H02E0701
arc: B0 H02W0301
arc: B3 H02E0301
arc: B6 H02E0301
arc: C0 E1_H02W0601
arc: C3 H02E0601
arc: C6 V02N0001
arc: D0 H02E0001
arc: D3 F0
arc: D6 H00R0100
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0000
word: SLICEA.K0.INIT 0101111101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000101011001010
word: SLICED.K0.INIT 0000110010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C46:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 H02E0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: A2 V01N0101
arc: B0 V02S0301
arc: B5 E1_H02W0301
arc: B7 V00T0000
arc: C0 V02S0401
arc: C4 Q4
arc: C5 E1_H02W0601
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V02N0201
arc: D4 E1_H01W0100
arc: D7 H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0401 Q4
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N3_V06N0203 F7
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0100 Q4
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 0000001100000011
word: SLICEB.K0.INIT 1010101011111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111110000111100
word: SLICED.K1.INIT 1111110000001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R4C47:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06W0203
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 N1_V02S0701
arc: A5 V02S0301
arc: B2 H02W0101
arc: B5 H02E0301
arc: B6 E1_H02W0301
arc: C2 S1_V02N0601
arc: C4 Q4
arc: C5 V00T0100
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0001
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q4
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V00B0000 F6
arc: V00B0100 F5
arc: V01S0000 F7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111101010
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1111111111000000
word: SLICEC.K0.INIT 0000111100001111
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C48:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 H06E0303
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: V00B0100 H02E0501
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A2 S1_V02N0701
arc: A4 H02E0701
arc: A5 E1_H01W0000
arc: A6 H02E0701
arc: A7 E1_H01W0000
arc: B2 S1_V02N0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C2 E1_H02W0601
arc: C4 V00T0000
arc: C5 H02E0601
arc: C6 V00T0000
arc: C7 H02E0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D2 N1_V02S0201
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: LSR0 H02E0301
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 E1_H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0501 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1110101011111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0010000010100011
word: SLICEC.K1.INIT 0010000010111011
word: SLICED.K0.INIT 0010000010101111
word: SLICED.K1.INIT 0111010111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C49:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0401 H06E0203
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0701
arc: A2 H02E0701
arc: A4 F5
arc: A5 H02E0701
arc: A7 Q7
arc: B0 E1_H01W0100
arc: B2 E1_H01W0100
arc: B4 V02S0701
arc: B5 V01S0000
arc: B6 E1_H02W0101
arc: C0 N1_V01N0001
arc: C2 V02N0601
arc: C4 E1_H01E0101
arc: C5 H02W0401
arc: C6 V00B0100
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V00B0100
arc: D4 V02N0401
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F6
arc: N1_V02N0101 F1
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F7
arc: V01S0000 Q4
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0000000010101010
word: SLICEC.K1.INIT 1000111010011111
word: SLICED.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0000100000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0100111000000100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111110111011101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C4:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: W1_H02W0701 S3_V06N0203
arc: A0 W1_H02E0501
arc: B0 E1_H02W0301
arc: C0 W1_H02E0401
arc: C1 W1_H02E0601
arc: C2 E1_H02W0601
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 H02W0001
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 F2
arc: V01S0000 F2
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0100011101000111
word: SLICEA.K1.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R4C50:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: H00R0100 S1_V02N0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02W0601
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0701
arc: A2 V02S0701
arc: A4 H02E0701
arc: A6 H02E0501
arc: A7 E1_H02W0701
arc: B4 E1_H02W0301
arc: C0 H02W0401
arc: C4 H02E0401
arc: C6 H02E0401
arc: C7 E1_H02W0401
arc: D0 H02E0001
arc: D2 E1_H02W0001
arc: D4 W1_H02E0201
arc: D7 V02N0601
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: E1_H02E0401 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F1
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 V00B0000
arc: S3_V06S0303 F6
arc: V00B0100 F7
arc: V01S0000 F6
arc: W1_H02W0101 F1
word: SLICED.K0.INIT 1010000010100000
word: SLICEC.K0.INIT 1111110111111000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000101000001111
word: SLICEB.K0.INIT 1111111101010101
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000111111111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R4C51:PLC2
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 H02E0301
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02N0301
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 H02E0701
arc: A6 F5
arc: B3 H02E0101
arc: B4 V02N0501
arc: B5 V02N0701
arc: C1 F4
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02S0001
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 V00B0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H02E0201
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 S1_V02N0601
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F1
arc: H01W0100 F7
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: V00B0000 F4
arc: V01S0100 F1
word: SLICEA.K0.INIT 1010101011111111
word: SLICEA.K1.INIT 1111101011111111
word: SLICEB.K0.INIT 0000000010101111
word: SLICEB.K1.INIT 0011001100100011
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0001110111011101
word: SLICEC.K1.INIT 0000001100110011
word: SLICED.K0.INIT 0000010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R4C52:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 H02E0601
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0301 H06W0003
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0000
arc: A4 W1_H02E0501
arc: B4 V02N0701
arc: C0 H02E0601
arc: C1 N1_V01N0001
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 E1_H02W0201
arc: D4 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00B0000 F4
arc: V01S0000 F1
word: SLICEC.K0.INIT 1111111110001000
word: SLICEA.K0.INIT 1111111101010000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R4C53:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0201 H02E0201
arc: S1_V02S0601 H06E0303
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0001
arc: W1_H02W0001 V02N0001
arc: W3_H06W0203 S3_V06N0203
arc: A0 V02N0701
arc: A2 V01N0101
arc: A6 E1_H01W0000
arc: B2 E1_H01W0100
arc: C0 H00L0000
arc: C2 N1_V01N0001
arc: C6 V01N0101
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 E1_H02W0201
arc: D6 E1_H02W0201
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00R0000 F6
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1010111100001111
word: SLICEB.K0.INIT 1110101111000011
word: SLICED.K0.INIT 1111010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C54:PLC2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: B0 H01W0100
arc: B6 V02N0701
arc: C0 H00L0000
arc: C6 V02N0201
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 Q2
arc: D6 V02N0401
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V00B0000 F6
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 1111110011110000
word: SLICEA.K0.INIT 1111000011111100
word: SLICEB.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C55:PLC2
arc: V00B0000 H02E0401
arc: W1_H02W0201 V02N0201
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: B0 V01N0001
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111001111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C56:PLC2
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103

.tile R4C57:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R4C58:PLC2
arc: N1_V02N0701 W3_H06E0203

.tile R4C59:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R4C5:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: H00R0100 H02W0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 H02W0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S3_V06N0203
arc: A0 F5
arc: A5 V02N0101
arc: B0 H00R0100
arc: B5 H02E0101
arc: C0 V02N0401
arc: C5 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D5 S1_V02N0601
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111111111101111
word: SLICEC.K1.INIT 1010001000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C63:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R4C65:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R4C69:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R4C6:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06N0203
arc: H00L0100 S1_V02N0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 F7
arc: A1 V02S0501
arc: A2 H02E0701
arc: A3 H00L0100
arc: A7 W1_H02E0501
arc: B0 F3
arc: B1 V01N0001
arc: B2 H02E0301
arc: B3 H02W0101
arc: B5 V02N0701
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 E1_H01W0000
arc: C2 V02N0401
arc: C3 H00R0100
arc: C5 V02S0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D5 S1_V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1000000011001100
word: SLICEA.K0.INIT 1111111111111101
word: SLICEA.K1.INIT 1111111111111101
word: SLICEB.K0.INIT 0000000010101100
word: SLICEC.K1.INIT 1111001100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R4C70:PLC2
arc: N1_V02N0401 E1_H01W0000

.tile R4C71:PLC2
arc: H01W0000 W3_H06E0103

.tile R4C75:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R4C78:PLC2
arc: N1_V02N0701 H06E0203

.tile R4C7:PLC2
arc: E1_H02E0401 H01E0001
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 H06W0103
arc: V00B0100 V02N0301
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 E1_H02W0401
arc: A1 H02W0701
arc: A2 V02S0701
arc: A4 N1_V01N0101
arc: A6 N1_V01N0101
arc: A7 V02S0301
arc: B1 E1_H02W0101
arc: B2 H00R0000
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: B6 H02E0301
arc: B7 V02N0701
arc: C1 F4
arc: C2 N1_V01N0001
arc: C6 E1_H02W0401
arc: C7 W1_H02E0601
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D4 V02S0401
arc: D5 H02E0201
arc: D6 S1_V02N0401
arc: D7 F2
arc: E3_H06E0203 F7
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 W1_H02E0401
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0203 Q7
arc: V00B0000 F6
word: SLICED.K0.INIT 0000110000001010
word: SLICEB.K0.INIT 0111011101011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0100010011100100
word: SLICEC.K0.INIT 0001000111011101
word: SLICEC.K1.INIT 1100110011111111
word: SLICEA.K1.INIT 1000110000001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C8:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: H00L0000 V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 N1_V01S0000
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H01E0001
arc: A2 V00T0000
arc: A4 S1_V02N0301
arc: A6 H00R0000
arc: B0 V02S0301
arc: B2 S1_V02N0301
arc: B4 H00L0000
arc: B6 V02N0701
arc: C0 V02S0601
arc: C2 H00L0000
arc: C4 F6
arc: C6 V00T0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V02N0201
arc: D4 H01W0000
arc: D6 V02S0401
arc: E1_H01E0001 Q2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q4
arc: M2 V00B0100
arc: M4 W1_H02E0401
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F0
arc: N3_V06N0203 F4
arc: V00T0000 Q2
word: SLICEA.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0001101111111111
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0011101100001000
word: SLICEB.K0.INIT 0000101011001010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R4C9:PLC2
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 V02N0201
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: B0 H02W0301
arc: B1 H02W0101
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 F1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0103 Q1
arc: V01S0100 Q0
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C11:PLC2
arc: N3_V06N0303 S1_V02N0501

.tile R50C12:PLC2
arc: N3_V06N0103 S1_V02N0101

.tile R50C13:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R50C14:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0203

.tile R50C15:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0203

.tile R50C16:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R50C17:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R50C18:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0303 N3_V06S0203

.tile R50C19:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R50C22:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R50C23:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R50C24:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R50C25:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R50C26:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R50C30:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0501

.tile R50C31:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701

.tile R50C32:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103

.tile R50C36:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R50C3:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R50C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R50C42:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103

.tile R50C4:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R50C7:PLC2
arc: N3_V06N0003 H06E0003

.tile R51C12:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R51C14:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R51C15:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R51C16:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R51C17:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R51C19:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R51C22:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R51C23:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R51C24:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501

.tile R51C2:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R51C40:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R51C41:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R51C42:PLC2
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R51C43:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R51C4:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R51C5:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R52C10:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103

.tile R52C11:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R52C12:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R52C13:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 N3_V06S0103

.tile R52C14:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R52C15:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R52C16:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R52C17:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R52C18:PLC2
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103

.tile R52C19:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R52C23:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R52C24:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R52C25:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003

.tile R52C26:PLC2
arc: E3_H06E0103 S3_V06N0103

.tile R52C27:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R52C28:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R52C29:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R52C30:PLC2
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303

.tile R52C31:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303

.tile R52C32:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R52C33:PLC2
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R52C35:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203

.tile R52C36:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R52C37:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R52C41:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R52C42:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R52C43:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203

.tile R52C44:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R52C4:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003

.tile R52C5:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R52C6:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303

.tile R52C7:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R52C8:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303

.tile R52C9:PLC2
arc: N3_V06N0003 H06W0003

.tile R53C12:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R53C14:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R53C15:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R53C17:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R53C19:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R53C22:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R53C24:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R53C26:PLC2
arc: V01S0100 N3_V06S0303

.tile R53C40:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R53C41:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R53C42:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R53C44:PLC2
arc: S3_V06S0003 H06E0003

.tile R53C4:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R53C5:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R54C16:PLC2
arc: V01S0100 N3_V06S0303

.tile R54C17:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R54C22:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R54C23:PLC2
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R54C24:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R54C25:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: V01S0000 N3_V06S0103

.tile R54C26:PLC2
arc: S3_V06S0103 N1_V01S0100

.tile R54C40:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R54C41:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R54C42:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0003

.tile R54C43:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R54C4:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R55C11:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R55C12:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R55C13:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203

.tile R55C14:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R55C16:PLC2
arc: S3_V06S0103 N1_V01S0100

.tile R55C17:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R55C18:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R55C23:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100

.tile R55C24:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R55C25:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303

.tile R55C42:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0701 N3_V06S0203

.tile R55C43:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R55C4:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203

.tile R55C5:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R56C13:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0701

.tile R56C14:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401

.tile R56C15:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601

.tile R56C16:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501

.tile R56C17:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 N3_V06S0103

.tile R56C18:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303

.tile R56C19:PLC2
arc: S1_V02S0601 N3_V06S0303

.tile R56C22:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303

.tile R56C23:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203

.tile R56C24:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0701 N3_V06S0203

.tile R56C25:PLC2
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H06E0203

.tile R56C26:PLC2
arc: N3_V06N0103 S1_V02N0201

.tile R56C32:PLC2
arc: N3_V06N0103 S1_V02N0201

.tile R56C3:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R56C41:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R56C42:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203

.tile R56C43:PLC2
arc: S1_V02S0001 W1_H02E0001
arc: W1_H02W0501 N1_V02S0501

.tile R56C4:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203

.tile R57C12:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R57C13:PLC2
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 V01N0101

.tile R57C14:PLC2
arc: S1_V02S0001 V01N0001
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R57C15:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R57C16:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R57C17:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: S1_V02S0601 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R57C19:PLC2
arc: S1_V02S0201 W1_H02E0201
arc: V01S0100 N3_V06S0303

.tile R57C22:PLC2
arc: E1_H02E0401 N3_V06S0203

.tile R57C23:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203

.tile R57C24:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 N3_V06S0203

.tile R57C25:PLC2
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 H02E0501

.tile R57C2:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R57C40:PLC2
arc: E3_H06E0003 N3_V06S0003

.tile R57C41:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0601 N3_V06S0303

.tile R57C42:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: C4 H02E0401
arc: D4 V02N0401
arc: F4 F4_SLICE
arc: N1_V01N0001 F4
arc: V01S0100 F4
word: SLICEC.K0.INIT 1111111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R57C43:PLC2
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N3_V06S0203

.tile R57C4:PLC2
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601

.tile R57C5:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R59C12:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R59C14:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100

.tile R59C15:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203

.tile R59C17:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303

.tile R59C18:PLC2
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501

.tile R59C19:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303

.tile R59C22:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R59C23:PLC2
arc: E1_H02E0301 V02S0301

.tile R59C24:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303

.tile R59C25:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H02E0601

.tile R59C40:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R59C41:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003

.tile R59C42:PLC2
arc: E1_H02E0601 V01N0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0701 N3_V06S0203

.tile R59C43:PLC2
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 H02E0601

.tile R59C44:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R59C4:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R59C5:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000

.tile R5C10:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0303 H01E0101
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 S1_V02N0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0701
arc: B0 E1_H01W0100
arc: C0 H02W0401
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C11:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 W1_H02E0401
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00R0000
arc: B0 H02E0301
arc: C0 E1_H02W0601
arc: D0 E1_H02W0001
arc: F0 F5A_SLICE
arc: M0 V00B0100
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 0011001100110001
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C12:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02N0501
arc: A1 V01N0101
arc: A2 H00L0100
arc: A4 H02W0701
arc: B0 V02N0301
arc: B1 N1_V02S0301
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 E1_H02W0101
arc: C0 E1_H02W0401
arc: C1 V02N0601
arc: C2 F4
arc: C3 F4
arc: C4 V02N0201
arc: C6 H02E0401
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 E1_H02W0001
arc: D3 V02S0001
arc: D4 V02S0601
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H02E0201 Q0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 1110101011000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 0000010010001100
word: SLICED.K0.INIT 0000111100000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111110110101000
word: SLICEB.K1.INIT 1111110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R5C13:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V01N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 V02S0501
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 H00R0000
arc: B0 V02N0101
arc: B1 H02W0301
arc: B2 S1_V02N0101
arc: B3 E1_H02W0301
arc: B4 H02W0101
arc: B5 F3
arc: B6 H02W0101
arc: B7 E1_H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 E1_H02W0401
arc: C4 H02W0601
arc: C5 E1_H01E0101
arc: C6 V01N0101
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 N1_V02S0201
arc: D2 V02S0201
arc: D3 H02W0201
arc: D4 V02S0601
arc: D5 E1_H02W0201
arc: D6 V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q0
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICED.K0.INIT 1010001010000000
word: SLICEC.K0.INIT 1010100000100000
word: SLICED.K1.INIT 0000000000001100
word: SLICEB.K1.INIT 0101010101010100
word: SLICEC.K1.INIT 1010101000001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R5C14:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 H01E0001
arc: H00L0000 N1_V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 H02E0501
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02W0101
arc: B6 H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V02S0201
arc: C5 H02E0401
arc: C6 E1_H02W0401
arc: CE1 N1_V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q3
arc: V00B0000 F4
arc: V01S0100 Q4
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000110000001101
word: SLICED.K0.INIT 0101010101010100
word: SLICEC.K0.INIT 0011001000010000
word: SLICEA.K0.INIT 1111011100110111
word: SLICEA.K1.INIT 1100010000000100
word: SLICEC.K1.INIT 0000010110101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R5C15:PLC2
arc: E3_H06E0303 H01E0101
arc: H00L0100 S1_V02N0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: A2 H02W0501
arc: A3 V01N0101
arc: A4 V00B0000
arc: A6 S1_V02N0101
arc: B0 H01W0100
arc: B1 H02E0101
arc: B2 N1_V02S0301
arc: B3 E1_H01W0100
arc: B4 F3
arc: B6 H02W0301
arc: C0 F4
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 H02W0601
arc: C4 S1_V02N0001
arc: C6 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V02S0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D6 S1_V02N0401
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: V01S0000 Q2
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1010100000001000
word: SLICEA.K1.INIT 1010001010000000
word: SLICEB.K0.INIT 1111110101010101
word: SLICEA.K0.INIT 1111111111111101
word: SLICEC.K0.INIT 1000100010001010
word: SLICEB.K1.INIT 1000100000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C16:PLC2
arc: E1_H02E0301 V02N0301
arc: H00L0100 V02N0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: A1 H00L0100
arc: B1 N1_V02S0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B6 E1_H02W0101
arc: B7 E1_H02W0301
arc: C1 S1_V02N0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 E1_H02W0001
arc: D3 E1_H02W0201
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E3_H06E0103 F2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F2
arc: LSR0 W1_H02E0501
arc: M0 V00B0100
arc: M2 H02W0601
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1010001010100000
word: SLICED.K1.INIT 0011001100000000
word: SLICED.K0.INIT 0000000000110011
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R5C17:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0303 H01E0101
arc: V00B0000 E1_H02W0601
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A2 E1_H02W0701
arc: A4 H02W0701
arc: A6 H02W0701
arc: B1 V02N0101
arc: B4 E1_H02W0301
arc: B6 H02E0301
arc: C0 E1_H01W0000
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: C6 H02W0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 E1_H02W0201
arc: D2 V02N0201
arc: D6 V00B0000
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 F0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: S1_V02S0201 Q2
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
arc: V01S0100 F6
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 1111101010100000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEC.K0.INIT 1000100010001000
word: SLICEA.K1.INIT 1111110000001100
word: SLICED.K0.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C18:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 H01E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A1 E1_H01E0001
arc: B0 H02W0101
arc: B1 H02W0101
arc: B4 H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C4 H02E0401
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02S0201
arc: D4 H00R0100
arc: E1_H01E0001 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: H00R0100 Q7
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: M2 V00T0000
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: S1_V02S0501 Q5
arc: S3_V06S0203 Q4
arc: V00T0000 F0
arc: V00T0100 F1
arc: V01S0000 Q4
arc: W1_H02W0001 Q0
word: SLICEC.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 0000111000000010
word: SLICEA.K1.INIT 0000111000000010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C19:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 W1_H02E0201
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 V01N0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02N0701
arc: A2 H00L0100
arc: A4 V02N0101
arc: A5 H02E0701
arc: A7 V00T0100
arc: B0 V02N0301
arc: B2 N1_V02S0101
arc: B3 Q3
arc: B4 E1_H02W0301
arc: B5 H00L0000
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C5 H02W0601
arc: C7 E1_H02W0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0201
arc: D2 Q2
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H00R0000 F4
arc: H01W0000 Q3
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: M0 V00B0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q2
arc: S3_V06S0003 F0
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0100 F4
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F5
word: SLICEA.K1.INIT 1111000010101010
word: SLICED.K1.INIT 0000000001111111
word: SLICED.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0100110010000000
word: SLICEC.K0.INIT 1100110001000100
word: SLICEA.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 0001010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R5C20:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 V02N0601
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H01E0001
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H00R0100
arc: C3 V02N0601
arc: C6 Q6
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 V02N0001
arc: D6 H02E0201
arc: E1_H01E0101 Q4
arc: E1_H02E0301 F1
arc: E1_H02E0401 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0601 Q4
arc: V01S0000 F6
arc: V01S0100 Q5
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1111010011111111
word: SLICEA.K1.INIT 1111010011111111
word: SLICEB.K0.INIT 1111111101001111
word: SLICEB.K1.INIT 1111000011111111
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C21:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02W0401
arc: V00T0000 H02E0201
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E3_H06W0303
arc: A1 V01N0101
arc: A4 V00T0000
arc: B1 E1_H02W0101
arc: B4 F1
arc: B5 F1
arc: C4 V01N0101
arc: C5 V01N0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D4 V00B0000
arc: D5 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F0
arc: N1_V02N0601 F4
arc: N3_V06N0003 Q0
arc: N3_V06N0203 F4
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
arc: S3_V06S0203 F4
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W1_H02W0001 Q0
arc: W1_H02W0301 F1
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICEA.K1.INIT 1000100010001000
word: SLICEC.K1.INIT 0000111111001111
word: SLICEC.K0.INIT 0000111101001111
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R5C22:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00R0000
arc: B0 H02E0101
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 0100010000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C23:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0501
arc: A2 E1_H02W0501
arc: B1 Q1
arc: C0 H02E0601
arc: C1 H00L0000
arc: C2 H00L0000
arc: C5 S1_V02N0001
arc: CE1 H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0201
arc: D2 V00B0100
arc: D5 W1_H02E0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q2
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: M3 H00R0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: S1_V02S0701 Q7
arc: S3_V06S0303 Q6
arc: V00B0100 Q5
arc: V00T0100 F1
arc: V01S0000 F2
arc: V01S0100 Q3
arc: W1_H02W0001 F0
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R5C24:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0301
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H01E0001
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00R0000
arc: A6 V02N0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 V02S0301
arc: B4 H02E0301
arc: B6 E1_H02W0301
arc: C0 H02W0601
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 H00R0100
arc: C4 V01N0101
arc: C6 S1_V02N0001
arc: CE2 W1_H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 S1_V02N0201
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 E1_H01W0100
arc: D6 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q3
arc: E1_H02E0001 F2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 F0
arc: E1_H02E0301 F1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: H01W0100 F0
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F4
arc: S1_V02S0201 Q2
arc: S1_V02S0301 F1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V01S0000 Q5
arc: V01S0100 F2
arc: W1_H02W0101 F3
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICED.K0.INIT 0001000000010011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C25:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0201
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0203 S3_V06N0203
arc: B0 E1_H01W0100
arc: B1 W1_H02E0101
arc: B2 W1_H02E0301
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 E1_H01W0000
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 S1_V02N0201
arc: D2 V01S0100
arc: D3 V02S0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H01W0000 F3
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: S1_V02S0301 F1
arc: S3_V06S0103 F1
arc: V00T0100 F3
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0101 F3
arc: W1_H02W0601 Q4
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1111001111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C26:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 H06E0103
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 S3_V06N0303
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A2 V00T0000
arc: A3 E1_H02W0701
arc: A5 E1_H01W0000
arc: A7 F5
arc: B1 F3
arc: B2 V02S0101
arc: B3 W1_H02E0101
arc: B4 H01E0101
arc: B5 N1_V01S0000
arc: B7 E1_H02W0101
arc: C0 W1_H02E0601
arc: C1 H02W0601
arc: C3 H02E0601
arc: C4 H02W0401
arc: C5 E1_H02W0601
arc: C7 F4
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02W0001
arc: D2 Q2
arc: D3 H02E0201
arc: D4 E1_H02W0001
arc: D5 V01N0001
arc: D7 V02N0401
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 Q3
arc: H01W0000 F5
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 F1
arc: V01S0100 Q0
arc: W1_H02W0001 F2
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1011101110001000
word: SLICEC.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1000110000000100
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0010001000100011
word: SLICEB.K1.INIT 0010000001110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C27:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 V02S0201
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 H02E0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A4 V00T0000
arc: B0 F3
arc: B2 W1_H02E0301
arc: B3 V02N0101
arc: B4 H02W0301
arc: C0 F4
arc: C2 E1_H02W0401
arc: C3 H00L0100
arc: C4 W1_H02E0401
arc: C5 H02W0401
arc: CE0 V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 Q2
arc: D3 V02S0001
arc: D4 S1_V02N0401
arc: D5 V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: M1 H00R0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q6
arc: V00T0100 Q1
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 0101100101101010
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 0000100100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R5C28:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: A0 H02W0501
arc: A2 V00T0000
arc: A4 V02N0301
arc: A5 W1_H02E0701
arc: A6 F5
arc: B2 V02N0301
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: C0 V02S0401
arc: C2 W1_H02E0601
arc: C4 H02W0601
arc: C5 V02N0001
arc: C6 F4
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 H02W0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 0010110101111000
word: SLICEC.K1.INIT 0010001100100000
word: SLICEB.K0.INIT 0000101100001000
word: SLICED.K0.INIT 0000000000000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R5C29:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02W0501
arc: A1 H02W0701
arc: A2 H00L0100
arc: A3 V02S0701
arc: A4 E1_H01W0000
arc: A5 V02S0301
arc: B1 H02E0101
arc: C0 N1_V02S0601
arc: C2 H02W0401
arc: C3 V02S0601
arc: C4 V02S0001
arc: C5 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02S0201
arc: D2 W1_H02E0201
arc: D3 V02S0201
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q4
arc: S1_V02S0201 Q0
arc: S1_V02S0701 Q5
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: V01S0100 Q1
arc: W1_H02W0501 Q5
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1010101001011010
word: SLICEA.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1010101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C2:PLC2
arc: E1_H02E0001 V02N0001
arc: E3_H06E0203 S3_V06N0203
arc: S1_V02S0201 E3_H06W0103

.tile R5C30:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W1_H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02S0501
arc: A2 V00B0000
arc: A3 V00B0000
arc: B0 W1_H02E0301
arc: B1 H01W0100
arc: B3 V02S0101
arc: B4 H02E0101
arc: C1 V02S0601
arc: C2 H02W0601
arc: C4 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 H02W0001
arc: D3 H00R0000
arc: D4 V00B0000
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: V01S0000 Q1
arc: V01S0100 Q4
word: SLICEC.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1110111001000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C31:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02E0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H01E0001
arc: A3 V02S0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: B7 H02W0301
arc: C0 H00L0100
arc: C1 N1_V01N0001
arc: C2 H02E0601
arc: C4 H02W0401
arc: C6 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 N1_V02S0601
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q3
arc: N1_V02N0701 F7
arc: S3_V06S0203 Q4
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
word: SLICEA.K0.INIT 1011100010111000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1110111000100010
word: SLICEC.K0.INIT 1111001111000000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0011001111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R5C32:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 S1_V02N0601
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 V02N0601
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: A0 W1_H02E0501
arc: A1 V02S0701
arc: B0 H02W0101
arc: B1 H02W0301
arc: B2 H02W0101
arc: B3 H02W0301
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: C4 E1_H02W0401
arc: C5 V02N0001
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02W0001
arc: D2 V00T0100
arc: D3 V02S0001
arc: D4 V02N0401
arc: D5 E1_H02W0201
arc: D6 H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0601 F6
arc: S1_V02S0201 Q0
arc: V00T0100 Q1
arc: V01S0100 Q2
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1110111000100010
word: SLICEB.K0.INIT 1111110000110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R5C33:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H01E0101
arc: N3_V06N0103 W3_H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H01E0001
arc: A5 V02N0301
arc: A6 V02N0301
arc: A7 V02N0301
arc: B0 V02S0301
arc: B5 W1_H02E0101
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H02W0401
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: D6 H00L0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: N3_V06N0003 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0601 F6
arc: V01S0100 F5
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 0000111111110000
word: SLICED.K0.INIT 0011011010011100
word: SLICEC.K1.INIT 0010011111011000
word: SLICED.K1.INIT 0011011010011100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R5C34:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A1 E1_H01E0001
arc: A2 E1_H02W0501
arc: A3 V00T0000
arc: A5 E1_H01W0000
arc: A6 V02N0301
arc: A7 V02S0301
arc: B0 H02E0301
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B3 V02S0101
arc: B5 H02E0301
arc: B6 H02W0101
arc: B7 S1_V02N0501
arc: C0 V02S0401
arc: C1 E1_H02W0401
arc: C2 H00L0000
arc: C3 E1_H02W0601
arc: C5 V00B0100
arc: C6 V00T0000
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 V00B0100
arc: D5 E1_H02W0201
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: S1_V02S0301 F1
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V01S0100 F3
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0001111010110100
word: SLICEB.K0.INIT 0001110111100010
word: SLICEC.K1.INIT 0110010101101010
word: SLICEB.K1.INIT 0110011001011010
word: SLICEA.K1.INIT 0110011000111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R5C35:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: A0 F7
arc: A1 V02S0501
arc: A2 V02N0501
arc: A3 H02E0701
arc: A5 V02N0301
arc: A7 V02S0101
arc: B0 V02S0301
arc: B1 H00R0100
arc: B5 H02E0101
arc: B7 N1_V01S0000
arc: C0 H02E0601
arc: C1 N1_V02S0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 V02N0201
arc: C7 F4
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D5 V00B0000
arc: D7 V02S0401
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q6
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: V01S0100 F2
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0101000100000100
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111101000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R5C36:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: A0 H00L0100
arc: A6 V02N0101
arc: A7 H02W0701
arc: B1 H02W0101
arc: B2 S1_V02N0101
arc: B4 V01S0000
arc: B5 H00L0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C4 V00T0000
arc: C5 V01N0101
arc: C6 H02W0401
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: D2 V00B0100
arc: D4 V01N0001
arc: D5 V02N0401
arc: D6 V02S0601
arc: D7 V02N0401
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V01S0000 Q5
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q6
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111110000001100
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1010101011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R5C37:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0000 V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0601 H01E0001
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V01N0101
arc: A0 S1_V02N0501
arc: B0 H02W0301
arc: C0 H00L0000
arc: D0 E1_H02W0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C38:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06E0303
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 W3_H06E0303
arc: A0 S1_V02N0701
arc: B0 V02N0301
arc: C0 E1_H01W0000
arc: D0 H02E0201
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C39:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 H02E0301
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 E1_H02W0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0501
arc: B0 E1_H02W0301
arc: C0 V02N0401
arc: D0 H02E0201
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C3:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H06W0003
arc: B0 V02S0101
arc: B2 V02S0101
arc: C0 S1_V02N0601
arc: C2 S1_V02N0601
arc: CE0 H00L0000
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1100000011000000
word: SLICEB.K0.INIT 0000110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C40:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02W0401
arc: W1_H02W0501 V02N0501
arc: W3_H06W0203 E1_H02W0701
arc: A4 H02E0501
arc: B4 V02S0501
arc: C0 H02E0401
arc: C1 S1_V02N0601
arc: C2 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D4 H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F4
arc: S1_V02S0101 Q1
arc: S3_V06S0103 F2
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1010101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R5C41:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A3 S1_V02N0701
arc: A6 H00L0000
arc: A7 V00T0100
arc: B4 E1_H02W0301
arc: B6 V02S0701
arc: B7 W1_H02E0101
arc: C4 S1_V02N0201
arc: C6 H02W0401
arc: C7 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CE1 H00L0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 N1_V02S0201
arc: D3 V00B0100
arc: D4 H00R0100
arc: D6 V02S0401
arc: D7 H02E0201
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q3
arc: N1_V02N0701 Q5
arc: N3_V06N0203 F4
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F6
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0701 Q5
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1010101000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0101010100000000
word: SLICED.K1.INIT 1011000111110101
word: SLICEC.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R5C42:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E1_H01W0100
arc: H00L0000 E1_H02W0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: V00T0000 H02E0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: A2 H02E0501
arc: A4 V02N0101
arc: A5 S1_V02N0301
arc: A6 H02W0701
arc: A7 H02E0501
arc: B0 E1_H02W0101
arc: B2 S1_V02N0301
arc: B4 S1_V02N0701
arc: B5 V02N0701
arc: B6 W1_H02E0101
arc: B7 H02E0301
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: C2 H00L0000
arc: C4 V00T0000
arc: C5 H02W0401
arc: C6 V02S0201
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 V02N0001
arc: D4 F2
arc: D5 F0
arc: D6 H02W0001
arc: D7 V02N0401
arc: E1_H02E0101 Q1
arc: E1_H02E0701 Q7
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0101 Q1
arc: V00B0100 F7
arc: W1_H02W0701 F5
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 1111111100001111
word: SLICEC.K1.INIT 1000000011110000
word: SLICED.K1.INIT 0101000101000000
word: SLICEB.K0.INIT 0111010101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0010001011100010
word: SLICED.K0.INIT 1000110000001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C43:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 W3_H06E0003
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V02N0701
arc: A1 H02W0701
arc: A3 H02W0701
arc: B1 V02N0301
arc: B3 V02N0301
arc: C1 H02E0401
arc: C2 N1_V02S0401
arc: C3 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D3 H00R0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: M0 H01E0001
arc: M2 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F2
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111110001111
word: SLICEB.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 0000000001110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C44:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 H06E0303
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 E1_H02W0701
arc: A5 V00T0100
arc: B1 F3
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 H02W0101
arc: B5 H02W0101
arc: B7 W1_H02E0101
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C7 V02S0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F2
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 H00R0100
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0501
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: N3_V06N0203 F7
arc: S1_V02S0301 F1
arc: S1_V02S0601 F4
arc: V00T0100 F3
arc: V01S0100 F2
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000000110000
word: SLICEB.K0.INIT 0000001100001100
word: SLICEA.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0100010100000101
word: SLICED.K1.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R5C45:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0100 H02E0301
arc: N1_V02N0001 V01N0001
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 E1_H02W0401
arc: A2 V02S0701
arc: A4 W1_H02E0501
arc: A6 N1_V02S0101
arc: A7 V00T0100
arc: B0 V02S0101
arc: B2 V02N0101
arc: B4 E1_H02W0301
arc: B5 H02W0301
arc: B6 F3
arc: B7 N1_V02S0501
arc: C0 V02N0601
arc: C1 V02S0401
arc: C2 V02N0601
arc: C3 S1_V02N0601
arc: C4 W1_H02E0401
arc: C6 E1_H02W0401
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 F0
arc: D5 H02E0201
arc: D6 H00L0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M3 E1_H02W0201
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0201 F2
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00B0100 F5
arc: V01S0100 F3
arc: W1_H02W0301 Q3
arc: W3_H06W0203 F4
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 1111111111001100
word: SLICED.K0.INIT 0000000010000000
word: SLICED.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 0010001000110000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 1000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R5C46:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 V01N0101
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02S0301
arc: V00T0100 H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: A1 F5
arc: A2 V02S0701
arc: A3 V02S0701
arc: B5 H01E0101
arc: C0 V02N0401
arc: C1 N1_V01S0100
arc: C3 H02E0601
arc: C5 H01E0001
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 V02N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0100
arc: LSR1 H02W0501
arc: M2 W1_H02E0601
arc: M3 H00L0100
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0301 F1
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 0101000001010101
word: SLICEC.K1.INIT 0000001100000011
word: SLICEB.K1.INIT 1010101010100000
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C47:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02W0501
arc: A3 H02W0701
arc: A7 S1_V02N0101
arc: B0 H01W0100
arc: B2 H02E0101
arc: B3 H02E0301
arc: B4 N1_V01S0000
arc: B5 V02N0501
arc: B6 S1_V02N0501
arc: B7 H02E0101
arc: C0 E1_H02W0601
arc: C2 V02S0401
arc: C3 F4
arc: C5 E1_H01E0101
arc: C7 W1_H02E0401
arc: CE0 W1_H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: D4 F2
arc: D5 E1_H02W0001
arc: D6 V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H00R0000
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F3
arc: N1_V02N0001 F2
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q4
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00B0100 F5
arc: V01S0000 F3
arc: V01S0100 F3
word: SLICEA.K0.INIT 1111111111101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 0101010000000000
word: SLICEC.K0.INIT 1111111100110011
word: SLICEB.K0.INIT 0000000000110000
word: SLICED.K0.INIT 1111111111001100
word: SLICED.K1.INIT 1110101010101010
word: SLICEC.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R5C48:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H01E0001
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: A1 V02S0501
arc: A2 V01N0101
arc: A3 H02W0701
arc: A4 V02S0301
arc: A5 V02S0301
arc: A6 H02W0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 V01N0001
arc: B3 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: B7 H02W0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 H00L0000
arc: C4 H02W0401
arc: C5 V02S0201
arc: C6 V02N0001
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 Q2
arc: D3 E1_H02W0001
arc: D4 H02W0201
arc: D5 S1_V02N0401
arc: D6 E1_H01W0100
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0101 F3
arc: S1_V02S0001 Q2
arc: V00B0100 F7
arc: V00T0000 F0
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0011000000110000
word: SLICEA.K0.INIT 1111111100111111
word: SLICEA.K1.INIT 0101010100010101
word: SLICED.K0.INIT 1100010011001100
word: SLICEC.K0.INIT 0111011101011111
word: SLICEC.K1.INIT 0010010100101111
word: SLICEB.K1.INIT 1111010100110001
word: SLICEB.K0.INIT 1111111101000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C49:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0601 H06W0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 N1_V01S0100
arc: A0 E1_H02W0501
arc: A1 E1_H02W0701
arc: A2 V02S0701
arc: A3 V02S0501
arc: A5 H02E0501
arc: A6 F5
arc: A7 V02N0101
arc: B0 S1_V02N0301
arc: B1 H02E0101
arc: B2 V02N0301
arc: B6 V02N0501
arc: B7 W1_H02E0101
arc: C0 H02E0601
arc: C1 E1_H01W0000
arc: C2 S1_V02N0401
arc: C4 E1_H02W0401
arc: C6 H02W0601
arc: C7 V00T0000
arc: D0 H02W0201
arc: D1 H02E0201
arc: D2 S1_V02N0201
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: D7 F0
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F3
arc: N1_V01N0001 F7
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: N3_V06N0103 F1
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: V00T0000 F2
arc: V01S0000 F4
arc: V01S0100 F1
arc: W1_H02W0101 F1
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111110100000000
word: SLICEB.K0.INIT 1000000010001010
word: SLICEA.K0.INIT 1000110100000000
word: SLICEB.K1.INIT 0101010100000000
word: SLICED.K0.INIT 0010101000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C4:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 N1_V01S0000
arc: H00R0100 V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0201
arc: A0 E1_H02W0501
arc: B0 H01W0100
arc: C0 H00R0100
arc: D0 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M6 V00B0000
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C50:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H06E0003
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: A0 F7
arc: A2 F7
arc: A3 F7
arc: A4 E1_H02W0501
arc: A5 H02E0501
arc: A6 V02N0301
arc: B0 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 V02S0501
arc: B5 V02S0701
arc: B6 N1_V02S0701
arc: C0 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 H02W0601
arc: C7 V02N0201
arc: D0 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 V01N0001
arc: D5 W1_H02E0001
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F7
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: N1_V01N0001 F5
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00B0000 F6
arc: V01S0000 F7
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 1000000010110000
word: SLICEC.K1.INIT 0010000000000000
word: SLICED.K0.INIT 0101111100110011
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1011001100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1011001100000000
word: SLICEB.K1.INIT 1011001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C51:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 W1_H02E0101
arc: H00R0000 H02W0601
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: A1 F5
arc: A3 W1_H02E0701
arc: A4 F7
arc: A5 H02W0701
arc: A6 H00L0000
arc: B0 H02E0101
arc: B1 V02N0301
arc: B3 W1_H02E0301
arc: B5 V02S0701
arc: B6 E1_H02W0301
arc: C0 N1_V01N0001
arc: C1 H00R0100
arc: C3 E1_H02W0601
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00T0100
arc: D3 V02S0001
arc: D4 V02N0601
arc: D5 H02W0001
arc: D6 H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F7
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: S3_V06S0203 F4
arc: V01S0000 F4
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1100111100001111
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1000100010101010
word: SLICEA.K1.INIT 0101010101000101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C52:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02W0201
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: A1 F7
arc: A4 H02W0701
arc: A5 V02S0301
arc: A6 W1_H02E0701
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B2 V02S0301
arc: B4 S1_V02N0701
arc: B5 N1_V01S0000
arc: B6 W1_H02E0101
arc: B7 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02W0401
arc: C2 H00L0100
arc: C3 V02N0601
arc: C4 V02N0001
arc: C5 V01N0101
arc: C7 S1_V02N0001
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 H02E0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F1
arc: N1_V02N0601 F6
arc: S3_V06S0103 F2
arc: V01S0100 F4
arc: W1_H02W0001 F2
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 1000100011111111
word: SLICEC.K1.INIT 1010110000000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0101010000000001
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1100000011111111
word: SLICED.K1.INIT 0000100000000000
word: SLICEA.K1.INIT 0000111100000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R5C53:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0601
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0000
arc: A1 F7
arc: A5 E1_H02W0701
arc: A6 S1_V02N0101
arc: B2 H00L0000
arc: B6 V00B0000
arc: C0 V02N0401
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 S1_V02N0401
arc: D7 V02S0601
arc: E1_H01E0101 Q0
arc: E1_H02E0101 F1
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F7
arc: N1_V02N0701 F7
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S3_V06S0303 F6
arc: V00B0100 F5
arc: V01S0000 F1
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 1010111100001111
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111101011110000
word: SLICEA.K0.INIT 1010111110101010
word: SLICEB.K0.INIT 1111001100110011
word: SLICED.K0.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C54:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 E1_H01W0000
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: S1_V02S0601 E1_H01W0000
arc: W1_H02W0101 W3_H06E0103
arc: B0 E1_H01W0100
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: S1_V02S0201 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111001111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C55:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 W1_H02E0601
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: A0 W1_H02E0701
arc: A2 H02W0501
arc: A3 H02W0501
arc: B0 W1_H02E0301
arc: B2 V01N0001
arc: C0 N1_V01N0001
arc: C2 H02E0601
arc: C3 H00L0000
arc: CE0 W1_H02E0101
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 Q2
arc: D3 H02E0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1110101111000011
word: SLICEB.K0.INIT 1110110010110011
word: SLICEB.K1.INIT 1010111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C56:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0103 H06E0103
arc: W1_H02W0501 H01E0101

.tile R5C58:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R5C59:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R5C5:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 V02N0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 S1_V02N0201
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: A0 E1_H02W0701
arc: B0 W1_H02E0101
arc: C0 H02E0401
arc: D0 H02E0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C61:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303

.tile R5C62:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R5C64:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 W3_H06E0203

.tile R5C65:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R5C6:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H01E0101
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: A5 N1_V01S0100
arc: A7 S1_V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V02S0501
arc: B5 V02N0701
arc: B7 S1_V02N0501
arc: C2 N1_V01S0100
arc: C4 V02S0001
arc: C5 H02E0401
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 H02E0201
arc: D5 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0101 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: M2 V00T0000
arc: M4 V00B0000
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N3_V06N0203 Q7
arc: S3_V06S0203 F4
word: SLICEC.K1.INIT 0011001000000010
word: SLICEB.K0.INIT 0000001111001111
word: SLICEB.K1.INIT 1100110011111111
word: SLICED.K1.INIT 1011101100000000
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R5C7:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02W0401
arc: S3_V06S0203 H06E0203
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 V02N0701
arc: A4 E1_H02W0701
arc: A6 S1_V02N0301
arc: B4 V02N0501
arc: B6 N1_V01S0000
arc: C0 H00R0100
arc: C4 E1_H02W0401
arc: C6 E1_H02W0401
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D4 V02N0401
arc: D6 V02N0401
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: M0 E1_H02W0601
arc: M4 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
arc: S1_V02S0201 F0
arc: V00B0000 F6
word: SLICEA.K0.INIT 0101000001011111
word: SLICEA.K1.INIT 1010101011111111
word: SLICED.K0.INIT 0000101000001100
word: SLICEC.K0.INIT 0011111101011111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R5C8:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06W0103
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02W0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 E1_H02W0701
arc: B0 E1_H02W0101
arc: C0 H02E0401
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0501 Q7
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C9:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 E3_H06W0203
arc: H00L0100 V02N0101
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 H02W0001
arc: V00T0100 H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06N0203
arc: A1 H00L0000
arc: A2 S1_V02N0501
arc: A4 F5
arc: A5 S1_V02N0301
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 E1_H01W0100
arc: B4 W1_H02E0101
arc: B5 W1_H02E0301
arc: C1 H02E0401
arc: C2 V02N0601
arc: C4 H02E0601
arc: C5 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 E1_H02W0001
arc: D4 F0
arc: D5 H00L0100
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: LSR0 H02E0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
word: SLICEB.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 0011001111111111
word: SLICEA.K1.INIT 0001000001010000
word: SLICEC.K1.INIT 1010001000100010
word: SLICEC.K0.INIT 0001010100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R60C17:PLC2
arc: E1_H02E0601 N3_V06S0303

.tile R60C19:PLC2
arc: N1_V02N0601 W1_H02E0601

.tile R60C22:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203

.tile R60C23:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R60C24:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0401 N3_V06S0203

.tile R60C25:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 H02E0601

.tile R60C26:PLC2
arc: W1_H02W0201 N3_V06S0103

.tile R60C40:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R60C41:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003

.tile R60C42:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R60C43:PLC2
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203

.tile R60C4:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R61C11:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R61C12:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R61C14:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R62C3:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R63C12:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R63C15:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R63C16:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R63C2:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R64C10:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R64C11:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R64C14:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R64C17:PLC2
arc: N3_V06N0103 H06E0103

.tile R64C2:PLC2
arc: E3_H06E0103 S3_V06N0103

.tile R64C8:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R67C11:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R67C12:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003

.tile R67C14:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R68C2:PLC2
arc: S1_V02S0201 H02W0201

.tile R68C3:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103

.tile R69C12:PLC2
arc: S1_V02S0301 N1_V02S0301
arc: V01S0100 N3_V06S0303

.tile R69C15:PLC2
arc: S1_V02S0201 N3_V06S0103

.tile R69C16:PLC2
arc: V01S0100 N3_V06S0303

.tile R69C2:PLC2
arc: E3_H06E0003 N3_V06S0003

.tile R69C5:PLC2
arc: S1_V02S0301 H06E0003

.tile R6C10:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 H01E0001
arc: H00L0000 V02N0201
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00L0000
arc: A3 V02N0501
arc: B1 V00T0000
arc: B3 V02S0301
arc: C1 N1_V01N0001
arc: C3 H02W0401
arc: D0 V01S0100
arc: D1 V00B0100
arc: D3 H02W0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: M0 E1_H02W0601
arc: N1_V01N0001 F3
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000000000100
word: SLICEB.K1.INIT 1000000011000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C11:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 V01N0101
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 N1_V02S0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06N0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A4 V02S0301
arc: A5 V02N0101
arc: B0 V00B0000
arc: B4 E1_H02W0101
arc: B5 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C4 E1_H02W0401
arc: C5 W1_H02E0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 N1_V02S0001
arc: D4 F0
arc: D5 H00L0100
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q7
arc: H01W0100 F4
arc: M0 V00T0100
arc: M1 H02E0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: V01S0000 Q7
word: SLICEC.K1.INIT 0001000000010101
word: SLICEA.K0.INIT 1111101111001000
word: SLICEA.K1.INIT 1111101011111111
word: SLICEC.K0.INIT 1100000011000100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C12:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S3_V06N0303
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 F7
arc: A1 V02N0501
arc: A3 H00L0100
arc: A4 N1_V02S0301
arc: A5 V02N0101
arc: A6 V00T0100
arc: A7 V00T0100
arc: B1 V00B0000
arc: B3 E1_H02W0101
arc: B4 W1_H02E0301
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 V00B0000
arc: C0 N1_V01N0001
arc: C1 H02W0601
arc: C3 F4
arc: C4 F6
arc: C5 V02N0201
arc: C6 V02N0001
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02W0001
arc: D3 F0
arc: D4 V02N0401
arc: D5 V02N0601
arc: D6 S1_V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: LSR1 V00B0100
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0301 Q1
word: SLICEA.K0.INIT 0000010100000000
word: SLICEA.K1.INIT 0000010010001100
word: SLICEC.K0.INIT 0011001100110010
word: SLICED.K1.INIT 1010001010000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1000100010101000
word: SLICED.K0.INIT 0101000101000000
word: SLICEC.K1.INIT 0010001100100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R6C13:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0701 V06N0203
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 H00L0100
arc: A2 V01N0101
arc: A3 F5
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 V02S0301
arc: A7 H02W0701
arc: B0 H02W0301
arc: B1 V02N0301
arc: B2 H00R0100
arc: B3 V02S0301
arc: B4 V01S0000
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 V00B0100
arc: C0 E1_H01W0000
arc: C1 F4
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 E1_H02W0601
arc: C5 S1_V02N0001
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V00T0100
arc: D2 H02E0001
arc: D3 N1_V01S0000
arc: D4 S1_V02N0401
arc: D5 V02S0401
arc: D6 V01N0001
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: V00T0100 F3
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1111110100000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 0000111100001110
word: SLICEC.K0.INIT 1101000010000000
word: SLICED.K1.INIT 1110000001000000
word: SLICEC.K1.INIT 0011001000010000
word: SLICED.K0.INIT 1111110100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C14:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 E1_H02W0201
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E1_H01W0000
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A5 E1_H02W0701
arc: B2 V02N0301
arc: B3 V02S0101
arc: B4 H02E0101
arc: B6 E1_H02W0301
arc: B7 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 V00T0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C15:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 S1_V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0501
arc: A6 H00R0000
arc: A7 H02E0701
arc: B0 V02S0101
arc: B2 E1_H02W0301
arc: B6 S1_V02N0501
arc: B7 F1
arc: C6 H01E0001
arc: C7 H02E0601
arc: D6 F0
arc: D7 F2
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: S1_V02S0201 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
word: SLICED.K0.INIT 1000010000100001
word: SLICED.K1.INIT 1000001001000001
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R6C16:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02W0401
arc: V00T0000 H02W0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02W0701
arc: B0 V00B0000
arc: B2 H00R0000
arc: B3 Q3
arc: C0 E1_H02W0401
arc: C1 E1_H01W0000
arc: C2 N1_V01N0001
arc: C4 Q4
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02N0001
arc: D2 Q2
arc: D3 H00R0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q4
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F0
arc: H00R0000 Q4
arc: H01W0100 F1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
word: SLICEA.K0.INIT 0000001100000001
word: SLICEB.K0.INIT 0011111111000000
word: SLICEB.K1.INIT 0011001111001100
word: SLICEC.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R6C17:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V01N0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H01E0001
arc: A2 V02N0501
arc: A3 V02N0501
arc: B0 H02E0301
arc: B2 S1_V02N0301
arc: B3 Q3
arc: B5 E1_H02W0101
arc: C0 N1_V01N0001
arc: C2 N1_V01N0001
arc: C5 V02S0201
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D5 F0
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H01W0000 F5
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M2 V00B0000
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0201 F0
arc: N1_V02N0501 F5
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
word: SLICEA.K0.INIT 0001000000010001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1100000011001111
word: SLICEB.K0.INIT 0000000000000010
word: SLICEB.K1.INIT 0000000000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R6C18:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 F7
arc: A4 W1_H02E0501
arc: A7 V02N0101
arc: B1 N1_V02S0301
arc: B2 V02S0301
arc: B4 V02N0501
arc: B7 H02E0101
arc: C0 F4
arc: C1 F4
arc: C2 H00L0100
arc: C4 H02E0601
arc: C5 V02N0001
arc: C7 E1_H02W0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D2 V00B0100
arc: D4 H00R0100
arc: D5 V02N0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q2
arc: M0 V00B0000
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V01S0100 F2
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1000101010000000
word: SLICEC.K0.INIT 1000000010100010
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0000000000000100
word: SLICEC.K1.INIT 1111111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R6C19:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0701 V06S0203
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 H06E0003
arc: V00T0000 H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 F5
arc: A1 V01N0101
arc: A2 V00T0000
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 N1_V02S0101
arc: B0 H02W0301
arc: B1 H01W0100
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B5 V02S0501
arc: B6 V02N0501
arc: C0 F6
arc: C1 F4
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 S1_V02N0201
arc: C5 E1_H01E0101
arc: C6 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 V02S0601
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 E1_H02W0301
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEB.K0.INIT 1110111011100100
word: SLICEB.K1.INIT 1111110011111111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1010101000000010
word: SLICEC.K0.INIT 1010101000100000
word: SLICEA.K0.INIT 1111111111101111
word: SLICEA.K1.INIT 1111011111110101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C20:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 S3_V06N0303
arc: V00T0000 H02W0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00R0000
arc: C0 S1_V02N0601
arc: C2 N1_V01N0001
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02W0201
arc: D2 H02W0201
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 F2
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: M3 W1_H02E0201
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0101 F1
arc: V01S0000 F0
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 0100010001010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C21:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N1_V01S0000
arc: V00B0100 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A3 W1_H02E0701
arc: A4 V02N0301
arc: B3 H01W0100
arc: B4 V02N0701
arc: C0 H00L0000
arc: C2 N1_V01N0001
arc: C3 S1_V02N0601
arc: C4 V02N0201
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 H02E0201
arc: D3 S1_V02N0001
arc: D4 N1_V02S0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: W1_H02W0001 Q0
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0001001100000000
word: SLICEC.K0.INIT 1111110111101100
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000011111111
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C22:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 N1_V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: A0 H02W0501
arc: A4 V02N0301
arc: A5 E1_H01W0000
arc: A7 V02N0301
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 H02W0301
arc: B7 S1_V02N0501
arc: C0 H02W0601
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 E1_H02W0601
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 H02E0201
arc: D3 H02W0001
arc: D4 S1_V02N0401
arc: D5 H02E0201
arc: D7 N1_V02S0601
arc: E1_H02E0101 Q3
arc: E1_H02E0201 F0
arc: E1_H02E0701 F5
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: H01W0000 F4
arc: H01W0100 Q1
arc: M1 E1_H02W0001
arc: M4 V00B0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0103 Q1
arc: V00T0000 F2
arc: V01S0100 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1111000011001100
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111110000001100
word: SLICED.K1.INIT 0000111000000100
word: SLICEC.K0.INIT 0000000101010001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C23:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0401
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 H02E0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A2 H02W0501
arc: B1 H00R0100
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 N1_V01N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D2 V02S0201
arc: E1_H01E0001 F2
arc: E1_H02E0001 Q2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: H01W0000 Q6
arc: H01W0100 F0
arc: M3 H01W0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: V01S0000 F1
arc: V01S0100 Q1
arc: W1_H02W0501 Q7
arc: W3_H06W0103 F2
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C24:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 N1_V01S0100
arc: A4 S1_V02N0101
arc: B0 H02E0101
arc: B1 W1_H02E0101
arc: B2 V02N0301
arc: B4 E1_H02W0301
arc: C0 V02S0401
arc: C1 V02S0601
arc: C2 N1_V01N0001
arc: C4 V02N0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 H02E0201
arc: D2 V00B0100
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 F1
arc: E3_H06E0103 F1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F0
arc: M5 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q7
arc: W1_H02W0001 F2
arc: W1_H02W0501 Q5
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEC.K0.INIT 0001000000010011
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C25:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 W1_H02E0701
arc: A4 H02W0501
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 V02N0101
arc: B4 S1_V02N0701
arc: C0 N1_V02S0401
arc: C1 H00L0000
arc: C2 E1_H02W0401
arc: C4 S1_V02N0001
arc: CE1 V02S0201
arc: CE2 H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H00R0000
arc: D4 V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0100 Q0
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q1
arc: N1_V02N0301 F1
arc: S3_V06S0203 Q4
arc: V00B0100 Q7
arc: V01S0000 Q7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 1101100011011000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEC.K0.INIT 1100110011011000
word: SLICEA.K1.INIT 1111001111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C26:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02W0601
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 F7
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 H02E0701
arc: A5 S1_V02N0301
arc: A6 H00L0000
arc: A7 F5
arc: B0 E1_H02W0301
arc: B1 F3
arc: B2 E1_H02W0301
arc: B3 W1_H02E0101
arc: B4 H02W0301
arc: B5 H02E0101
arc: B6 E1_H02W0301
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 F4
arc: C2 V02N0401
arc: C3 S1_V02N0401
arc: C4 W1_H02E0401
arc: C5 W1_H02E0601
arc: C6 H02E0601
arc: C7 F6
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 F0
arc: D2 V02S0001
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 S1_V02N0601
arc: D6 N1_V02S0601
arc: D7 F2
arc: E1_H01E0001 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F1
arc: S1_V02S0001 Q2
arc: V00T0100 Q1
word: SLICEA.K0.INIT 1011010010000111
word: SLICEB.K0.INIT 0100011100000000
word: SLICEB.K1.INIT 0110010101101010
word: SLICEA.K1.INIT 0010000000000000
word: SLICEC.K0.INIT 1011010010000111
word: SLICED.K1.INIT 0000000000000100
word: SLICEC.K1.INIT 0000110100001000
word: SLICED.K0.INIT 0100000001110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C27:PLC2
arc: E1_H02E0101 V02S0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 H02E0101
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 V01N0001
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 H02E0501
arc: A2 V00B0000
arc: A3 V02S0501
arc: A4 S1_V02N0301
arc: A5 V02S0101
arc: A6 H00L0000
arc: A7 V02N0301
arc: B0 F3
arc: B1 H02E0301
arc: B2 W1_H02E0301
arc: B3 S1_V02N0301
arc: B4 W1_H02E0101
arc: B5 H00R0000
arc: B6 F1
arc: C0 H00R0100
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: C3 H02E0601
arc: C4 H02W0601
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 S1_V02N0001
arc: D0 V00B0100
arc: D1 H02W0201
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 E1_H02W0201
arc: D5 S1_V02N0401
arc: D6 F0
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: V00B0100 F7
arc: V01S0100 F7
word: SLICED.K0.INIT 0000000100000000
word: SLICEA.K1.INIT 0100010101000000
word: SLICEC.K0.INIT 0010011100000000
word: SLICEB.K0.INIT 0011000100100000
word: SLICED.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 0001000000000001
word: SLICEC.K1.INIT 0100000001001100
word: SLICEB.K1.INIT 0000101100001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C28:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 S3_V06N0303
arc: A0 W1_H02E0701
arc: A1 H00L0100
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: E1_H01E0001 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K1.INIT 1011000010000000
word: SLICEA.K0.INIT 1011000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C29:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H06W0203
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: B0 E1_H02W0101
arc: C0 E1_H01W0000
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q5
arc: M3 H00L0000
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0003 Q3
arc: S1_V02S0501 Q5
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R6C2:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 V01N0101

.tile R6C30:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A6 V02S0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H01W0100
arc: B3 V02S0301
arc: B4 H02W0301
arc: B6 H02W0301
arc: C0 H00L0000
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 H02E0601
arc: C6 V00B0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 W1_H02E0001
arc: D2 V00T0100
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 E1_H02W0001
arc: D6 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0303 F5
arc: S1_V02S0601 F6
arc: S3_V06S0303 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 0011110001100110
word: SLICED.K0.INIT 0110001101101100
word: SLICEB.K1.INIT 0110010101101010
word: SLICEB.K0.INIT 0101001110101100
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R6C31:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02E0601
arc: V00B0000 V02S0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V02S0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 E1_H02W0501
arc: A2 V01N0101
arc: A3 V00B0000
arc: A4 W1_H02E0701
arc: A5 V02S0301
arc: A6 H02E0501
arc: A7 H00L0000
arc: B0 E1_H01W0100
arc: B1 H02W0301
arc: B2 H02W0101
arc: B3 V02N0101
arc: B4 H02W0301
arc: B5 V01S0000
arc: B6 E1_H02W0301
arc: B7 V00B0000
arc: C0 E1_H02W0601
arc: C3 H00L0100
arc: C4 V02N0001
arc: C5 V02N0001
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V02S0201
arc: D4 V00B0000
arc: D5 V02S0401
arc: D6 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0301 F3
arc: S1_V02S0401 Q4
arc: S1_V02S0701 F5
arc: V01S0000 Q6
arc: V01S0100 F4
word: SLICED.K0.INIT 1100110010101010
word: SLICEB.K0.INIT 1100110010101010
word: SLICEA.K0.INIT 1110001011100010
word: SLICEA.K1.INIT 1010101011001100
word: SLICEC.K1.INIT 0101011010100110
word: SLICEC.K0.INIT 0101001110101100
word: SLICED.K1.INIT 0011011011000110
word: SLICEB.K1.INIT 0101011010011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C32:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 S1_V02N0201
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H01E0101
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 H01E0001
arc: A2 S1_V02N0501
arc: A3 H02E0701
arc: A5 V00T0000
arc: A7 N1_V01N0101
arc: B1 V01N0001
arc: B2 H02E0301
arc: B3 H02E0301
arc: B5 H02E0301
arc: B7 V01S0000
arc: C0 F4
arc: C1 F4
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 V00T0100
arc: C6 H02W0401
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 W1_H02E0001
arc: D6 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q5
arc: H01W0100 F4
arc: M4 V00B0000
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q0
arc: N1_V02N0601 F4
arc: N3_V06N0203 F4
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0401 F4
arc: S1_V02S0501 Q7
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V00T0000 Q0
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 1110001011100010
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 0011011010011100
word: SLICEC.K1.INIT 0011011011000110
word: SLICEB.K1.INIT 0110001101101100
word: SLICED.K0.INIT 1111111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R6C33:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 S3_V06N0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00R0000 V02N0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0001
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E3_H06W0203
arc: A2 V02N0501
arc: A3 V01N0101
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 V02N0301
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B2 V02N0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C34:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00T0000 V02N0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: A2 V01N0101
arc: A3 V02N0701
arc: A4 V00B0000
arc: B0 V02N0301
arc: B1 V01N0001
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: V01S0100 F4
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C35:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H06W0103
arc: V00B0000 V02N0201
arc: V00T0000 V02N0401
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 V01N0101
arc: A3 V02N0501
arc: A4 V00B0000
arc: B0 V00T0000
arc: B2 V01N0001
arc: B5 H00R0000
arc: B6 S1_V02N0501
arc: B7 V02S0501
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F3
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: W1_H02W0001 F0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C36:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A2 V02N0501
arc: A3 V01N0101
arc: A4 V00B0000
arc: A7 H00R0000
arc: B0 S1_V02N0301
arc: B1 V01N0001
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0301 F3
arc: V01S0000 F7
arc: V01S0100 F2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C37:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 W1_H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: V01S0000 S3_V06N0103
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 V01N0101
arc: A7 V02N0301
arc: B0 V01N0001
arc: C7 V02N0201
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: N1_V02N0701 F7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1010111110100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R6C38:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0100 E1_H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: B0 W1_H02E0101
arc: C0 H02E0601
arc: D0 H02W0001
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C39:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0103 W1_H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H06E0203
arc: V00B0000 E1_H02W0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0701
arc: B0 V02S0101
arc: C0 H02E0401
arc: D0 V02S0201
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C3:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 N1_V01S0000
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: V00B0000 V02N0201
arc: W1_H02W0001 S3_V06N0003
arc: A0 H02W0501
arc: B0 H01W0100
arc: C0 W1_H02E0401
arc: D0 V02S0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00B0000
arc: V01S0100 F3
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C40:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 V02S0301
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0601
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02N0501
arc: B0 H02E0301
arc: C0 W1_H02E0401
arc: D0 V02S0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: V01S0100 F3
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C41:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06E0203
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A2 V02N0501
arc: A5 Q5
arc: A7 Q7
arc: B0 W1_H02E0101
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q6
arc: V00B0000 Q6
arc: V01S0000 Q4
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C42:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: C4 V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D4 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: F4 F4_SLICE
arc: LSR1 H02E0501
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V01S0000 Q4
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C43:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: A1 V02N0701
arc: A4 H02E0701
arc: A7 H02W0701
arc: B4 V02N0701
arc: C0 H02W0601
arc: C4 V02N0201
arc: C7 S1_V02N0001
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00B0100
arc: D4 H02E0001
arc: D7 V01N0001
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q1
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0101010100000000
word: SLICED.K1.INIT 0101111100000000
word: SLICEC.K0.INIT 0010111000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C44:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0701
arc: A1 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 V00T0000
arc: A6 H02E0701
arc: A7 S1_V02N0101
arc: B1 V01N0001
arc: B3 V01N0001
arc: B4 S1_V02N0701
arc: B5 H02W0101
arc: B6 H02E0301
arc: B7 V00B0000
arc: C0 E1_H02W0601
arc: C1 F4
arc: C3 F4
arc: C4 V02N0001
arc: C5 F4
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D3 S1_V02N0201
arc: D4 H02W0201
arc: D5 V02S0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 H02E0601
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: S1_V02S0001 F0
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: V01S0000 F6
arc: V01S0100 Q6
arc: W1_H02W0301 F1
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1000000011001100
word: SLICEA.K0.INIT 1010000010100000
word: SLICED.K0.INIT 1000100010001000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000010101001
word: SLICEB.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1100111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R6C45:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E1_H02W0501
arc: A0 H02W0501
arc: A1 H02E0701
arc: A2 S1_V02N0701
arc: A4 V00B0000
arc: A6 H00L0000
arc: A7 W1_H02E0501
arc: B0 V02S0301
arc: B1 H00R0100
arc: B2 E1_H02W0101
arc: B4 E1_H02W0301
arc: B6 E1_H02W0101
arc: B7 V02N0501
arc: C0 V02S0601
arc: C1 W1_H02E0401
arc: C2 H00R0100
arc: C4 E1_H02W0401
arc: C6 N1_V02S0001
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 W1_H02E0001
arc: D4 H00L0100
arc: D6 H02W0001
arc: D7 N1_V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0701 F7
arc: S3_V06S0003 Q0
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q7
word: SLICEA.K1.INIT 1000000011110000
word: SLICEA.K0.INIT 1000110000001100
word: SLICEB.K0.INIT 0011111101110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0011000100100000
word: SLICEC.K0.INIT 0001110111111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0010111000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R6C46:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02E0701
arc: A1 H02E0701
arc: B3 H02E0101
arc: B4 N1_V01S0000
arc: B6 V02N0501
arc: B7 W1_H02E0301
arc: C2 E1_H01W0000
arc: C3 H02E0401
arc: C4 Q4
arc: C5 V02S0201
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 H02W0001
arc: D3 V02N0001
arc: D4 E1_H01W0100
arc: D5 V02S0401
arc: D6 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q2
arc: LSR0 V00T0100
arc: LSR1 V00B0000
arc: M2 V00T0000
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F0
arc: N1_V02N0201 F2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: S3_V06S0303 F5
arc: V00T0000 F0
arc: V01S0000 Q1
arc: V01S0100 F7
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111111111000011
word: SLICEB.K0.INIT 1111000011111111
word: SLICED.K1.INIT 1111001111110011
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R6C47:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 H06W0303
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 V02S0701
arc: A6 H02W0501
arc: B0 F3
arc: B2 H02E0101
arc: B3 V02S0301
arc: B6 N1_V01S0000
arc: C0 H02W0601
arc: C2 H02E0601
arc: C3 N1_V01S0100
arc: C6 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 Q2
arc: D3 W1_H02E0001
arc: D6 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0401 F6
arc: V00B0000 F6
arc: W1_H02W0001 Q2
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111110011101110
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 1100000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1111111100001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C48:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02N0501
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 W3_H06E0203
arc: A4 H02E0701
arc: A7 H02W0701
arc: B1 Q1
arc: B3 Q3
arc: B7 N1_V02S0501
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C5 V00B0100
arc: C6 H01E0001
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 V01S0100
arc: D4 H02E0201
arc: D5 E1_H02W0001
arc: D6 V00B0000
arc: D7 V02S0401
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F6
arc: H00R0100 F5
arc: H01W0000 F7
arc: LSR0 V00T0000
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0701 F7
arc: V01S0100 F7
word: SLICEC.K0.INIT 1111111110101010
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1111111111000011
word: SLICEC.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 1111111100001111
word: SLICEB.K1.INIT 1111111111000011
word: SLICED.K0.INIT 1111000011111111
word: SLICED.K1.INIT 0000100000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R6C49:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 H02E0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02N0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H01E0001
arc: A3 F5
arc: A7 H02E0501
arc: B0 H02E0101
arc: B3 H00R0100
arc: B5 H02E0301
arc: C2 V02N0601
arc: C3 E1_H02W0401
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 E1_H02W0201
arc: D3 F2
arc: D5 V02N0401
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q0
arc: N3_V06N0003 F3
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1011101110101010
word: SLICED.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C4:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 V02S0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0501 V02S0501
arc: A0 V02S0501
arc: B0 V02S0301
arc: C0 S1_V02N0401
arc: D0 V02S0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M6 V00B0000
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C50:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 V06S0303
arc: A0 V01N0101
arc: A2 F7
arc: A3 V02N0701
arc: A5 H02W0701
arc: B0 H02E0101
arc: B1 N1_V02S0301
arc: B4 F3
arc: B5 H02E0101
arc: B6 F3
arc: C0 V02S0601
arc: C1 N1_V02S0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 F4
arc: C7 H01E0001
arc: D0 F2
arc: D1 V02S0001
arc: D2 S1_V02N0001
arc: D3 V02N0201
arc: D4 F2
arc: D5 V01N0001
arc: D6 F2
arc: D7 E1_H02W0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: N1_V01N0001 F6
arc: S1_V02S0101 F3
arc: S1_V02S0701 F7
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: V01S0000 F5
arc: V01S0100 F1
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0000000000111111
word: SLICEC.K1.INIT 1110000011110000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000101000000000
word: SLICEA.K0.INIT 1111000010000000
word: SLICED.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 0000110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R6C51:PLC2
arc: H00L0000 V02N0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A4 V02S0101
arc: A5 E1_H01W0000
arc: A6 V02S0301
arc: A7 E1_H01W0000
arc: B0 V02S0301
arc: B1 V02S0101
arc: B2 V02S0301
arc: B4 H02W0101
arc: B5 V02S0501
arc: B6 H02W0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 S1_V02N0001
arc: C6 S1_V02N0001
arc: C7 V00T0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 V00T0100
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
word: SLICEA.K0.INIT 1111000000110000
word: SLICEA.K1.INIT 1111000000110000
word: SLICEB.K0.INIT 1111000000110000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000011000100
word: SLICEC.K1.INIT 0000000000100010
word: SLICED.K0.INIT 0000000011000100
word: SLICED.K1.INIT 0000000000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R6C52:PLC2
arc: E1_H02E0201 V02S0201
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 E1_H02W0001
arc: A0 V01N0101
arc: A1 F7
arc: A3 F5
arc: A4 H02W0701
arc: A5 V00B0000
arc: A6 E1_H02W0501
arc: B0 S1_V02N0101
arc: B2 H00L0000
arc: B3 E1_H02W0101
arc: B4 V01S0000
arc: B7 V00B0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H00R0100
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V02S0201
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 W1_H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H00R0000 F6
arc: H01W0000 F3
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: N1_V02N0601 Q4
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 0111000001110111
word: SLICEB.K0.INIT 1111001100110011
word: SLICED.K0.INIT 1010000011111111
word: SLICEC.K1.INIT 0000000000001010
word: SLICED.K1.INIT 0000001100110000
word: SLICEC.K0.INIT 1010100000000010
word: SLICEA.K0.INIT 1111111111010000
word: SLICEA.K1.INIT 1010101011111010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R6C53:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02S0201
arc: H00R0000 H02E0601
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0001 S3_V06N0003
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 V01N0001
arc: A0 H02W0501
arc: A2 H02W0501
arc: A4 V02S0101
arc: A5 V02N0301
arc: A7 H02W0501
arc: B0 H01W0100
arc: B2 E1_H02W0101
arc: B4 E1_H02W0301
arc: C0 E1_H02W0601
arc: C2 E1_H02W0601
arc: C4 E1_H02W0601
arc: C5 V02N0001
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 Q2
arc: D4 V00B0000
arc: D5 V02N0401
arc: D7 H02E0201
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0401 Q4
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1110110010110011
word: SLICEB.K0.INIT 1110110010110011
word: SLICED.K1.INIT 1010111100001111
word: SLICEC.K0.INIT 1110101011010101
word: SLICEC.K1.INIT 0000000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R6C54:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: S1_V02S0001 W1_H02E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 E1_H02W0501
arc: A4 E1_H02W0501
arc: B0 H01W0100
arc: C0 H00L0000
arc: C4 H02E0601
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 Q2
arc: D4 V02S0601
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: S1_V02S0401 F4
arc: V00B0000 F4
arc: W1_H02W0001 Q0
word: SLICEC.K0.INIT 1111101011110000
word: SLICEA.K0.INIT 1100110011111100
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C55:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C56:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0501 V02N0501

.tile R6C5:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V06N0303
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02W0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 H06W0303
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 S3_V06N0203
arc: A0 N1_V02S0501
arc: A2 H02W0501
arc: A3 H02E0501
arc: A7 S1_V02N0301
arc: B0 H01W0100
arc: B2 E1_H02W0101
arc: B3 V02N0101
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: C0 E1_H02W0601
arc: C2 W1_H02E0601
arc: C3 E1_H02W0601
arc: C6 V02N0201
arc: C7 E1_H01E0101
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 F0
arc: D3 H02E0201
arc: D6 E1_H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 Q4
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F3
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F6
arc: V00B0000 Q6
arc: V00B0100 F7
arc: V01S0000 Q2
word: SLICED.K1.INIT 0010001100100000
word: SLICEA.K0.INIT 0001111111011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000101011001010
word: SLICEB.K1.INIT 0000110100001000
word: SLICED.K0.INIT 1100111111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R6C60:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R6C61:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R6C6:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S3_V06N0303
arc: H00R0000 N1_V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02S0701
arc: B0 V00T0000
arc: C0 W1_H02E0401
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0301
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q7
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C7:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02E0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06W0203
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A2 E1_H02W0501
arc: A3 V02N0501
arc: A4 N1_V02S0101
arc: A6 N1_V01N0101
arc: A7 H00L0000
arc: B0 F3
arc: B1 F3
arc: B2 H02E0101
arc: B3 H02W0101
arc: B4 H01E0101
arc: B6 V00T0000
arc: C0 V02N0601
arc: C1 H00L0100
arc: C2 H02W0601
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C6 E1_H02W0601
arc: C7 V02N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D6 S1_V02N0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F0
arc: S1_V02S0001 Q2
arc: V01S0000 F7
word: SLICEC.K0.INIT 1010110010101100
word: SLICEB.K1.INIT 0000010010001100
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1000000011001100
word: SLICEA.K0.INIT 1111101011011000
word: SLICEA.K1.INIT 1111111111001111
word: SLICED.K0.INIT 1100110000000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C8:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 H01E0001
arc: H00L0000 H02W0201
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H01E0101
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: B0 S1_V02N0301
arc: C0 V02S0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0301 F3
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C9:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0601 V02N0601
arc: H00L0000 H02W0001
arc: H00L0100 S1_V02N0301
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A7 H00L0000
arc: B0 V02S0101
arc: B7 H02E0101
arc: C0 V02N0401
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICED.K1.INIT 0000011100000000
word: SLICEA.K0.INIT 0011111110111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R7C10:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H01E0001
arc: A2 F7
arc: A3 H02E0501
arc: A4 H02E0501
arc: A7 H02E0501
arc: B0 H02E0301
arc: B1 F3
arc: B2 H02E0301
arc: B3 V02N0301
arc: B4 V02N0501
arc: B5 H02W0101
arc: B6 H02W0101
arc: B7 V02S0501
arc: C0 F4
arc: C1 F4
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 S1_V02N0201
arc: C5 N1_V02S0201
arc: C6 V02N0201
arc: C7 S1_V02N0201
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 V00B0000
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q2
arc: M0 V00T0100
arc: M2 V00T0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 Q2
arc: S1_V02S0201 F2
arc: S3_V06S0303 F5
arc: V01S0000 Q5
arc: V01S0100 F6
arc: W1_H02W0201 F0
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0001000010110000
word: SLICED.K1.INIT 0100010101000000
word: SLICEC.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 0000000000100111
word: SLICEB.K0.INIT 0000111100001110
word: SLICEA.K0.INIT 1111101111001000
word: SLICEA.K1.INIT 1111110011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R7C11:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V06N0203
arc: H00L0100 V02S0101
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00L0100
arc: A2 H02W0501
arc: A3 W1_H02E0501
arc: A4 W1_H02E0701
arc: A5 F7
arc: A7 S1_V02N0101
arc: B1 E1_H02W0101
arc: B2 W1_H02E0301
arc: B3 S1_V02N0101
arc: B4 W1_H02E0101
arc: B6 W1_H02E0301
arc: B7 V00B0000
arc: C1 H00L0000
arc: C2 E1_H02W0601
arc: C3 H02E0401
arc: C4 N1_V02S0201
arc: C5 S1_V02N0201
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D2 E1_H02W0001
arc: D3 V02S0001
arc: D4 H02W0001
arc: D5 W1_H02E0001
arc: D6 S1_V02N0601
arc: D7 H00R0100
arc: E1_H01E0101 F3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: LSR1 V00B0100
arc: M0 W1_H02E0601
arc: M2 V00T0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F5
arc: V00T0000 F0
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0011001000010000
word: SLICED.K0.INIT 0000000000001100
word: SLICEC.K1.INIT 0000000000000101
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1010101000100000
word: SLICEC.K0.INIT 1100100011111111
word: SLICEB.K0.INIT 0000000011111110
word: SLICEB.K1.INIT 0101010000010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C12:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V06N0303
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02E0601
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02S0501
arc: A1 V02N0501
arc: A2 E1_H02W0701
arc: A3 V02S0501
arc: A4 N1_V01S0100
arc: A5 N1_V01S0100
arc: A6 E1_H02W0701
arc: A7 H02E0701
arc: B0 V01N0001
arc: B1 V02N0301
arc: B2 H02W0301
arc: B3 V02N0101
arc: B4 V02S0501
arc: B5 V02S0701
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 S1_V02N0601
arc: C3 N1_V01S0100
arc: C4 V01N0101
arc: C5 V00T0100
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 H00R0000
arc: D4 V02N0601
arc: D5 W1_H02E0001
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q5
arc: S3_V06S0103 Q1
arc: V01S0000 Q4
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 1110101011000000
word: SLICEC.K0.INIT 1110101011000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1111100010001000
word: SLICEB.K0.INIT 0101000001000100
word: SLICED.K1.INIT 0000000100001101
word: SLICED.K0.INIT 0000000101010001
word: SLICEC.K1.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C13:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06W0203
arc: V00T0000 H02W0201
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 F5
arc: A2 S1_V02N0701
arc: A3 V00T0000
arc: A4 V02S0301
arc: A5 E1_H02W0701
arc: A6 V02N0301
arc: A7 H02W0701
arc: B0 S1_V02N0101
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 H02W0301
arc: B7 V00T0000
arc: C0 S1_V02N0601
arc: C1 V02S0601
arc: C2 E1_H02W0401
arc: C3 V02N0601
arc: C4 E1_H01E0101
arc: C5 V00T0000
arc: C6 E1_H02W0601
arc: C7 H02E0601
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V00T0100
arc: D2 N1_V02S0001
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: D6 H02W0201
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M3 H00R0000
arc: M4 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q3
arc: N3_V06N0203 Q4
arc: W1_H02W0101 F1
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000000001010
word: SLICED.K0.INIT 0001110100000000
word: SLICEB.K1.INIT 1100100001000000
word: SLICEC.K1.INIT 1100100000001000
word: SLICED.K1.INIT 0000000100100011
word: SLICEA.K1.INIT 0000000001010000
word: SLICEB.K0.INIT 0000000011111110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R7C14:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 F7
arc: A2 V02S0501
arc: A3 V02S0701
arc: A5 S1_V02N0101
arc: A7 F5
arc: B1 E1_H02W0101
arc: B2 H02E0301
arc: B3 S1_V02N0101
arc: B4 F3
arc: B5 H02W0101
arc: B7 S1_V02N0501
arc: C1 F4
arc: C2 V02S0401
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 W1_H02E0401
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 V02S0201
arc: D4 S1_V02N0401
arc: D5 H02W0201
arc: D7 H00R0100
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 V00B0100
arc: M0 H02E0601
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V01S0100 F2
word: SLICEC.K1.INIT 0011001000010000
word: SLICEB.K1.INIT 1011000010000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1100110000001000
word: SLICEB.K0.INIT 1000001001000001
word: SLICEC.K0.INIT 0000000000110000
word: SLICED.K1.INIT 0000000011111110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R7C15:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0101
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A2 H02E0701
arc: A3 H02W0501
arc: A4 S1_V02N0101
arc: A5 H02W0501
arc: A6 H02W0501
arc: A7 H02E0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 E1_H02W0301
arc: B3 H01W0100
arc: B4 V02S0501
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 H02E0101
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C2 H02W0601
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 V01N0101
arc: C6 S1_V02N0001
arc: C7 S1_V02N0201
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 F2
arc: D5 E1_H02W0201
arc: D6 H02W0201
arc: D7 H00L0100
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: N1_V02N0301 F3
word: SLICEB.K0.INIT 1010000010001000
word: SLICED.K1.INIT 0000010010001100
word: SLICED.K0.INIT 1000101000000010
word: SLICEC.K0.INIT 0011001100110010
word: SLICEC.K1.INIT 1000000010100010
word: SLICEA.K0.INIT 1110111011100010
word: SLICEA.K1.INIT 1111111111110011
word: SLICEB.K1.INIT 1000000010100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C16:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0501
arc: A4 F7
arc: A5 E1_H01W0000
arc: A7 V02S0101
arc: B0 H01W0100
arc: B1 Q1
arc: B2 V02S0301
arc: B5 H00R0000
arc: C0 V02N0401
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 V02S0201
arc: D4 V02S0601
arc: D5 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S3_V06S0303 F5
arc: V00T0000 F2
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0301 Q1
word: SLICEC.K0.INIT 0000000010100000
word: SLICEC.K1.INIT 0000100000000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000000110011
word: SLICED.K1.INIT 0000000001010000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0011001100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R7C17:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 E1_H01W0000
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: A1 F5
arc: A6 F5
arc: B0 V02S0301
arc: B2 H01W0100
arc: B4 V02S0701
arc: B6 N1_V02S0501
arc: C0 S1_V02N0401
arc: C2 V02N0401
arc: C4 V02N0001
arc: C5 F4
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 E1_H02W0001
arc: D5 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0501 F5
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0201 F0
arc: S3_V06S0303 F6
arc: V01S0000 F1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1000100010001000
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1100000011000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 1100110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C18:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 H06W0303
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A1 F5
arc: A2 E1_H02W0501
arc: A3 N1_V02S0501
arc: B1 H02E0101
arc: B2 N1_V02S0301
arc: B3 V02S0101
arc: B5 E1_H02W0301
arc: C0 H00L0000
arc: C1 V02N0601
arc: C3 E1_H02W0601
arc: C5 H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 Q2
arc: D3 H02W0001
arc: D5 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H01W0000 F3
arc: H01W0100 F0
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: S3_V06S0003 Q0
arc: W1_H02W0301 F1
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 1011101110001000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 0000001111001111
word: SLICEA.K1.INIT 1101000100000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C19:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E3_H06E0003 V06S0003
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 H06W0003
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 S1_V02N0501
arc: A2 V02S0501
arc: A3 V02N0501
arc: A4 S1_V02N0301
arc: A6 F5
arc: B0 V02S0101
arc: B1 Q1
arc: B2 H02E0301
arc: B3 H02W0301
arc: B4 S1_V02N0701
arc: B5 E1_H02W0301
arc: B6 H02E0101
arc: C0 N1_V02S0601
arc: C1 V02N0601
arc: C2 H00R0100
arc: C3 H00L0100
arc: C4 W1_H02E0401
arc: C5 E1_H01E0101
arc: C6 W1_H02E0601
arc: CE1 S1_V02N0201
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02S0201
arc: D2 H02W0001
arc: D3 V02N0001
arc: D4 F0
arc: D5 S1_V02N0401
arc: D6 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: V01S0000 Q2
word: SLICEA.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1010100000100000
word: SLICEC.K0.INIT 1000111100000000
word: SLICEB.K0.INIT 1111000011100010
word: SLICEC.K1.INIT 0000000000001100
word: SLICED.K0.INIT 1100110001000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R7C20:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 E1_H02W0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A7 V02S0301
arc: B0 V02N0301
arc: B1 V02N0301
arc: C0 H00L0100
arc: C1 H00R0100
arc: C3 N1_V02S0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V00T0100
arc: D3 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: E1_H02E0001 Q2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: H01W0100 Q1
arc: M2 V00B0000
arc: M3 H00L0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 F1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R7C21:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02E0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 E1_H01W0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 H01E0001
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A2 W1_H02E0501
arc: A6 W1_H02E0501
arc: B0 V00B0000
arc: B1 Q1
arc: B3 H02W0101
arc: C0 H02W0601
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 H00L0000
arc: C6 E1_H02W0401
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D6 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: S1_V02S0201 F2
arc: S3_V06S0103 Q2
arc: V01S0000 Q6
arc: W1_H02W0001 Q2
arc: W1_H02W0501 Q5
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1111000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C22:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0401
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 E3_H06W0203
arc: A1 S1_V02N0701
arc: A3 V00T0000
arc: A5 V00T0000
arc: A6 V02S0301
arc: A7 N1_V01N0101
arc: B0 S1_V02N0301
arc: B2 H00R0100
arc: B3 W1_H02E0301
arc: B4 V01S0000
arc: B5 H02W0101
arc: B6 E1_H02W0301
arc: B7 W1_H02E0301
arc: C0 N1_V01S0100
arc: C1 N1_V01N0001
arc: C2 H02E0601
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C5 V02N0001
arc: C6 N1_V02S0001
arc: C7 E1_H02W0401
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 N1_V02S0601
arc: D5 H00L0100
arc: D6 F0
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 Q7
arc: H01W0000 F3
arc: H01W0100 Q0
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q0
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1111110000001100
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0101000101000000
word: SLICEC.K1.INIT 0100010001010000
word: SLICED.K1.INIT 0101000101000000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R7C23:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0501
arc: B1 V00B0000
arc: B2 V02S0101
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 N1_V02S0201
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: S3_V06S0103 F2
arc: V01S0000 Q1
arc: V01S0100 F2
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 0000111110101011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C24:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: V00T0100 H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V06N0203
arc: A0 E1_H02W0501
arc: A2 V02N0701
arc: A4 V00T0100
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B2 H02E0101
arc: B3 S1_V02N0301
arc: B4 F3
arc: B5 V02N0501
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 E1_H02W0601
arc: C3 W1_H02E0401
arc: C4 H02E0401
arc: C5 H02E0601
arc: C6 Q6
arc: C7 W1_H02E0601
arc: CE0 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 F2
arc: D5 H00R0100
arc: D6 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0301 Q3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: S3_V06S0303 F5
arc: V00T0000 Q0
arc: W1_H02W0501 Q7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1111001111000000
word: SLICED.K1.INIT 1110001011100010
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1111000111100000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1100110010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C25:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0201 S3_V06N0103
arc: V00T0000 V02N0601
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 H02W0501
arc: A2 S1_V02N0501
arc: A4 H02E0501
arc: A6 H02E0501
arc: B0 S1_V02N0301
arc: B1 V00T0000
arc: C0 H02E0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C4 V02S0001
arc: C6 S1_V02N0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: D2 H02E0001
arc: D4 V02S0601
arc: D6 H02E0201
arc: E1_H02E0501 Q5
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 F4
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
word: SLICEC.K0.INIT 1111101001010000
word: SLICED.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1100110011011000
word: SLICEA.K0.INIT 1101100011011000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1

.tile R7C26:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 V01N0101
arc: A0 V02S0701
arc: A1 V02N0501
arc: B0 V02S0101
arc: B1 H02W0301
arc: C0 H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1011100000000000
word: SLICEA.K1.INIT 1100110010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R7C27:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 W3_H06E0003
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: A0 V02S0501
arc: B0 V02N0301
arc: C0 H02E0601
arc: C2 N1_V01S0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 H00R0000
arc: E1_H01E0001 Q2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
word: SLICEA.K0.INIT 1011000010000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C28:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0501
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V06N0303
arc: W3_H06W0103 E1_H02W0201
arc: A0 H02W0701
arc: B0 V02S0301
arc: CE0 W1_H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 Q3
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1100110010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C29:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E3_H06W0103
arc: A2 V00T0000
arc: B0 W1_H02E0101
arc: B1 V00T0000
arc: C0 E1_H02W0401
arc: C1 V02S0401
arc: C2 H00L0000
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 S1_V02N0201
arc: E1_H02E0201 F2
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: M4 V00B0000
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N3_V06N0203 Q4
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000111111001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R7C2:PLC2
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0001
arc: N1_V01N0101 N3_V06S0203
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 E3_H06W0303
arc: A0 V02S0701
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R7C30:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02E0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06E0103
arc: V00B0000 W1_H02E0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 E1_H01E0001
arc: A5 S1_V02N0301
arc: A6 H00L0000
arc: B0 V00B0000
arc: B2 V02N0101
arc: B3 W1_H02E0101
arc: B4 V02N0501
arc: B5 H02W0301
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C2 H02E0401
arc: C3 H00L0100
arc: C4 S1_V02N0001
arc: C5 W1_H02E0601
arc: C6 N1_V02S0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 H00L0100
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F7
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V01S0000 F6
arc: V01S0100 F2
word: SLICEA.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 0011011010011100
word: SLICED.K1.INIT 0011001111001100
word: SLICEB.K1.INIT 0011010111001010
word: SLICED.K0.INIT 0011110001100110
word: SLICEB.K0.INIT 0001101111100100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R7C31:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 H02W0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 E3_H06W0203
arc: A0 H01E0001
arc: A1 H00L0000
arc: A4 V00B0000
arc: A5 N1_V02S0101
arc: B1 H02E0101
arc: B2 W1_H02E0301
arc: B3 W1_H02E0101
arc: B6 V02S0501
arc: B7 V00T0000
arc: C0 H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C3 N1_V02S0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 S1_V02N0201
arc: C7 H02E0601
arc: CE0 H02W0101
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 V02S0201
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: D6 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: M4 V00T0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0501 Q7
arc: S3_V06S0303 F5
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 F1
arc: V01S0100 Q0
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 0110011001011010
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111110000001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R7C32:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V01S0000
arc: A1 V02S0501
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 V02N0101
arc: A5 S1_V02N0301
arc: A6 S1_V02N0101
arc: A7 S1_V02N0301
arc: B0 E1_H02W0101
arc: B2 H02E0301
arc: B3 E1_H02W0301
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 N1_V02S0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 N1_V02S0001
arc: C6 N1_V02S0201
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 N1_V02S0601
arc: D5 V00B0000
arc: D6 W1_H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: S1_V02S0101 F3
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 F2
arc: V01S0100 F6
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111101000001010
word: SLICED.K0.INIT 0011100101101100
word: SLICEB.K1.INIT 0001101111100100
word: SLICED.K1.INIT 0011011010011100
word: SLICEB.K0.INIT 0011100101101100
word: SLICEC.K1.INIT 0011100101101100
word: SLICEC.K0.INIT 1111000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R7C33:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0501 H06W0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 E1_H02W0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02S0701
arc: A0 S1_V02N0701
arc: A7 H00L0000
arc: B0 V02N0101
arc: B1 S1_V02N0301
arc: B3 E1_H02W0301
arc: B6 E1_H02W0101
arc: B7 H02E0101
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 N1_V01N0001
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V02S0001
arc: D4 V02N0601
arc: D5 S1_V02N0401
arc: D6 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: S1_V02S0201 F0
arc: S1_V02S0501 F7
arc: S3_V06S0003 Q0
word: SLICEC.K1.INIT 0000111111110000
word: SLICEB.K1.INIT 0011110000111100
word: SLICEC.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0011110000111100
word: SLICED.K0.INIT 0011001111001100
word: SLICEB.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0100101101111000
word: SLICEA.K0.INIT 1000110100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R7C34:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: A0 H02E0701
arc: A1 H00L0000
arc: B0 V02S0301
arc: B1 N1_V02S0101
arc: B2 E1_H02W0301
arc: B4 E1_H02W0301
arc: C1 H02E0401
arc: C3 H02W0601
arc: C5 H02W0601
arc: C6 H02W0401
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 N1_V02S0001
arc: D2 V00B0100
arc: D3 W1_H02E0201
arc: D4 E1_H01W0100
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0401 F4
arc: N1_V02N0701 F5
arc: V01S0000 Q0
arc: V01S0100 F7
word: SLICEB.K0.INIT 0011001111001100
word: SLICEC.K1.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 1100110010101010
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0011010111001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C35:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N1_V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: A1 V02S0701
arc: A4 V02S0101
arc: B0 V00T0000
arc: B3 E1_H02W0101
arc: B5 E1_H02W0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02E0601
arc: C4 H02W0401
arc: C6 V00T0100
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 V02S0201
arc: D4 E1_H02W0201
arc: D5 V02N0401
arc: D6 S1_V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F7
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: N1_V02N0501 F5
arc: V01S0000 Q4
arc: V01S0100 Q0
word: SLICEC.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 0011001111001100
word: SLICEB.K1.INIT 0011001111001100
word: SLICED.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R7C36:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 V02S0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A4 E1_H01W0000
arc: B1 V00T0000
arc: B3 V02S0101
arc: B5 W1_H02E0101
arc: C0 H02E0601
arc: C1 V02S0401
arc: C2 E1_H01W0000
arc: C3 N1_V01S0100
arc: C6 H02W0401
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 H01E0101
arc: D4 V01N0001
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q3
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: V00T0000 Q0
arc: V01S0100 F5
arc: W1_H02W0201 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 0101010110101010
word: SLICED.K1.INIT 0000111111110000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 0011001111001100
word: SLICED.K0.INIT 0000111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R7C37:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V01N0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 V01N0101
arc: N3_V06N0103 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0401
arc: V00T0100 V02S0701
arc: W1_H02W0401 N1_V01S0000
arc: A3 V02S0701
arc: A6 E1_H01W0000
arc: A7 E1_H02W0701
arc: B0 H02E0101
arc: B1 V02N0301
arc: B2 E1_H01W0100
arc: B4 E1_H02W0101
arc: B6 H02W0101
arc: B7 H02W0301
arc: C0 H02E0401
arc: C1 S1_V02N0401
arc: C2 W1_H02E0401
arc: C3 S1_V02N0401
arc: C5 H02W0601
arc: C6 W1_H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V00T0100
arc: D2 H02W0201
arc: D3 V02N0001
arc: D4 H02W0001
arc: D5 H01W0000
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0601 F6
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F3
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0011001100000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 0000111111110000
word: SLICEA.K1.INIT 0000110011001100
word: SLICEB.K1.INIT 1010000000000000
word: SLICED.K0.INIT 1010110010101100
word: SLICEB.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1100110010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R7C38:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06E0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 H02W0601
arc: M1 H00L0000
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: W1_H02W0301 Q3
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 W3_H06E0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 W1_H02E0501
arc: B0 N1_V02S0101
arc: C0 V02S0401
arc: D0 H02W0201
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 E1_H02W0401
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 E1_H02W0301
arc: B0 V00B0000
arc: B2 H02W0101
arc: C0 H02W0601
arc: C1 H02E0601
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V02N0001
arc: D2 W1_H02E0001
arc: E1_H02E0001 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
word: SLICEB.K0.INIT 0000000011001100
word: SLICEA.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 1111000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R7C40:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 H06W0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0701
arc: B0 V02S0301
arc: C0 V02S0401
arc: D0 N1_V02S0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C41:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: V00T0000 N1_V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A1 V01N0101
arc: A3 F7
arc: A4 N1_V01S0100
arc: A6 W1_H02E0501
arc: B1 W1_H02E0101
arc: B2 F3
arc: B3 H00L0000
arc: B4 F3
arc: B7 N1_V02S0701
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 V02S0401
arc: C4 V02S0201
arc: C6 F4
arc: CE0 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D4 S1_V02N0401
arc: D6 W1_H02E0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 V00T0000
arc: M1 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S1_V02S0201 F0
arc: V01S0000 Q1
arc: W1_H02W0001 F2
word: SLICED.K1.INIT 0011001100110011
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1111101011111111
word: SLICEC.K0.INIT 0100000000000000
word: SLICEB.K0.INIT 1111111111110011
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111100010001000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C42:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0101
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: A0 H00L0000
arc: A2 E1_H02W0501
arc: A3 E1_H01E0001
arc: A6 V02N0301
arc: B1 V02S0301
arc: B3 V02S0301
arc: B4 W1_H02E0101
arc: B5 N1_V01S0000
arc: B6 H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 V02S0001
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0001
arc: D2 N1_V02S0001
arc: D4 V02S0401
arc: D5 N1_V02S0401
arc: D6 V02N0401
arc: E1_H01E0001 Q3
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M5 H00L0100
arc: M6 W1_H02E0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 F6
arc: S1_V02S0101 F1
arc: S1_V02S0201 F0
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F4
arc: S3_V06S0003 F3
arc: S3_V06S0203 Q7
arc: S3_V06S0303 F5
arc: V01S0000 F2
word: SLICEB.K0.INIT 1111101000001010
word: SLICED.K0.INIT 0011010111111111
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 1010110010101100
word: SLICEC.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R7C43:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 W1_H02E0601
arc: V00T0100 H02W0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H02W0301
arc: A0 V02N0701
arc: A2 V02N0701
arc: A5 W1_H02E0501
arc: A7 V02N0301
arc: B0 V02S0301
arc: B3 V02N0301
arc: B4 H00R0000
arc: B6 W1_H02E0301
arc: B7 S1_V02N0701
arc: C0 H00L0000
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 N1_V02S0001
arc: C5 E1_H02W0401
arc: C6 V02S0201
arc: C7 S1_V02N0201
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 E1_H02W0201
arc: D4 V00B0000
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0101 F6
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M2 H02E0601
arc: M4 H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0201 F0
arc: S3_V06S0303 F5
arc: V00B0100 F7
word: SLICEC.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 0101000001011111
word: SLICEB.K1.INIT 1111001111110011
word: SLICED.K1.INIT 0000101000001100
word: SLICEA.K0.INIT 0001111111011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1111101001010000
word: SLICED.K0.INIT 1100110011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R7C44:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: A1 N1_V02S0701
arc: A4 H02E0701
arc: A5 Q5
arc: A7 N1_V01S0100
arc: B0 F3
arc: B1 V02S0101
arc: B2 W1_H02E0301
arc: B6 N1_V02S0701
arc: C0 H00L0100
arc: C1 V02S0601
arc: C2 H02E0601
arc: C3 V02S0601
arc: C4 W1_H02E0401
arc: C5 H02W0601
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 N1_V02S0001
arc: D3 E1_H02W0201
arc: D4 V01N0001
arc: D5 H02E0001
arc: D6 H01W0000
arc: D7 H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00B0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
arc: N3_V06N0203 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0100 Q1
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1111001111110000
word: SLICEA.K1.INIT 1110110011101110
word: SLICEC.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1010101011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R7C45:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 S3_V06N0203
arc: A1 E1_H02W0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0501
arc: A5 W1_H02E0501
arc: A7 F5
arc: B0 W1_H02E0101
arc: B2 V02S0301
arc: B4 V02S0701
arc: B5 H02W0101
arc: B6 E1_H02W0301
arc: B7 N1_V02S0501
arc: C0 V02S0601
arc: C1 V02N0401
arc: C3 N1_V01N0001
arc: C4 H01E0001
arc: C5 H02E0401
arc: C6 Q6
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V02S0001
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q3
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H02E0201
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0601 Q4
arc: S3_V06S0303 F6
arc: V00B0000 Q4
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICED.K1.INIT 0010001000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 0000000000100010
word: SLICEB.K1.INIT 1010000010101010
word: SLICEC.K0.INIT 1100100000000100
word: SLICEC.K1.INIT 0100000000000000
word: SLICED.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111101001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R7C46:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 H02W0501
arc: B0 H02E0101
arc: B1 Q1
arc: B2 N1_V02S0101
arc: B3 V02N0301
arc: B4 H02E0301
arc: B5 N1_V01S0000
arc: B6 H02E0101
arc: B7 H02W0301
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 H02E0401
arc: C4 H02W0401
arc: C5 V02N0201
arc: C6 V02S0201
arc: C7 N1_V02S0001
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 H00L0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q5
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 Q4
arc: V01S0100 Q7
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1110111001000100
word: SLICEB.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R7C47:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: A0 W1_H02E0501
arc: A1 F5
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 N1_V02S0101
arc: A5 S1_V02N0301
arc: A7 H00L0000
arc: B0 H00R0100
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 H02E0301
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 W1_H02E0601
arc: C3 V02S0401
arc: C5 S1_V02N0201
arc: C6 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 W1_H02E0001
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 H02W0201
arc: D6 H02E0001
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: S3_V06S0203 F4
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000110100000101
word: SLICEA.K1.INIT 0000010100001111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1011101110001000
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1110111000100010
word: SLICEB.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1111010110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R7C48:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 H01E0101
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 V02S0701
arc: A2 F5
arc: A4 V02N0301
arc: A5 H02W0501
arc: A7 E1_H02W0701
arc: B2 H00R0100
arc: B5 H02W0101
arc: B6 H02W0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 W1_H02E0601
arc: C5 V01N0101
arc: C6 W1_H02E0601
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02E0001
arc: D5 E1_H01W0100
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S3_V06S0203 F4
arc: V01S0000 F1
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1011111100000000
word: SLICED.K1.INIT 0000000010100000
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 1111111100001101
word: SLICED.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 1010101011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R7C49:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 H01E0001
arc: S3_V06S0103 H06E0103
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 V06N0003
arc: A1 V02N0701
arc: A2 F5
arc: A3 F5
arc: A4 N1_V02S0101
arc: A6 V02N0301
arc: B1 E1_H02W0101
arc: B3 N1_V02S0101
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 H02E0101
arc: C1 N1_V02S0601
arc: C2 V02S0401
arc: C3 V02N0401
arc: C5 H02E0401
arc: C6 F4
arc: C7 F4
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 H02W0201
arc: D6 N1_V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 V00B0000
arc: M2 V00B0100
arc: V00B0000 F6
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K1.INIT 1100000011000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1111001100000000
word: SLICEB.K0.INIT 0000000000001010
word: SLICEB.K1.INIT 1000100010001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C4:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 V06N0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 N1_V01S0000
arc: A0 H02W0501
arc: A2 W1_H02E0701
arc: A5 Q5
arc: A6 E1_H02W0701
arc: A7 V02N0301
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V02N0701
arc: B5 H02E0301
arc: B7 V02S0501
arc: C3 S1_V02N0401
arc: C4 Q4
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02W0001
arc: D2 V00T0100
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 H02W0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0101 Q1
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: V01S0100 Q7
word: SLICEB.K0.INIT 0100010001110111
word: SLICEB.K1.INIT 1100111111001111
word: SLICED.K1.INIT 0010001100100000
word: SLICEA.K0.INIT 0100010001110111
word: SLICEA.K1.INIT 1100110011111111
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1010101011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R7C50:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 H06W0203
arc: V00B0100 S1_V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06N0003
arc: A1 F5
arc: A2 H02W0701
arc: A3 F5
arc: A4 F5
arc: A5 H02W0501
arc: A6 F7
arc: A7 V00T0100
arc: B1 E1_H01W0100
arc: B2 H01W0100
arc: B4 H02W0301
arc: B5 H02E0101
arc: B6 V02S0701
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 E1_H02W0601
arc: C4 V02N0201
arc: C5 V00T0000
arc: C6 E1_H02W0601
arc: C7 V00T0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 Q2
arc: D3 V02N0201
arc: D4 E1_H02W0201
arc: D5 H01W0000
arc: D6 E1_H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0601 Q4
arc: N1_V02N0701 F7
arc: V00B0000 F6
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F7
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0000101000001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011111100010101
word: SLICEC.K1.INIT 0101000001000001
word: SLICED.K0.INIT 1100111111000101
word: SLICEB.K0.INIT 1110000000010000
word: SLICEB.K1.INIT 1111000011111010
word: SLICEC.K0.INIT 1111111110100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R7C51:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V02S0401
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0501
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A6 H02E0501
arc: B0 V01N0001
arc: B2 H02E0101
arc: B4 H01E0101
arc: C0 V02S0401
arc: C2 H02E0401
arc: C3 F4
arc: C4 H01E0001
arc: C6 V02N0201
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 H02E0201
arc: D3 F2
arc: D4 H02E0201
arc: D6 F0
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR0 V00B0100
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 F0
arc: N1_V02N0401 F4
arc: S1_V02S0301 F3
arc: V00B0100 F7
arc: V01S0000 Q1
arc: W1_H02W0301 Q1
word: SLICED.K0.INIT 0000101000000000
word: SLICEA.K0.INIT 0000010000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000001100000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICED.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0000000000111100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R7C52:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A2 F5
arc: A5 N1_V02S0101
arc: A6 V02N0301
arc: A7 H00L0000
arc: B0 S1_V02N0101
arc: B4 V02S0701
arc: B5 V01S0000
arc: B6 V00T0000
arc: B7 H02W0101
arc: C0 N1_V02S0401
arc: C2 H02W0401
arc: C3 N1_V01N0001
arc: C4 H02E0401
arc: C6 V00T0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 E1_H02W0201
arc: D6 V02S0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: LSR1 V00B0000
arc: M0 W1_H02E0601
arc: M2 E1_H02W0601
arc: M6 E1_H02W0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0501 F7
arc: V00B0000 F4
arc: V01S0000 F7
arc: V01S0100 Q6
word: SLICEC.K0.INIT 1111111111111100
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0100010011001100
word: SLICED.K1.INIT 0001000101000100
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R7C53:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 H02E0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06N0303
arc: A0 H00L0100
arc: A1 F5
arc: A2 F7
arc: A4 F5
arc: A5 V00T0000
arc: A6 F5
arc: B0 V00T0000
arc: B3 V02N0301
arc: B4 E1_H02W0101
arc: B5 N1_V02S0701
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: C0 S1_V02N0401
arc: C1 H00R0100
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02S0001
arc: C5 V00T0100
arc: C6 V02S0001
arc: C7 V00T0100
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 E1_H02W0001
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 H02E0001
arc: E1_H01E0001 F5
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0000 F6
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
word: SLICEC.K1.INIT 0010001000100001
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000101
word: SLICEB.K1.INIT 0000000011001111
word: SLICEA.K0.INIT 1100000010010000
word: SLICED.K1.INIT 0011000000110000
word: SLICEA.K1.INIT 1111000011111010
word: SLICEC.K0.INIT 1111111110100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R7C54:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: N1_V02N0001 S3_V06N0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 V02S0401
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 H01E0001
arc: A1 H02E0501
arc: A6 H02E0701
arc: B0 H01W0100
arc: C0 H02E0401
arc: C2 E1_H01W0000
arc: C6 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 F2
arc: D2 H02E0001
arc: D6 H02E0201
arc: E1_H01E0001 F2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100111111001100
word: SLICED.K0.INIT 1111111111111010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R7C55:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 H02E0201
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: V00B0000 H02E0401
arc: W1_H02W0001 H01E0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: H01W0000 Q3
arc: LSR1 V00B0000
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: W1_H02W0101 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C56:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R7C58:PLC2
arc: S3_V06S0203 H06E0203

.tile R7C59:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0003 H06E0003

.tile R7C5:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02N0501
arc: A2 H02W0501
arc: A4 H02W0501
arc: A6 E1_H02W0501
arc: B1 E1_H02W0301
arc: B2 V02N0101
arc: B4 E1_H02W0301
arc: B5 N1_V01S0000
arc: B6 V01S0000
arc: B7 N1_V02S0501
arc: C1 H00L0100
arc: C2 H02E0401
arc: C4 V02S0001
arc: C5 E1_H02W0401
arc: C7 F4
arc: CE0 H02W0101
arc: CE1 W1_H02E0101
arc: CE2 H00R0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D1 H02E0201
arc: D2 S1_V02N0001
arc: D4 W1_H02E0001
arc: D5 H01W0000
arc: D6 H01W0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: E1_H02E0001 F2
arc: E1_H02E0701 Q7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M6 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0101 Q3
arc: S3_V06S0303 F6
arc: V01S0000 Q4
arc: V01S0100 F5
word: SLICEC.K0.INIT 1000000011001100
word: SLICED.K1.INIT 0000001100001111
word: SLICEB.K0.INIT 0101001111111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0111111100110011
word: SLICED.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R7C61:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R7C62:PLC2
arc: S3_V06S0203 H06E0203

.tile R7C6:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A2 V02S0501
arc: A3 V02N0701
arc: A4 W1_H02E0701
arc: A5 W1_H02E0501
arc: A7 H02W0701
arc: B0 V02S0301
arc: B1 W1_H02E0101
arc: B2 H02E0101
arc: B3 V01N0001
arc: B5 N1_V01S0000
arc: B6 V02S0701
arc: B7 E1_H02W0101
arc: C0 W1_H02E0601
arc: C1 V02N0401
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 V02S0201
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 H02W0001
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 V02N0401
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: M0 V00B0000
arc: M1 H00L0000
arc: M3 H00L0100
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N3_V06N0203 Q7
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q1
arc: S1_V02S0701 F7
arc: S3_V06S0203 F4
arc: S3_V06S0303 Q6
arc: V00T0100 Q3
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICEB.K0.INIT 1011101110001000
word: SLICED.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 0000111000000010
word: SLICEB.K1.INIT 0010111100100000
word: SLICEA.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 1100111111001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C7:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A2 H00L0100
arc: A3 H02W0501
arc: A4 N1_V01N0101
arc: A5 F7
arc: A6 E1_H01W0000
arc: A7 V02S0101
arc: B0 V02N0101
arc: B1 V00B0000
arc: B2 E1_H01W0100
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 E1_H02W0301
arc: C0 F4
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 W1_H02E0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 F0
arc: D6 V02N0401
arc: D7 V02S0601
arc: E1_H01E0101 F1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: N3_V06N0303 F6
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEA.K1.INIT 1100110011110000
word: SLICED.K0.INIT 0010001011100010
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0101000111110011
word: SLICED.K1.INIT 1000110000001100
word: SLICEC.K1.INIT 0001010100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V02N0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 H01E0101
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0701
arc: A1 H02W0701
arc: A2 V02S0701
arc: A4 E1_H02W0501
arc: A6 H02E0701
arc: A7 H02E0501
arc: B0 V00B0000
arc: B2 E1_H02W0301
arc: B4 N1_V02S0501
arc: B5 N1_V01S0000
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 E1_H02W0401
arc: C2 V02S0401
arc: C4 E1_H02W0401
arc: C5 H02E0401
arc: C6 H02W0601
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 E1_H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 V00T0100
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 F2
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M5 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q1
arc: N1_V02N0301 Q3
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: S3_V06S0303 Q5
arc: V01S0000 F6
arc: V01S0100 F1
arc: W3_H06W0303 Q5
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1100101011001010
word: SLICEA.K0.INIT 1011100010111000
word: SLICEB.K0.INIT 0011101101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0100010011100100
word: SLICED.K0.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R7C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02E0201
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0100 V02N0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00L0000
arc: A3 F7
arc: A4 F5
arc: A5 V00B0000
arc: A6 W1_H02E0501
arc: A7 E1_H02W0501
arc: B1 N1_V02S0301
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 V02S0701
arc: B6 V00B0100
arc: B7 N1_V02S0501
arc: C1 S1_V02N0601
arc: C3 E1_H02W0601
arc: C4 V02N0001
arc: C5 V02S0201
arc: C6 V02N0201
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D3 H02E0201
arc: D4 S1_V02N0401
arc: D5 W1_H02E0201
arc: D6 W1_H02E0001
arc: D7 V02S0401
arc: E1_H01E0101 Q6
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 W1_H02E0601
arc: M2 H02E0601
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0303 F6
arc: S3_V06S0303 Q6
arc: V00T0000 F2
arc: V01S0000 F0
word: SLICED.K1.INIT 1100010000000100
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1010000010100010
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1010111000000000
word: SLICEC.K1.INIT 1000000010101010
word: SLICEC.K0.INIT 1111111011111111
word: SLICED.K0.INIT 0100010011100100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C10:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 V02N0101
arc: A5 F7
arc: A6 F5
arc: A7 E1_H02W0501
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 N1_V02S0101
arc: B4 W1_H02E0101
arc: B6 H02E0301
arc: B7 H02W0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 F4
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 V02S0001
arc: C6 V02S0201
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 S1_V02N0001
arc: D3 W1_H02E0001
arc: D4 F0
arc: D5 N1_V02S0401
arc: D6 V02N0601
arc: D7 S1_V02N0401
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 W1_H02E0601
arc: M5 E1_H02W0001
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
word: SLICEA.K0.INIT 0101111101011111
word: SLICEA.K1.INIT 0001001100000000
word: SLICEC.K0.INIT 0001010100000000
word: SLICED.K1.INIT 1010100000001000
word: SLICEB.K0.INIT 1010111110001111
word: SLICEB.K1.INIT 1010100011111111
word: SLICEC.K1.INIT 0000000001010000
word: SLICED.K0.INIT 1100110001000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C11:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 V06N0303
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0701
arc: A1 W1_H02E0701
arc: A2 V02N0701
arc: A3 H02E0501
arc: A4 E1_H02W0701
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 N1_V02S0301
arc: B0 H02W0301
arc: B1 F3
arc: B2 V02N0301
arc: B3 E1_H01W0100
arc: B4 V02S0501
arc: B5 V02S0501
arc: B6 V01S0000
arc: B7 V02N0501
arc: C0 V02N0401
arc: C2 V02S0601
arc: C3 H02W0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 F4
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V02S0201
arc: D2 S1_V02N0001
arc: D3 F2
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 W1_H02E0001
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N3_V06N0003 Q3
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V01S0000 F7
arc: V01S0100 Q5
arc: W1_H02W0401 F6
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 0000000001110111
word: SLICEB.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1100100000001000
word: SLICED.K0.INIT 1100110010001100
word: SLICEC.K0.INIT 0011001000000010
word: SLICEA.K0.INIT 1110101011000000
word: SLICED.K1.INIT 0000000011111110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R8C12:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H01E0101
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 F5
arc: A3 V01N0101
arc: A4 V00B0000
arc: A5 V02S0301
arc: A6 F7
arc: A7 V00T0100
arc: B1 N1_V02S0101
arc: B3 V02N0101
arc: B4 S1_V02N0501
arc: B5 V02S0501
arc: B6 H02W0301
arc: B7 E1_H02W0301
arc: C1 S1_V02N0601
arc: C3 N1_V02S0401
arc: C4 V02N0201
arc: C5 H02W0601
arc: C6 V02S0201
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: D2 Q2
arc: D3 S1_V02N0201
arc: D4 V02S0601
arc: D5 H02E0001
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 V00T0000
arc: M0 H01E0001
arc: M1 H00R0000
arc: M4 W1_H02E0401
arc: M5 H00L0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q5
arc: V01S0100 Q2
arc: W1_H02W0001 F0
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1000100011001000
word: SLICEC.K0.INIT 0000000011001010
word: SLICEC.K1.INIT 1000000010100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C13:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02S0201
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 V01N0101
arc: A4 H02W0501
arc: A5 E1_H02W0501
arc: A6 F7
arc: A7 E1_H02W0501
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: B3 V01N0001
arc: B4 H02E0301
arc: B5 H02W0101
arc: B7 V00B0000
arc: C0 H02W0401
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H02W0601
arc: C4 S1_V02N0001
arc: C5 V02S0201
arc: C6 V02S0001
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02E0201
arc: D2 E1_H02W0001
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 S1_V02N0401
arc: D6 H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0401 Q4
arc: V01S0100 Q0
arc: W1_H02W0301 F3
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000100001011
word: SLICEB.K0.INIT 0000001000000111
word: SLICED.K1.INIT 1010100000100000
word: SLICEA.K1.INIT 0100010101000000
word: SLICEC.K0.INIT 1110101011000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICED.K0.INIT 0000000001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R8C14:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 S3_V06N0203
arc: H00L0100 E1_H02W0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 V01N0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 H02W0501
arc: A3 F5
arc: A4 S1_V02N0301
arc: A5 H02W0501
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 N1_V02S0101
arc: B2 V02N0101
arc: B3 H02E0101
arc: B4 E1_H02W0101
arc: B5 S1_V02N0701
arc: B6 H02W0101
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 H00L0100
arc: C2 S1_V02N0401
arc: C3 V02S0601
arc: C4 V00T0100
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 S1_V02N0201
arc: D2 S1_V02N0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 F2
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q0
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q4
arc: S3_V06S0003 Q0
word: SLICEC.K1.INIT 1010100000001000
word: SLICEB.K1.INIT 0000000011111110
word: SLICEB.K0.INIT 0101000101000000
word: SLICED.K1.INIT 0101010101010100
word: SLICEA.K0.INIT 1110101011000000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111100010001000
word: SLICED.K0.INIT 0101010101010100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C15:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V06N0203
arc: H00R0000 H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H02W0501
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: A2 E1_H02W0501
arc: A3 S1_V02N0701
arc: A5 E1_H02W0501
arc: A6 H02W0501
arc: A7 V02S0301
arc: B1 Q1
arc: B3 N1_V02S0101
arc: B4 N1_V01S0000
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: C0 E1_H01W0000
arc: C1 S1_V02N0601
arc: C2 H00L0000
arc: C3 V02S0601
arc: C6 H02W0601
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D2 F0
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: D5 E1_H01W0100
arc: D6 H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 F1
arc: LSR1 V00B0100
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F1
arc: N1_V02N0001 Q0
arc: N1_V02N0301 F1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F1
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000101000000000
word: SLICEB.K1.INIT 1010000011000000
word: SLICEA.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0011001111001100
word: SLICED.K1.INIT 0000010000000101
word: SLICED.K0.INIT 1000101000000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C16:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0501
arc: A1 H01E0001
arc: A2 H00L0100
arc: A3 E1_H02W0501
arc: A5 H02E0501
arc: A7 N1_V02S0301
arc: B0 V00B0000
arc: B1 V02N0101
arc: B2 V02S0301
arc: B3 E1_H01W0100
arc: B4 W1_H02E0101
arc: B5 V02S0501
arc: B7 H02E0101
arc: C0 V02S0601
arc: C2 N1_V01N0001
arc: C3 V02S0401
arc: C4 V00T0000
arc: C5 F4
arc: C7 H02E0401
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 H02W0201
arc: D2 E1_H02W0201
arc: D3 S1_V02N0001
arc: D4 H02E0201
arc: D5 S1_V02N0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: M4 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N1_V02N0201 Q0
arc: N3_V06N0303 F5
arc: S1_V02S0401 Q4
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 0010001000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000100000000000
word: SLICEB.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 0000000010000000
word: SLICEA.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 0000001111001111
word: SLICEC.K1.INIT 1000110000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C17:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 H01E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A2 H02E0501
arc: A6 H02E0501
arc: A7 V02N0101
arc: B0 N1_V02S0101
arc: B1 E1_H02W0301
arc: B2 V02S0301
arc: B3 V02N0101
arc: B6 F3
arc: B7 V00B0100
arc: C0 H00L0000
arc: C1 N1_V02S0601
arc: C2 H00R0100
arc: C3 H02W0401
arc: C4 V02S0201
arc: C6 V00B0100
arc: C7 V02N0201
arc: D0 H00R0000
arc: D1 N1_V02S0001
arc: D2 V01S0100
arc: D3 V00T0100
arc: D4 H02E0201
arc: D6 H02E0001
arc: D7 E1_H02W0201
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00T0000
arc: N1_V01N0001 F2
arc: S3_V06S0003 F0
arc: V01S0100 F7
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 1100100001000000
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0000001111110011
word: SLICEA.K1.INIT 0011001100001111
word: SLICEB.K0.INIT 0101010101010100
word: SLICEB.K1.INIT 0000001111001111
word: SLICED.K0.INIT 1010001000000010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C18:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06W0203
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A2 V02N0701
arc: A3 V00T0000
arc: B0 H01W0100
arc: B3 H00R0100
arc: C0 H02W0601
arc: C2 H02W0601
arc: C3 H02E0401
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 Q2
arc: D3 H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 F0
arc: H01W0000 Q0
arc: H01W0100 Q7
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 0011001100110010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R8C19:PLC2
arc: E1_H02E0301 H01E0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 H00R0000
arc: A2 N1_V02S0501
arc: A3 S1_V02N0701
arc: A4 H02E0501
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 W1_H02E0101
arc: B4 S1_V02N0501
arc: B6 V01S0000
arc: B7 V00B0000
arc: C0 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C6 V02N0001
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 S1_V02N0001
arc: D4 H02W0201
arc: D6 H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 Q6
arc: H01W0000 Q1
arc: H01W0100 F4
arc: M4 V00T0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F3
arc: N1_V02N0401 F6
arc: S3_V06S0103 Q1
arc: V00T0000 Q2
arc: V00T0100 F1
arc: V01S0100 Q0
arc: W1_H02W0401 Q4
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1110111000100010
word: SLICED.K1.INIT 1010001010000000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 0010000001110000
word: SLICEB.K1.INIT 0100000001001100
word: SLICED.K0.INIT 0001000010110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C20:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V06N0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H02W0201
arc: S3_V06S0103 E3_H06W0103
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 N1_V01S0100
arc: A0 H00L0100
arc: A1 H00L0000
arc: A3 H00L0100
arc: A6 H00L0000
arc: A7 V02S0301
arc: B0 V00T0000
arc: B1 V00T0000
arc: B5 H01E0101
arc: C0 H00L0000
arc: C1 H00L0100
arc: C2 H00L0000
arc: C3 H00L0000
arc: C5 V02S0001
arc: C6 E1_H02W0401
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 E1_H02W0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: D5 H02W0001
arc: D6 E1_H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0303 F5
arc: V00T0000 Q0
word: SLICED.K1.INIT 0000000000001010
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 0110110011001100
word: SLICEB.K1.INIT 0101101010101010
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R8C21:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A1 F7
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 V02S0101
arc: A6 E1_H02W0501
arc: A7 F5
arc: B0 S1_V02N0301
arc: B1 H01W0100
arc: B3 H00L0000
arc: B4 H02W0101
arc: B5 S1_V02N0701
arc: B6 H02E0301
arc: C0 V02N0401
arc: C1 H02E0401
arc: C2 E1_H01W0000
arc: C3 F4
arc: C4 H02W0601
arc: C5 V02N0201
arc: C7 N1_V02S0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 F0
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 E1_H01W0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q0
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0401 Q4
arc: N3_V06N0103 F1
arc: S1_V02S0201 Q0
arc: S3_V06S0303 F6
arc: V01S0000 F6
arc: V01S0100 F2
word: SLICED.K1.INIT 0000000001010000
word: SLICEA.K1.INIT 1101000011000000
word: SLICEC.K1.INIT 1010100000001000
word: SLICEA.K0.INIT 0001111100110001
word: SLICEC.K0.INIT 1110000000000000
word: SLICEB.K1.INIT 0000000100001111
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K0.INIT 1101110110001000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R8C22:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0203
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: A4 F5
arc: A5 V02S0301
arc: B0 E1_H01W0100
arc: B2 V02N0101
arc: B3 E1_H01W0100
arc: B4 S1_V02N0701
arc: B6 F3
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C2 S1_V02N0601
arc: C3 N1_V02S0601
arc: C4 V00T0000
arc: C5 H02W0401
arc: C6 V01N0101
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 Q2
arc: D3 F2
arc: D4 F2
arc: D5 E1_H02W0001
arc: D6 E1_H01W0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 F4
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: M0 H01E0001
arc: M2 V00B0100
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F2
arc: N3_V06N0203 F4
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: S3_V06S0103 F1
arc: V00T0100 F3
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W1_H02W0001 Q0
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000000011111100
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 1010000010100000
word: SLICEB.K0.INIT 0001000000110000
word: SLICEC.K0.INIT 0001110100000000
word: SLICEB.K1.INIT 0001001100110011
word: SLICEC.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R8C23:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N1_V01S0100
arc: A2 F7
arc: A3 F7
arc: A4 N1_V01N0101
arc: B0 W1_H02E0301
arc: B1 S1_V02N0301
arc: B6 V02N0501
arc: B7 S1_V02N0701
arc: C0 E1_H01W0000
arc: C2 V02N0401
arc: C3 H02E0601
arc: C4 H02E0401
arc: C6 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D6 H00R0100
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F0
arc: S1_V02S0001 F2
arc: S1_V02S0501 F7
arc: S3_V06S0103 F1
arc: V01S0000 F1
arc: V01S0100 F6
arc: W1_H02W0101 F1
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 0000000000110011
word: SLICED.K0.INIT 0000111100001100
word: SLICEC.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R8C24:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A2 E1_H02W0701
arc: A4 E1_H02W0501
arc: A7 Q7
arc: B1 Q1
arc: B2 H02W0301
arc: B4 V02S0701
arc: B5 S1_V02N0501
arc: B6 H01E0101
arc: C1 H02E0401
arc: C2 H00R0100
arc: C4 H02W0401
arc: C5 H01E0001
arc: C6 Q6
arc: C7 H01E0001
arc: CE0 H02E0101
arc: CE1 V02N0201
arc: CE2 E1_H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D2 H00R0000
arc: D4 V02N0601
arc: D5 V01N0001
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0101 F6
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q6
arc: M1 V01S0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: S1_V02S0701 F5
arc: V01S0000 Q7
arc: V01S0100 Q4
word: SLICEC.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1100110011001010
word: SLICEC.K0.INIT 1111111000000100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R8C25:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0103 H06W0103
arc: V00B0000 V02N0201
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 E3_H06W0003
arc: A3 V01N0101
arc: A5 V00T0000
arc: A6 V02N0101
arc: B0 H02W0301
arc: B2 H02E0101
arc: B4 S1_V02N0501
arc: B7 V00B0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: S3_V06S0303 Q6
arc: V01S0100 F3
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C26:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00R0100 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V06N0203
arc: A4 V02S0301
arc: A7 Q7
arc: B0 V01N0001
arc: B1 E1_H01W0100
arc: B4 S1_V02N0501
arc: B5 W1_H02E0301
arc: B6 W1_H02E0301
arc: B7 W1_H02E0301
arc: C4 V02N0001
arc: C5 N1_V02S0001
arc: C6 H02W0401
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D4 H02W0001
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: M6 H02E0401
arc: M7 W1_H02E0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: S3_V06S0303 F5
arc: V00B0000 Q6
arc: V01S0000 F0
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1110111000100010
word: SLICEC.K0.INIT 1010101110101000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C27:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A2 V02S0501
arc: B0 H01W0100
arc: B7 H02E0301
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 H02W0001
arc: D3 S1_V02N0001
arc: D7 V02S0401
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 F2
arc: V00T0100 F3
arc: V01S0000 Q0
word: SLICEB.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1111111111101110
word: SLICED.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R8C28:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A4 V02S0301
arc: B0 E1_H02W0301
arc: B4 H02E0301
arc: B5 N1_V01S0000
arc: B7 V02S0501
arc: C0 H02E0601
arc: C4 V02S0201
arc: C5 V02N0201
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D4 V02N0401
arc: D5 H00R0100
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0303 F5
arc: V01S0000 Q0
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 1000000010100010
word: SLICEA.K0.INIT 1011000010000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K1.INIT 0000001111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R8C29:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 V00B0000
arc: A4 F5
arc: A7 W1_H02E0501
arc: B3 H02E0101
arc: B6 S1_V02N0501
arc: B7 S1_V02N0501
arc: C0 H00L0000
arc: C1 H00R0100
arc: C2 V02N0601
arc: C3 H00L0000
arc: C4 H02E0401
arc: C5 H02E0601
arc: C6 N1_V02S0201
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 V02S0201
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V00B0000 Q4
arc: V01S0000 F2
arc: V01S0100 Q4
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 1000100010001000
word: SLICED.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111111100001110
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000101011111111
word: SLICEA.K0.INIT 1010101011111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R8C2:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0701 S1_V02N0601
arc: V00B0000 S1_V02N0001
arc: B0 V02N0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C30:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02E0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 N1_V02S0701
arc: A3 V02S0701
arc: A5 V02S0101
arc: A6 N1_V01S0100
arc: B0 N1_V02S0301
arc: B2 H02W0301
arc: B4 N1_V01S0000
arc: B7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q1
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q6
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C31:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 V02S0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A2 V00T0000
arc: A3 N1_V02S0701
arc: A5 V02S0101
arc: A6 N1_V02S0301
arc: B0 V00B0000
arc: B1 N1_V02S0101
arc: B4 N1_V01S0000
arc: B7 H02W0301
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: V01S0000 Q5
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C32:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0701
arc: A2 V02S0501
arc: A6 V02S0101
arc: A7 N1_V01S0100
arc: B1 V00B0000
arc: B3 N1_V02S0101
arc: B4 V02S0701
arc: B5 N1_V01S0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q5
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0301 Q3
arc: S1_V02S0601 Q4
arc: V01S0000 Q2
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C33:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0201 V06N0103
arc: W3_H06W0003 S3_V06N0003
arc: A1 V02S0501
arc: A2 V02S0701
arc: A5 N1_V02S0301
arc: A7 H02W0501
arc: B0 V02S0101
arc: B3 E1_H02W0101
arc: B4 H02W0101
arc: B6 H02W0301
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q0
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q5
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C34:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 N1_V02S0701
arc: B0 V02S0301
arc: B4 V02S0501
arc: B7 S1_V02N0501
arc: C4 V02N0001
arc: C5 W1_H02E0401
arc: C6 N1_V02S0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: S3_V06S0303 F6
arc: V01S0000 F4
word: SLICED.K1.INIT 0011001111001100
word: SLICEC.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 1100000011000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C35:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 S1_V02N0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 V02S0301
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 H00R0000
arc: B3 H02W0101
arc: B6 V01S0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C5 S1_V02N0201
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: D5 H02W0201
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q4
arc: H01W0100 F6
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N3_V06N0203 Q4
arc: S1_V02S0501 Q7
arc: S3_V06S0203 Q4
arc: W3_H06W0203 Q7
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0001000110111011
word: SLICED.K1.INIT 0101010110101010
word: SLICEC.K0.INIT 0101010110101010
word: SLICEA.K0.INIT 0000111000001100
word: SLICEA.K1.INIT 1111111011111100
word: SLICEB.K0.INIT 0011001100100000
word: SLICEB.K1.INIT 1111111111101100
word: SLICEC.K1.INIT 0000101001011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R8C36:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H02E0401
arc: S3_V06S0203 H06E0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V01N0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00R0000
arc: A1 H00L0100
arc: A3 H02W0701
arc: A5 Q5
arc: A6 F5
arc: A7 V02N0301
arc: B0 V02S0301
arc: B1 V00B0000
arc: B5 V02N0501
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C0 W1_H02E0401
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 V00B0100
arc: C6 V02N0001
arc: C7 V02S0001
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 E1_H02W0201
arc: D5 S1_V02N0601
arc: D6 N1_V02S0601
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: M0 V00T0000
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F0
arc: N1_V02N0201 F2
arc: N1_V02N0601 F4
arc: N3_V06N0303 Q6
arc: S3_V06S0303 Q6
arc: V01S0100 Q5
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K1.INIT 0000110100001000
word: SLICEA.K0.INIT 1111010110110001
word: SLICEA.K1.INIT 1100101011000000
word: SLICEC.K1.INIT 1011101110001000
word: SLICED.K0.INIT 0000110000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C37:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: A2 V01N0101
arc: A6 E1_H02W0501
arc: A7 V02N0301
arc: B0 E1_H02W0301
arc: B2 H02E0101
arc: B3 H01W0100
arc: B4 H02W0301
arc: C0 H00L0000
arc: C2 V02N0601
arc: C4 H02W0401
arc: C6 V02N0201
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V02N0001
arc: D3 V00T0100
arc: D4 V02S0401
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F3
arc: S1_V02S0201 F0
arc: V01S0100 Q2
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 1000110100001111
word: SLICEB.K1.INIT 0000000011001100
word: SLICED.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEA.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1111000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R8C38:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0601
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 H02E0701
arc: V00T0100 V02N0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H01W0000
arc: A0 V02S0501
arc: A1 V02S0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H00R0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H02W0401
arc: CE1 H00L0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 S1_V02N0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: M0 V00T0100
arc: M5 H02W0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q5
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1111001011110111
word: SLICEA.K1.INIT 0000001000000111
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R8C39:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 S3_V06N0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A7 Q7
arc: B0 V00T0000
arc: B1 V00T0000
arc: B4 V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C4 H02E0601
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02S0201
arc: D4 H02E0201
arc: D7 H02E0001
arc: E1_H01E0101 F4
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H02W0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V01S0000 Q1
arc: W1_H02W0001 F0
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 0000101000000011
word: SLICEA.K1.INIT 1111101011110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C3:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: A0 S1_V02N0701
arc: A2 E1_H02W0701
arc: B0 H02W0301
arc: B2 H02W0301
arc: C0 H02E0601
arc: C2 S1_V02N0401
arc: C3 H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 S1_V02N0201
arc: D3 V00T0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 F3
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: V00T0000 F2
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0011001000010000
word: SLICEA.K0.INIT 0111011100111111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C40:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0001 H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06S0303
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 W1_H02E0501
arc: A3 E1_H02W0701
arc: A4 V02N0301
arc: A5 F7
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B7 H02W0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 E1_H01E0101
arc: C5 W1_H02E0401
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D5 H02E0201
arc: D7 H02W0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H01W0100
arc: M4 V00B0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00T0000 F0
arc: V01S0100 Q7
arc: W1_H02W0601 F4
arc: W3_H06W0003 Q3
word: SLICED.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1011101000010000
word: SLICEC.K1.INIT 1111000011101110
word: SLICEA.K0.INIT 0000111000000010
word: SLICEA.K1.INIT 1111111011110010
word: SLICEB.K0.INIT 1110110000100000
word: SLICEB.K1.INIT 1111110100110001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C41:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 N1_V01S0100
arc: A1 H02W0501
arc: A2 N1_V02S0701
arc: A4 W1_H02E0701
arc: A6 V02N0101
arc: A7 V02N0101
arc: B1 H01W0100
arc: B2 N1_V02S0101
arc: B3 Q3
arc: B4 W1_H02E0301
arc: B5 V01S0000
arc: C1 H02W0601
arc: C2 F6
arc: C3 W1_H02E0601
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: CE0 S1_V02N0201
arc: CE2 E1_H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D4 S1_V02N0401
arc: D5 V02S0601
arc: D6 H02W0201
arc: D7 H02E0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H02E0001
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q3
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: V01S0000 Q7
arc: V01S0100 Q4
arc: W3_H06W0003 Q3
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001000000001001
word: SLICED.K0.INIT 0000010110101111
word: SLICED.K1.INIT 1010101011111111
word: SLICEB.K0.INIT 1000110000001100
word: SLICEC.K0.INIT 0000000010111000
word: SLICEC.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R8C42:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: A1 F5
arc: A2 V02S0501
arc: A5 Q5
arc: A7 Q7
arc: B1 S1_V02N0301
arc: B3 Q3
arc: B4 N1_V02S0501
arc: B5 V02N0701
arc: B7 H02W0301
arc: C1 F6
arc: C2 H02E0601
arc: C4 H02E0601
arc: C5 H02W0401
arc: C7 V00B0100
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H01E0101
arc: D2 H02W0201
arc: D3 V02N0201
arc: D4 H02E0201
arc: D5 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 H02W0601
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F3
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F4
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: V01S0100 F2
word: SLICEC.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100110000110011
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 1001000000001001
word: SLICEA.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 1010111110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R8C43:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V01N0001
arc: A0 W1_H02E0501
arc: A2 H02E0701
arc: A5 F7
arc: A6 H00L0000
arc: A7 H02E0501
arc: B1 Q1
arc: B2 V02N0301
arc: B3 Q3
arc: B4 V02N0501
arc: B5 W1_H02E0101
arc: B6 N1_V02S0501
arc: B7 S1_V02N0501
arc: C0 N1_V01N0001
arc: C4 S1_V02N0201
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 S1_V02N0001
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H01E0101
arc: D2 Q2
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 V01N0001
arc: D6 W1_H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q7
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICED.K0.INIT 1100100000001000
word: SLICEB.K0.INIT 0111011110001000
word: SLICEB.K1.INIT 0011001111001100
word: SLICEA.K0.INIT 0101111110100000
word: SLICEA.K1.INIT 0011001111001100
word: SLICED.K1.INIT 1000001001000001
word: SLICEC.K1.INIT 1000000000001000
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R8C44:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02N0701
arc: A1 N1_V02S0501
arc: A2 V02N0501
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 V00T0000
arc: A6 N1_V01N0101
arc: A7 H02E0501
arc: B0 H01W0100
arc: B1 H00R0100
arc: B3 V02S0101
arc: B6 H01E0101
arc: B7 E1_H02W0101
arc: C0 H02W0601
arc: C1 E1_H02W0401
arc: C2 H00L0000
arc: C3 V02N0601
arc: C4 V02S0001
arc: C5 H01E0001
arc: C6 V02S0001
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 V02S0001
arc: D3 H00R0000
arc: D4 H01W0000
arc: D5 V00B0000
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: N3_V06N0003 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: V01S0100 F6
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000011111011
word: SLICED.K1.INIT 1011000010000000
word: SLICEA.K1.INIT 0101010001010101
word: SLICEB.K1.INIT 1100010001000100
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1100101011001010
word: SLICEB.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R8C45:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02N0701
arc: A1 H00R0000
arc: A3 V02N0501
arc: A4 H02W0701
arc: B0 E1_H01W0100
arc: B1 H02E0301
arc: B2 V02S0301
arc: B3 W1_H02E0301
arc: B5 W1_H02E0101
arc: B6 N1_V01S0000
arc: B7 V01S0000
arc: C0 V02N0601
arc: C1 H02W0601
arc: C2 H00L0000
arc: C4 E1_H02W0401
arc: C6 V00T0000
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR1 E1_H02W0501
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEC.K0.INIT 0000111101010101
word: SLICEC.K1.INIT 1111111100110011
word: SLICEA.K0.INIT 0000000011101111
word: SLICEA.K1.INIT 0000000011111011
word: SLICED.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1110111001000100
word: SLICED.K1.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R8C46:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 H02W0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 V06S0303
arc: A1 H02E0701
arc: A2 N1_V02S0501
arc: A3 V02S0701
arc: A4 N1_V01S0100
arc: A5 E1_H01W0000
arc: A6 V00T0100
arc: A7 V02S0301
arc: B0 H02E0101
arc: B2 S1_V02N0301
arc: B5 N1_V02S0501
arc: B6 V02N0701
arc: C0 V02S0401
arc: C1 H02W0601
arc: C2 E1_H02W0601
arc: C3 S1_V02N0601
arc: C4 V02S0001
arc: C5 E1_H02W0601
arc: C6 E1_H02W0601
arc: C7 V02S0001
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: D2 H02W0201
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 S1_V02N0401
arc: D6 H00L0100
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F2
arc: LSR1 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0701 Q7
arc: S1_V02S0201 F0
arc: S1_V02S0601 F4
arc: V01S0000 F7
arc: W1_H02W0401 F6
word: SLICEB.K0.INIT 1110000001000000
word: SLICEC.K1.INIT 1011000010000000
word: SLICED.K0.INIT 1110000001000000
word: SLICEC.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R8C47:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 H06E0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 E1_H02W0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H02W0101
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V02S0301
arc: A5 E1_H02W0701
arc: A6 N1_V01N0101
arc: A7 V00T0100
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02W0101
arc: B5 H02W0301
arc: B6 H02E0101
arc: B7 F3
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V02S0001
arc: C5 H02E0601
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 V02N0601
arc: CLK1 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 V02S0601
arc: D7 V01N0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q7
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: LSR1 H02W0501
arc: M4 V00B0100
arc: M5 H00L0000
arc: M7 H00L0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: S3_V06S0103 Q2
arc: V00T0100 Q3
arc: V01S0000 F6
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q0
word: SLICED.K1.INIT 1001000000001001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010101011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R8C48:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06S0303
arc: A0 H00L0000
arc: A1 H02E0701
arc: A2 H02E0501
arc: A3 H01E0001
arc: A4 W1_H02E0701
arc: A7 V02N0101
arc: B0 V01N0001
arc: B1 V02N0301
arc: B3 Q3
arc: B4 S1_V02N0501
arc: B5 H02E0301
arc: B7 H01E0101
arc: C0 F6
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 V02N0001
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 F0
arc: D2 V02S0201
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H00L0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F1
arc: V00B0000 F4
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1000001001000001
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000010000100001
word: SLICEA.K0.INIT 1000000001000000
word: SLICEA.K1.INIT 0100110011001100
word: SLICEB.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 0011001111001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C49:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H02E0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 H02E0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 V02N0101
arc: A7 Q7
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 W1_H02E0101
arc: B7 W1_H02E0101
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V02N0001
arc: C7 V02N0201
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D4 H01W0000
arc: D5 H01W0000
arc: D6 H01W0000
arc: D7 V02N0401
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: LSR1 H02W0301
arc: M0 H01E0001
arc: M1 H02E0001
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0100000000000100
word: SLICEC.K1.INIT 1000000000001000
word: SLICED.K0.INIT 0001000000000001
word: SLICED.K1.INIT 0010000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C4:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 H01E0101
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 S1_V02N0301
arc: A0 H02E0701
arc: A1 W1_H02E0701
arc: A5 N1_V01N0101
arc: A6 V02S0101
arc: A7 N1_V01S0100
arc: B2 H01W0100
arc: B4 H00R0000
arc: C1 H00R0100
arc: C2 V02S0601
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V02S0201
arc: C7 V02S0001
arc: CE0 E1_H02W0101
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0201
arc: D2 V02S0201
arc: D4 N1_V02S0601
arc: D5 H02E0201
arc: D6 V02N0601
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 Q4
arc: H00R0100 Q7
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 E1_H02W0601
arc: M4 V00T0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0001 F0
arc: S1_V02S0401 F6
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 F1
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1100111111000000
word: SLICED.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 1010111110100000
word: SLICED.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R8C50:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 N1_V01S0000
arc: S1_V02S0001 H06E0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02N0701
arc: A3 E1_H01E0001
arc: A4 V00T0100
arc: B1 W1_H02E0301
arc: B3 W1_H02E0101
arc: B4 S1_V02N0501
arc: B6 F3
arc: C1 H02W0401
arc: C3 N1_V01N0001
arc: C4 V02N0201
arc: C6 Q6
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D3 E1_H02W0001
arc: D4 V01N0001
arc: D6 S1_V02N0601
arc: E1_H01E0001 Q2
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M2 V00T0000
arc: M3 H00L0100
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0201 F0
arc: S3_V06S0203 F4
word: SLICEC.K0.INIT 1100010010000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1100000000001100
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C51:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00R0000 V02N0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: A0 W1_H02E0701
arc: A2 H02E0501
arc: A4 H02E0501
arc: B0 S1_V02N0301
arc: B2 H02W0101
arc: B4 H02W0101
arc: C0 H02E0601
arc: C2 H00L0000
arc: C4 V02N0001
arc: D0 V00B0100
arc: D2 H00R0000
arc: D4 S1_V02N0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: M0 V00B0000
arc: M2 V00T0100
arc: V00B0000 F4
word: SLICEC.K0.INIT 1010100000100000
word: SLICEA.K0.INIT 0011111101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0101011111011111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R8C52:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 V01N0101
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W3_H06W0003 V06N0003
arc: A0 V02S0501
arc: A1 H00L0000
arc: A2 V02N0701
arc: A3 V02N0501
arc: A4 F5
arc: A5 H02E0701
arc: A6 N1_V01N0101
arc: A7 H02E0701
arc: B1 S1_V02N0301
arc: B4 H02E0301
arc: B5 S1_V02N0501
arc: B6 S1_V02N0701
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 V01N0101
arc: C6 V02S0001
arc: C7 V01N0101
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 V01S0100
arc: D3 H02W0201
arc: D4 H02E0001
arc: D5 V01N0001
arc: D6 S1_V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F6
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: V00T0100 F3
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000001010000
word: SLICED.K1.INIT 1011000010111011
word: SLICEB.K1.INIT 1010000001010000
word: SLICEC.K1.INIT 1101110100001101
word: SLICEC.K0.INIT 1000000000100000
word: SLICEB.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1000000000100000
word: SLICED.K0.INIT 0010000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C53:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H02E0201
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A1 F5
arc: A4 V00T0100
arc: A5 Q5
arc: B1 H02E0301
arc: B4 V00B0100
arc: B5 H02E0101
arc: C1 F4
arc: C4 V02N0001
arc: C5 V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D4 V02N0601
arc: D5 H01W0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q7
arc: H01W0100 F1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: W1_H02W0301 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 1001000000001001
word: SLICEC.K1.INIT 1001000000001001
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C54:PLC2
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0101
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0601 V02N0601
arc: A1 F7
arc: A7 V02N0301
arc: B1 Q1
arc: B7 V00B0100
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H00L0100
arc: M4 V00T0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q4
arc: V00B0100 Q7
word: SLICED.K1.INIT 1000001001000001
word: SLICEA.K1.INIT 1000100000100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C55:PLC2
arc: S1_V02S0701 H02E0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 V02N0201

.tile R8C56:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R8C57:PLC2
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303

.tile R8C58:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R8C59:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0203 H06E0203

.tile R8C5:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 S1_V02N0701
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 V02N0701
arc: A3 F5
arc: A4 N1_V02S0101
arc: A5 H02W0501
arc: A7 Q7
arc: B0 S1_V02N0301
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 H02W0301
arc: B5 V02N0501
arc: B6 V02S0701
arc: C2 S1_V02N0401
arc: C3 F4
arc: C4 V00T0100
arc: C5 H02W0401
arc: C6 V02S0201
arc: C7 V02S0201
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 N1_V02S0201
arc: D4 F0
arc: D5 V02N0401
arc: D6 H00L0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F2
arc: E1_H02E0601 Q4
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 W1_H02E0601
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
word: SLICEB.K0.INIT 0010001000110000
word: SLICEA.K0.INIT 0010001001110111
word: SLICEA.K1.INIT 1010101011111111
word: SLICEC.K1.INIT 0010001110101111
word: SLICEC.K0.INIT 1000000010101010
word: SLICED.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 0000001000001010
word: SLICED.K1.INIT 1010111110100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R8C60:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R8C62:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303

.tile R8C6:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: H00R0000 N1_V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H01E0001
arc: V00B0000 H02E0601
arc: V00B0100 H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00R0000
arc: A1 W1_H02E0701
arc: A2 H02E0701
arc: A4 H02E0701
arc: A7 H02W0701
arc: B0 H02E0101
arc: B2 W1_H02E0301
arc: B4 W1_H02E0301
arc: B6 E1_H02W0301
arc: C0 H00L0000
arc: C1 W1_H02E0601
arc: C2 H02W0401
arc: C4 H02W0601
arc: C6 V02S0201
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0201
arc: D2 N1_V02S0001
arc: D4 H02W0201
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0501
arc: M2 V00T0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q0
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1010101011110000
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 0011011110111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0011101101111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R8C7:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06N0303
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06W0103
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0501
arc: A2 V02N0701
arc: A3 H00L0100
arc: A4 H02W0501
arc: A5 N1_V02S0301
arc: A6 F5
arc: A7 E1_H02W0701
arc: B2 E1_H01W0100
arc: B3 V02S0301
arc: B4 H02W0101
arc: B5 H00L0000
arc: B6 N1_V02S0501
arc: B7 F3
arc: C0 H02W0601
arc: C1 S1_V02N0401
arc: C2 H00R0100
arc: C3 N1_V02S0601
arc: C4 V01N0101
arc: C5 V02S0001
arc: C6 V00T0000
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: D2 H02W0201
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 F0
arc: D6 S1_V02N0601
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 H02E0501
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0001 Q2
word: SLICED.K0.INIT 0001010100000000
word: SLICEC.K1.INIT 1000000011001100
word: SLICED.K1.INIT 0001001100000000
word: SLICEC.K0.INIT 0101000111110011
word: SLICEB.K1.INIT 1000000011001100
word: SLICEB.K0.INIT 1111100010001000
word: SLICEA.K0.INIT 0101000001011111
word: SLICEA.K1.INIT 1111111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R8C8:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 F7
arc: A3 F5
arc: A4 V02S0101
arc: A5 V02S0301
arc: A6 N1_V01N0101
arc: A7 V02N0101
arc: B2 E1_H02W0301
arc: B3 H00L0000
arc: B5 H02E0301
arc: B7 V02S0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02W0401
arc: C3 V02N0601
arc: C4 Q4
arc: C5 W1_H02E0601
arc: C6 V00B0100
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 S1_V02N0201
arc: D2 H02E0201
arc: D3 F2
arc: D4 E1_H02W0201
arc: D5 N1_V02S0401
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 H02E0401
arc: M5 W1_H02E0001
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: S1_V02S0101 Q3
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0100 Q1
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0010101000111111
word: SLICEC.K1.INIT 1000101000001010
word: SLICEB.K1.INIT 0001010100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R8C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: H00L0000 H02E0201
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 F7
arc: A4 S1_V02N0101
arc: A5 E1_H02W0501
arc: A7 N1_V02S0101
arc: B1 V02N0101
arc: B2 S1_V02N0301
arc: B4 H00L0000
arc: B5 H01E0101
arc: B7 V00B0100
arc: C1 V02S0401
arc: C2 F4
arc: C4 V00T0100
arc: C5 V02S0201
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 Q2
arc: D4 V02S0601
arc: D7 S1_V02N0601
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q2
arc: S3_V06S0303 F5
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0011001100110010
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1100110000001000
word: SLICEC.K1.INIT 1010110010101100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1100111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R9C10:PLC2
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A5 Q5
arc: A7 Q7
arc: B0 S1_V02N0101
arc: B2 E1_H02W0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: S3_V06S0003 Q3
arc: V00B0000 Q6
arc: V01S0000 Q5
arc: V01S0100 Q4
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C11:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 S1_V02N0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 N1_V01S0100
arc: A0 E1_H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 V00B0100
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q5
arc: S1_V02S0201 Q2
arc: S1_V02S0501 Q7
arc: V00B0000 Q6
arc: V01S0000 Q1
arc: V01S0100 Q6
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C12:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A5 Q5
arc: A7 Q7
arc: B1 Q1
arc: B2 V02S0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0701 Q7
arc: N3_V06N0303 Q5
arc: V00B0000 Q6
arc: V01S0000 Q4
arc: W1_H02W0001 Q2
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C13:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V01N0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N1_V01S0100
arc: S3_V06S0103 E1_H01W0100
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C14:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 H01E0001
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0201
arc: V00T0000 E1_H02W0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0000
arc: A4 V02S0301
arc: A5 V02S0101
arc: A6 F5
arc: A7 H02W0501
arc: B1 Q1
arc: B4 H02E0101
arc: B5 S1_V02N0501
arc: B6 V02S0501
arc: B7 V01S0000
arc: C4 H02W0401
arc: C5 N1_V02S0001
arc: C6 F4
arc: C7 V00T0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D4 H02W0201
arc: D5 V02S0601
arc: D6 S1_V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
word: SLICED.K1.INIT 0101000101000000
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1010001011110011
word: SLICEC.K1.INIT 1000001001000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C15:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 E1_H02W0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V01N0101
arc: A0 V02S0501
arc: A1 N1_V02S0501
arc: A2 V00T0000
arc: A3 N1_V02S0501
arc: A4 E1_H02W0501
arc: A5 S1_V02N0101
arc: A6 V00T0100
arc: A7 F5
arc: B0 V02S0301
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B3 V01N0001
arc: B4 N1_V02S0501
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 V02S0501
arc: C0 S1_V02N0401
arc: C1 H00L0100
arc: C2 N1_V02S0601
arc: C3 W1_H02E0601
arc: C4 S1_V02N0201
arc: C6 W1_H02E0401
arc: C7 H02W0601
arc: D0 F2
arc: D1 V02N0201
arc: D2 H02W0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 V02N0401
arc: D6 N1_V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F1
arc: N1_V01N0001 F6
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
word: SLICEA.K1.INIT 0000001010001010
word: SLICEC.K0.INIT 1000100011000000
word: SLICEB.K0.INIT 1110000001000000
word: SLICEB.K1.INIT 0100010001010000
word: SLICED.K0.INIT 0001000100000011
word: SLICEC.K1.INIT 0001000111011101
word: SLICED.K1.INIT 1100000001000100
word: SLICEA.K0.INIT 0101010101010100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R9C16:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00R0000
arc: A1 H02E0501
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 H02E0501
arc: A6 H02E0501
arc: A7 F5
arc: B0 E1_H02W0301
arc: B1 V02N0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 S1_V02N0501
arc: B5 W1_H02E0101
arc: B6 H02E0301
arc: B7 S1_V02N0501
arc: C0 W1_H02E0601
arc: C1 H00L0100
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02S0001
arc: C5 V02N0201
arc: C6 V00T0100
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 W1_H02E0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H02E0201
arc: D5 S1_V02N0601
arc: D6 W1_H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 V00B0000
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q0
word: SLICEA.K1.INIT 0100010001010000
word: SLICED.K0.INIT 0101000001000100
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 0001000100010000
word: SLICEB.K1.INIT 1011101110111010
word: SLICEC.K1.INIT 0000110000111111
word: SLICED.K1.INIT 1100010000000100
word: SLICEC.K0.INIT 1000000011000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C17:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 S1_V02N0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A1 W1_H02E0501
arc: A2 F5
arc: A3 F5
arc: A5 H02E0701
arc: A6 V00T0100
arc: A7 W1_H02E0501
arc: B0 N1_V02S0101
arc: B1 V00T0000
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V02S0501
arc: B5 S1_V02N0701
arc: B6 W1_H02E0101
arc: B7 V02N0501
arc: C0 V02N0401
arc: C1 V02S0601
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 S1_V02N0201
arc: C5 E1_H02W0601
arc: C6 V00B0100
arc: C7 V00T0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 H02E0001
arc: D6 H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H02E0501 F5
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: M2 V00B0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: V00B0000 F4
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 0101001100000000
word: SLICEA.K1.INIT 1010001010000000
word: SLICED.K1.INIT 1010100000001000
word: SLICEA.K0.INIT 1100000010001000
word: SLICEB.K0.INIT 1110001000100010
word: SLICEB.K1.INIT 1110111000101110
word: SLICEC.K1.INIT 0101010101000000
word: SLICEC.K0.INIT 1100110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R9C18:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 E3_H06W0203
arc: V00B0000 E1_H02W0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V06N0303
arc: A1 W1_H02E0501
arc: A2 F5
arc: A3 V02N0701
arc: A4 H02E0501
arc: A5 F7
arc: A6 N1_V02S0101
arc: A7 W1_H02E0701
arc: B0 S1_V02N0301
arc: B1 V01N0001
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 E1_H02W0401
arc: C3 H00R0100
arc: C4 E1_H02W0601
arc: C5 S1_V02N0001
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 V01S0100
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: E1_H01E0101 F3
arc: E1_H02E0401 Q6
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F5
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N3_V06N0003 F0
arc: S1_V02S0101 F3
arc: V01S0000 Q2
arc: V01S0100 F7
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 0101010101010100
word: SLICED.K1.INIT 0000101011111010
word: SLICEB.K1.INIT 1111010100000101
word: SLICEC.K1.INIT 1111000001010101
word: SLICEC.K0.INIT 0000101000001010
word: SLICEB.K0.INIT 0000000010101111
word: SLICED.K0.INIT 0000000001011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R9C19:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 H02W0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 N1_V01S0100
arc: A0 H02W0701
arc: A2 E1_H02W0701
arc: A3 F7
arc: A4 H02E0501
arc: A5 S1_V02N0101
arc: A6 N1_V01N0101
arc: A7 V02N0301
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H00L0000
arc: B4 H00L0000
arc: B7 H02E0101
arc: C0 E1_H01W0000
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: C5 H02W0601
arc: C6 E1_H02W0601
arc: C7 V00B0100
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D5 W1_H02E0001
arc: D6 F2
arc: D7 H02W0001
arc: E1_H01E0001 F0
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0000
arc: MUXCLK2 CLK0
arc: N3_V06N0003 F3
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000001010000
word: SLICED.K1.INIT 1010000011000000
word: SLICEB.K0.INIT 1011100000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000110011
word: SLICEC.K1.INIT 0000111100000101
word: SLICEB.K1.INIT 0000000001010000
word: SLICEC.K0.INIT 0101000101000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C20:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 S1_V02N0301
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 S3_V06N0103
arc: A0 V02N0701
arc: A1 V02N0701
arc: A3 F5
arc: A5 Q5
arc: A6 E1_H02W0501
arc: A7 V02N0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B3 F1
arc: B5 H02E0101
arc: B6 S1_V02N0501
arc: B7 V01S0000
arc: C0 H00L0100
arc: C1 N1_V01S0100
arc: C3 H02E0601
arc: C4 V00T0000
arc: C6 V02S0201
arc: C7 V00B0100
arc: CE0 S1_V02N0201
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 S1_V02N0001
arc: D3 H02E0201
arc: D4 N1_V02S0401
arc: D5 F0
arc: D6 V02N0601
arc: D7 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q3
arc: H01W0100 F6
arc: M2 V00B0000
arc: M3 H02W0201
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F7
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 1011000010000000
word: SLICEA.K0.INIT 0111110100000000
word: SLICEA.K1.INIT 0011101001001010
word: SLICEC.K1.INIT 1110111000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001000100010101
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K0.INIT 0100010111001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 F5
arc: A1 F5
arc: A2 H02E0701
arc: A3 H02E0501
arc: A4 N1_V02S0101
arc: A5 E1_H02W0701
arc: A6 V02S0101
arc: A7 H02E0501
arc: B3 H00L0000
arc: B4 E1_H02W0101
arc: B5 S1_V02N0501
arc: B6 S1_V02N0701
arc: B7 H02W0301
arc: C0 S1_V02N0401
arc: C1 V02N0401
arc: C2 S1_V02N0401
arc: C3 E1_H02W0601
arc: C4 V02N0201
arc: C6 E1_H02W0401
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H00R0000
arc: D2 H01E0101
arc: D3 S1_V02N0201
arc: D4 H02E0201
arc: D5 S1_V02N0601
arc: D6 H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: S1_V02S0001 Q0
word: SLICED.K0.INIT 0000110111011101
word: SLICEC.K1.INIT 0010001001110111
word: SLICEA.K0.INIT 0000000001011111
word: SLICEA.K1.INIT 1111000001010101
word: SLICEB.K0.INIT 0000000010101111
word: SLICEB.K1.INIT 0001001111011111
word: SLICED.K1.INIT 0101010100111111
word: SLICEC.K0.INIT 0000101000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C22:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 H02E0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0501
arc: A1 E1_H01E0001
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 V00B0000
arc: A6 H00R0000
arc: A7 V00T0100
arc: B1 V02S0301
arc: B2 H00L0000
arc: B4 W1_H02E0301
arc: B5 S1_V02N0501
arc: B6 N1_V02S0501
arc: B7 W1_H02E0301
arc: C0 W1_H02E0601
arc: C1 E1_H02W0601
arc: C2 H00R0100
arc: C3 H00L0000
arc: C4 V02N0001
arc: C5 V01N0101
arc: C6 W1_H02E0401
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D4 S1_V02N0401
arc: D5 W1_H02E0201
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 Q5
arc: H01W0000 F7
arc: M2 V00B0100
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q5
arc: N3_V06N0103 F1
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0000000010111000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000001111
word: SLICED.K0.INIT 0000100110011001
word: SLICEA.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 0101000001000100
word: SLICEC.K0.INIT 0101000101000000
word: SLICEA.K1.INIT 0100110001011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 W1_H02E0101
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H01E0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 E1_H02W0701
arc: A3 V02S0501
arc: A4 H02E0701
arc: A5 H02W0701
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 S1_V02N0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B7 E1_H02W0301
arc: C1 S1_V02N0601
arc: C2 H02W0401
arc: C3 H00R0100
arc: C4 S1_V02N0001
arc: C5 V02N0001
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 V00T0100
arc: D3 V02S0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E3_H06E0003 F3
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H00L0100
arc: M5 V01S0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0201 Q2
arc: N3_V06N0303 Q5
arc: S3_V06S0103 Q2
arc: V00B0100 F5
arc: V01S0000 Q1
arc: V01S0100 F6
word: SLICEB.K1.INIT 0000000011111010
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0100011101110111
word: SLICEA.K0.INIT 0001000100010001
word: SLICEA.K1.INIT 1101110111010101
word: SLICED.K0.INIT 0000000001010101
word: SLICED.K1.INIT 1010100011111111
word: SLICEC.K0.INIT 0001110100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C24:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 V01N0101
arc: A0 H00L0000
arc: A1 H02W0501
arc: A3 V00B0000
arc: A5 H02E0701
arc: A6 H02W0501
arc: A7 W1_H02E0701
arc: B0 H02W0101
arc: B1 H02W0301
arc: B3 H00R0100
arc: B5 H02W0301
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 V02S0401
arc: C1 S1_V02N0601
arc: C2 H00R0100
arc: C3 H00L0100
arc: C4 S1_V02N0001
arc: C5 V00T0000
arc: C6 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 S1_V02N0201
arc: D2 V02N0201
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: V00T0100 F1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100000011010101
word: SLICED.K1.INIT 0100011101110111
word: SLICEA.K1.INIT 0001001111011111
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 1101110111010101
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1010111110001111
word: SLICED.K0.INIT 0100011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C25:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 E1_H02W0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 H00L0100
arc: A2 V02S0701
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A5 H02E0501
arc: A6 S1_V02N0101
arc: B0 E1_H01W0100
arc: B1 S1_V02N0301
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 V02S0501
arc: B5 H00R0000
arc: B6 V00B0000
arc: C0 N1_V01S0100
arc: C1 H02W0601
arc: C2 H00L0000
arc: C3 E1_H01W0000
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 H02W0601
arc: C7 E1_H02W0401
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V00T0100
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q4
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q4
arc: S3_V06S0103 Q2
arc: V01S0000 Q5
arc: V01S0100 Q5
word: SLICEB.K0.INIT 1100000011101010
word: SLICEB.K1.INIT 1100000011101010
word: SLICEC.K0.INIT 1010111000001100
word: SLICEC.K1.INIT 1010111000001100
word: SLICEA.K0.INIT 1000100011111000
word: SLICED.K1.INIT 1111111100001111
word: SLICEA.K1.INIT 0100011101110111
word: SLICED.K0.INIT 0001001111011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C26:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00R0000
arc: A3 V00B0000
arc: A4 F7
arc: A5 H02E0501
arc: A6 H02E0501
arc: B0 H02E0301
arc: B1 W1_H02E0301
arc: B2 S1_V02N0101
arc: B3 W1_H02E0301
arc: B4 N1_V01S0000
arc: B5 H02W0101
arc: B6 H02W0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C3 H00L0100
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H02W0001
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H02E0501 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: M0 H01E0001
arc: M2 W1_H02E0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: V01S0100 F0
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1010000011101100
word: SLICEA.K0.INIT 0000001100000011
word: SLICEA.K1.INIT 1110000011111111
word: SLICEC.K1.INIT 0101001101011111
word: SLICED.K0.INIT 0011010100111111
word: SLICEB.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 1110000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C27:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0601
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V00B0000
arc: A3 H00L0100
arc: A6 S1_V02N0101
arc: B1 S1_V02N0301
arc: B3 S1_V02N0301
arc: B6 V02N0501
arc: C1 H02W0401
arc: C3 H02W0401
arc: C6 H02W0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V02S0001
arc: D3 S1_V02N0001
arc: D6 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V01S0000 Q1
arc: V01S0100 Q6
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1101000000000000
word: SLICEA.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 1111110101010101
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 1111110101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C28:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06W0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A1 H00L0100
arc: A2 S1_V02N0501
arc: A3 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 V00T0100
arc: A6 F5
arc: A7 H00R0000
arc: B0 H02W0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: B3 W1_H02E0101
arc: B4 H00L0000
arc: B5 V01S0000
arc: B6 W1_H02E0301
arc: B7 F3
arc: C1 S1_V02N0401
arc: C2 H00R0100
arc: C3 V02N0401
arc: C4 W1_H02E0601
arc: C5 S1_V02N0001
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02W0001
arc: D2 V02N0001
arc: D3 E1_H02W0001
arc: D4 W1_H02E0201
arc: D5 E1_H02W0001
arc: D6 V02S0401
arc: D7 F2
arc: E1_H01E0101 F0
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 V00B0100
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: N3_V06N0303 Q5
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 1010111100100011
word: SLICEB.K1.INIT 1101000011011101
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1011101100001011
word: SLICED.K0.INIT 1000000000100000
word: SLICEC.K1.INIT 1010000000100000
word: SLICEA.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 1111110101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C29:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00L0000
arc: A3 V00T0000
arc: A7 Q7
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 S1_V02N0501
arc: C0 V02N0601
arc: C1 H02E0401
arc: C3 H02E0401
arc: C5 E1_H02W0401
arc: C7 H02W0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D5 V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0103 Q1
arc: S3_V06S0003 F0
arc: V01S0000 Q3
arc: V01S0100 Q1
arc: W3_H06W0003 Q3
word: SLICED.K1.INIT 1111101000001010
word: SLICEC.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 1111101100110011
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1111101100110011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C2:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02E0401
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: V00B0000 V02N0001
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 S1_V02N0401
arc: CE0 E1_H02W0101
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 S1_V02N0001
arc: D3 V02N0201
arc: E1_H01E0001 F1
arc: E1_H02E0001 F0
arc: E1_H02E0201 F0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 Q3
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C30:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 N1_V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 V06S0303
arc: A0 V02S0501
arc: A2 E1_H02W0701
arc: A4 E1_H02W0501
arc: A5 N1_V02S0301
arc: A7 H02W0701
arc: B0 V02S0301
arc: B2 V02N0301
arc: B4 S1_V02N0701
arc: B5 V02S0701
arc: B6 V02N0701
arc: B7 N1_V02S0501
arc: C0 E1_H02W0401
arc: C2 E1_H02W0601
arc: C4 V00B0100
arc: C5 V02S0001
arc: C6 V02N0001
arc: C7 F4
arc: CE1 V02S0201
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: D6 V02S0601
arc: D7 F0
arc: E1_H01E0001 F6
arc: E1_H02E0101 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M5 H00L0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 Q2
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0303 F5
arc: S3_V06S0203 Q7
arc: W1_H02W0201 F2
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1000000011010000
word: SLICEB.K0.INIT 1111001101010001
word: SLICEA.K0.INIT 1010010100100001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100010011110101
word: SLICED.K1.INIT 1001000000000000
word: SLICED.K0.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C31:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 N1_V02S0501
arc: B0 S1_V02N0301
arc: B1 W1_H02E0301
arc: B2 N1_V02S0301
arc: B4 H02W0101
arc: B6 V02N0501
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 V02N0401
arc: C3 V02S0601
arc: C6 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D3 N1_V02S0001
arc: D4 V02N0601
arc: D6 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0301 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: S1_V02S0101 Q1
arc: S3_V06S0003 F3
arc: S3_V06S0103 Q1
arc: V01S0100 Q0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1000110100001111
word: SLICEA.K0.INIT 1000000011110111
word: SLICEA.K1.INIT 1000000011110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C32:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H01E0101
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A5 W1_H02E0501
arc: B0 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V02S0701
arc: B5 V02S0701
arc: C0 F4
arc: C3 W1_H02E0401
arc: C5 V00T0000
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 H02W0001
arc: D3 S1_V02N0001
arc: D4 H02W0001
arc: D5 V00B0000
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q3
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: N3_V06N0003 Q3
arc: S1_V02S0101 Q3
arc: V01S0100 F0
arc: W1_H02W0301 Q3
word: SLICEC.K0.INIT 0000000000110011
word: SLICEC.K1.INIT 1111001110110011
word: SLICEA.K0.INIT 1000111100000111
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 1101110111010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C33:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0701
arc: A2 H02E0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 V02S0101
arc: B2 H00L0000
arc: B6 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 H00L0000
arc: C2 N1_V01S0100
arc: C5 N1_V02S0001
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 H01E0101
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F5
arc: E1_H02E0001 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 Q7
arc: M6 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0103 F2
arc: V01S0000 Q0
arc: V01S0100 Q7
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 1010101011001111
word: SLICED.K1.INIT 1010101011000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1000000011011111
word: SLICEB.K0.INIT 1000000011110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R9C34:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0001
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H06W0303
arc: N3_V06N0203 V01N0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06W0303
arc: V00B0100 S1_V02N0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 S1_V02N0701
arc: A2 W1_H02E0701
arc: A3 N1_V02S0501
arc: A7 V02N0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 W1_H02E0101
arc: B5 N1_V02S0501
arc: B7 N1_V02S0501
arc: C1 V02N0601
arc: C2 H00L0000
arc: C4 H02E0601
arc: C5 V02N0001
arc: C6 V00T0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 N1_V02S0001
arc: D6 W1_H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: E1_H02E0701 F7
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q2
arc: S1_V02S0501 F5
arc: S3_V06S0103 Q2
arc: V01S0100 F3
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 0000010100000100
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 1100000011000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000100010001000
word: SLICEB.K0.INIT 1000000011011111
word: SLICEC.K0.INIT 0000111100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1

.tile R9C35:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06W0003
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 S1_V02N0701
arc: A3 V00B0000
arc: A4 H02W0501
arc: A5 H02W0501
arc: A7 H02W0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 V02S0701
arc: B5 V02S0701
arc: B7 V00T0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 S1_V02N0001
arc: C7 S1_V02N0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q1
arc: N3_V06N0203 Q7
arc: V01S0000 Q7
arc: W1_H02W0401 F4
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1100111011011111
word: SLICEA.K1.INIT 0000001000010011
word: SLICEB.K0.INIT 1010110010101111
word: SLICEB.K1.INIT 1111100000001000
word: SLICEC.K0.INIT 1111001011110111
word: SLICEC.K1.INIT 0000001000000111
word: SLICED.K0.INIT 0000000000001111
word: SLICED.K1.INIT 1110000011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C36:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V00B0000
arc: A3 V00B0000
arc: A5 N1_V02S0101
arc: B0 H02E0301
arc: B1 Q1
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 H00R0000
arc: B5 W1_H02E0101
arc: C0 H00L0100
arc: C1 V02S0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: CE0 H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 E1_H01W0100
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 W1_H02E0001
arc: M2 H02W0601
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F5
arc: S1_V02S0601 Q4
arc: V01S0000 F2
arc: W1_H02W0401 Q4
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 0110011001100110
word: SLICEC.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1110001011110011
word: SLICEB.K1.INIT 1110001011000000
word: SLICEA.K0.INIT 1100000010001000
word: SLICEA.K1.INIT 1100111110101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C37:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: A0 N1_V02S0701
arc: A1 H00L0100
arc: A2 F5
arc: A3 W1_H02E0701
arc: A4 V02N0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: B5 V02N0501
arc: B6 V02N0701
arc: C0 W1_H02E0401
arc: C1 W1_H02E0601
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: C4 H02W0601
arc: C5 H02W0401
arc: C6 Q6
arc: CE0 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D5 V02N0601
arc: D6 W1_H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 F2
arc: M2 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q6
arc: N3_V06N0303 F6
arc: S3_V06S0003 F0
arc: S3_V06S0303 Q6
arc: V00B0000 Q6
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1100000011100010
word: SLICEB.K1.INIT 1011101110111000
word: SLICED.K0.INIT 0011000000000000
word: SLICEA.K1.INIT 1000101100001111
word: SLICEA.K0.INIT 1000101100001111
word: SLICEC.K0.INIT 1100101011001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1

.tile R9C38:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 E1_H02W0601
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 N1_V02S0601
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 V02N0501
arc: A3 H02W0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 H02E0701
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 Q1
arc: B2 V02N0301
arc: B3 V02N0101
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 H00L0100
arc: C1 H02E0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q1
arc: H01W0000 F0
arc: H01W0100 F4
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H01W0100
arc: M4 E1_H02W0401
arc: M5 V01S0000
arc: M6 H02E0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V01S0000 F2
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1111101101010001
word: SLICEB.K1.INIT 1110101001000000
word: SLICEC.K0.INIT 1100101011001111
word: SLICEC.K1.INIT 1100101011000000
word: SLICEA.K0.INIT 1100111011011111
word: SLICEA.K1.INIT 0000001000000111
word: SLICED.K0.INIT 0010001000110000
word: SLICED.K1.INIT 1110111011111100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C39:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V02N0401
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A4 E1_H02W0501
arc: A5 E1_H02W0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C4 V00T0100
arc: C5 V00T0100
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D4 H02E0001
arc: D5 H02E0001
arc: E1_H01E0001 F0
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q1
arc: M0 V00B0000
arc: M1 H00L0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 F4
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1111010111110011
word: SLICEA.K1.INIT 0000010100000011
word: SLICEC.K0.INIT 0011000000010001
word: SLICEC.K1.INIT 1111110011011101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C3:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 H01E0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 H01E0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0201
arc: A0 H02E0701
arc: A2 H02E0501
arc: A3 H02W0501
arc: A5 V02N0301
arc: B0 H02W0301
arc: B3 H02W0301
arc: B5 V02S0701
arc: C0 H02E0401
arc: C2 H02W0601
arc: C3 V02N0601
arc: C5 H02W0401
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D3 V00B0100
arc: D5 H02W0201
arc: E1_H01E0001 Q4
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M4 V00T0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F0
arc: S3_V06S0303 F5
arc: V00T0100 F3
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 0000101011001010
word: SLICEB.K1.INIT 0010001000110000
word: SLICEA.K0.INIT 0011111101110111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C40:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1111111101010011
word: SLICEA.K1.INIT 0000000001010011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C41:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 S3_V06N0203
arc: A0 H00L0100
arc: A2 E1_H02W0701
arc: A3 H02W0501
arc: A5 E1_H01W0000
arc: A7 Q7
arc: B0 E1_H01W0100
arc: B1 H01W0100
arc: B2 E1_H02W0101
arc: B3 E1_H01W0100
arc: B4 F3
arc: B5 V02N0701
arc: B6 H02E0301
arc: B7 V01S0000
arc: C0 V02S0401
arc: C1 N1_V02S0601
arc: C2 H02W0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 F4
arc: C6 V02S0201
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 H02E0201
arc: D2 F0
arc: D3 E1_H02W0201
arc: D4 H02W0201
arc: D5 F2
arc: D6 N1_V02S0601
arc: D7 H02W0001
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: V01S0000 Q2
arc: V01S0100 F6
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1000010000100001
word: SLICEA.K0.INIT 1100010011110101
word: SLICEB.K0.INIT 1000001000000000
word: SLICEB.K1.INIT 1010001011110011
word: SLICEC.K0.INIT 1100000000001100
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R9C42:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V02S0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 V06N0303
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 H02E0501
arc: A5 W1_H02E0501
arc: A6 E1_H01W0000
arc: A7 H00L0000
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 V02S0701
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D4 E1_H02W0001
arc: D5 V02N0601
arc: D6 S1_V02N0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 F1
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 E1_H02W0501
arc: M4 V00T0000
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F2
arc: N1_V02N0201 Q2
arc: S1_V02S0101 F3
arc: S1_V02S0301 Q3
arc: V00B0000 Q4
arc: V01S0100 F6
arc: W1_H02W0001 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1000010000100001
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010001011110011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R9C43:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V02N0101
arc: A5 V02N0301
arc: A6 H02E0701
arc: A7 S1_V02N0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 H02W0301
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C5 S1_V02N0001
arc: C6 H02W0401
arc: C7 H02W0401
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02W0001
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 H02W0501
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F1
arc: N1_V02N0001 Q0
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 1110000001000000
word: SLICED.K0.INIT 1011000010000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R9C44:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 V06S0103
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V00T0100
arc: A5 V02N0301
arc: A6 E1_H02W0701
arc: A7 N1_V02S0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H02E0101
arc: B5 S1_V02N0701
arc: B6 W1_H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 V02N0001
arc: C6 H01E0001
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00L0000
arc: CLK1 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H02E0201
arc: D5 S1_V02N0401
arc: D6 H00L0100
arc: D7 N1_V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 F7
arc: H01W0000 F7
arc: LSR0 V00B0000
arc: LSR1 H02W0501
arc: M6 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N3_V06N0003 Q0
arc: S3_V06S0303 F6
arc: V01S0000 Q0
arc: V01S0100 F7
arc: W1_H02W0301 Q3
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 1010001010000000
word: SLICED.K1.INIT 1111010101010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R9C45:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0601
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02N0701
arc: A0 H02E0501
arc: A1 W1_H02E0501
arc: A4 S1_V02N0101
arc: A5 V02N0301
arc: A6 H00R0000
arc: B0 H01W0100
arc: B1 E1_H01W0100
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H01E0101
arc: B5 H00L0000
arc: B7 V02S0701
arc: C0 S1_V02N0401
arc: C2 V02N0601
arc: C4 V02N0201
arc: C5 V02N0001
arc: C6 H02E0601
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 S1_V02N0201
arc: D2 E1_H02W0201
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 E1_H02W0201
arc: D6 H02E0001
arc: D7 H02E0001
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR1 E1_H02W0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0201 Q0
arc: V01S0100 F7
word: SLICED.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 1110010000000000
word: SLICEA.K0.INIT 0101010001010101
word: SLICEC.K1.INIT 0011000100100000
word: SLICEA.K1.INIT 1101110110001000
word: SLICEB.K1.INIT 1100110011111111
word: SLICEB.K0.INIT 0000110000111111
word: SLICED.K1.INIT 1100110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R9C46:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0201
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 E1_H02W0501
arc: A3 V00T0000
arc: A4 E1_H02W0501
arc: A5 H02W0701
arc: A7 V02N0101
arc: B0 W1_H02E0301
arc: B1 H00R0100
arc: B2 S1_V02N0101
arc: B4 H02W0301
arc: B6 N1_V02S0501
arc: B7 H02W0101
arc: C0 E1_H02W0401
arc: C1 H00L0000
arc: C2 E1_H02W0601
arc: C3 S1_V02N0401
arc: C4 E1_H02W0601
arc: C5 H02W0601
arc: C6 H02W0601
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: D5 V02S0401
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F4
arc: N3_V06N0003 F3
arc: S1_V02S0501 F5
arc: V00T0000 Q0
arc: V01S0100 F6
word: SLICEC.K1.INIT 1010111110100000
word: SLICED.K1.INIT 1100101000000000
word: SLICEA.K1.INIT 0101010001010101
word: SLICEB.K0.INIT 1000101010000000
word: SLICEA.K0.INIT 0101010101000101
word: SLICEC.K0.INIT 1000101010000000
word: SLICED.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R9C47:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: A0 E1_H02W0501
arc: A1 V02S0701
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 E1_H02W0501
arc: A5 H02W0701
arc: A6 V02S0101
arc: A7 H02W0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02E0301
arc: B5 H00R0000
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 N1_V02S0001
arc: C5 V00B0100
arc: C6 Q6
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 V02N0601
arc: CLK1 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 H02W0001
arc: D6 N1_V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E1_H02E0301 F1
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 H02W0301
arc: M5 H00L0000
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 F2
arc: N1_V02N0701 F7
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0701 F7
arc: V01S0000 F6
arc: V01S0100 Q3
arc: W1_H02W0101 Q3
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 1011001100110011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R9C48:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02N0701
arc: A1 H00R0000
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 H02W0501
arc: A5 V00B0000
arc: A6 S1_V02N0101
arc: A7 N1_V01N0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0101
arc: B4 N1_V01S0000
arc: B5 W1_H02E0101
arc: B6 H02E0301
arc: B7 V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 S1_V02N0201
arc: C5 V00B0100
arc: C6 H02W0401
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 E1_H02W0001
arc: D6 H01W0000
arc: D7 H00L0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F3
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: S1_V02S0201 Q0
arc: V00T0000 F0
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICED.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1001000000001001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R9C49:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: A0 S1_V02N0701
arc: A2 V00B0000
arc: B0 V02N0301
arc: B6 E1_H02W0301
arc: C0 V02N0401
arc: C2 H00L0100
arc: C3 H00L0100
arc: C6 H02E0601
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 Q2
arc: D3 V02N0201
arc: D4 V00B0000
arc: D6 S1_V02N0601
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q4
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 F0
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q2
arc: V00B0000 Q4
arc: V01S0000 Q4
arc: V01S0100 Q3
word: SLICEB.K0.INIT 0101111110100000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0010111101111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R9C4:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S3_V06N0303
arc: A0 W1_H02E0701
arc: A1 V01N0101
arc: A2 H02W0701
arc: A4 S1_V02N0301
arc: A5 V00T0100
arc: A6 N1_V01N0101
arc: A7 V02N0301
arc: B2 E1_H02W0301
arc: B7 V00B0000
arc: C0 H02E0601
arc: C2 V02N0601
arc: C4 H02W0601
arc: C5 E1_H02W0601
arc: C6 N1_V02S0201
arc: C7 H02E0401
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0001
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 N1_V02S0601
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 W1_H02E0601
arc: M1 W1_H02E0001
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q6
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: W1_H02W0201 F2
word: SLICEA.K1.INIT 1111111101010101
word: SLICEA.K0.INIT 0101010100001111
word: SLICED.K1.INIT 0101000101000000
word: SLICEB.K0.INIT 0010111101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R9C50:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02W0601
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 H06E0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 N3_V06S0303
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 V02N0701
arc: A4 W1_H02E0701
arc: A5 V02N0101
arc: A6 V00T0100
arc: A7 E1_H01W0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 E1_H02W0101
arc: B5 H02E0101
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 H01E0001
arc: C5 H02E0401
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 S1_V02N0401
arc: D6 E1_H01W0100
arc: D7 H00L0100
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0601 F6
arc: V00T0100 Q1
word: SLICED.K0.INIT 1100100000001000
word: SLICED.K1.INIT 1000110010000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R9C51:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0103 H06E0103
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 H01E0101
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 H02W0701
arc: A5 H02E0701
arc: A7 S1_V02N0101
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 H02W0101
arc: B5 W1_H02E0301
arc: B6 S1_V02N0701
arc: B7 V02N0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 W1_H02E0601
arc: C6 V02S0001
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 F6
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F1
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V01S0000 F6
arc: V01S0100 F2
arc: W1_H02W0201 Q2
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1100111100001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1001000000001001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C52:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 H02E0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 H02E0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0501
arc: A6 H00L0000
arc: A7 V00T0100
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 W1_H02E0301
arc: B6 V01S0000
arc: B7 H02W0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V02S0201
arc: C5 W1_H02E0401
arc: C6 H02W0601
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1000001001000001
word: SLICED.K1.INIT 1000010000100001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C53:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0203 V01N0001
arc: A0 H00L0000
arc: A2 H02E0701
arc: B0 W1_H02E0101
arc: B2 W1_H02E0301
arc: B4 W1_H02E0301
arc: B7 W1_H02E0101
arc: C0 H00R0100
arc: C2 V02N0401
arc: C4 Q4
arc: CE0 V02S0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V01S0100
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: V00B0000 F4
arc: V01S0000 F0
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000110000001100
word: SLICEA.K0.INIT 1000101001000101
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 1000010010100101
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C54:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 V02N0701

.tile R9C55:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0201 H02E0201
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0401 N3_V06S0203

.tile R9C56:PLC2
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103

.tile R9C57:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S1_V02S0601 W1_H02E0601

.tile R9C5:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 V06N0103
arc: A0 W1_H02E0501
arc: A1 S1_V02N0501
arc: A2 V02S0501
arc: A3 S1_V02N0701
arc: A4 W1_H02E0701
arc: A5 V02S0101
arc: A6 S1_V02N0101
arc: A7 N1_V02S0101
arc: B0 E1_H01W0100
arc: B1 H00R0100
arc: B6 E1_H02W0301
arc: C0 H00R0100
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C4 H02W0601
arc: C5 S1_V02N0201
arc: C6 H01E0001
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 H00R0000
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 H01W0000
arc: D6 H02E0201
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 H02W0501
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0303 F5
arc: S3_V06S0103 Q1
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICED.K0.INIT 1000110000001100
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K1.INIT 1111111101010101
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 0000010110101111
word: SLICEC.K1.INIT 1010101000001010
word: SLICED.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R9C61:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103

.tile R9C62:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R9C63:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R9C6:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: A0 W1_H02E0701
arc: A3 N1_V02S0501
arc: A5 V00T0100
arc: A6 N1_V02S0301
arc: A7 V02N0101
arc: B1 V02N0101
arc: B2 W1_H02E0101
arc: B4 H02E0101
arc: B5 E1_H02W0101
arc: B6 H01E0101
arc: B7 W1_H02E0301
arc: C0 H02W0401
arc: C2 H00L0100
arc: C3 V02S0601
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 V02N0001
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 N1_V02S0601
arc: D5 V02N0401
arc: D6 S1_V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q4
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 W1_H02E0601
arc: M1 H02E0001
arc: M3 H02E0201
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: S1_V02S0601 F6
arc: V01S0100 F2
word: SLICED.K0.INIT 1010001000100010
word: SLICEC.K0.INIT 0011001100000000
word: SLICEA.K1.INIT 1111111100110011
word: SLICEA.K0.INIT 0000111101010101
word: SLICED.K1.INIT 0010001100100000
word: SLICEB.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R9C7:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: H00L0000 E1_H02W0001
arc: H00L0100 W1_H02E0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0601
arc: A0 H02E0501
arc: A1 H00L0000
arc: A4 E1_H02W0501
arc: A5 E1_H02W0701
arc: A6 S1_V02N0101
arc: A7 V02N0101
arc: B0 V00T0000
arc: B1 H02E0101
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 E1_H02W0301
arc: B6 V00B0100
arc: B7 S1_V02N0501
arc: C0 N1_V01S0100
arc: C1 H00L0100
arc: C2 S1_V02N0401
arc: C4 N1_V02S0201
arc: C5 V02S0201
arc: C6 H02E0601
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 F2
arc: D2 V02S0001
arc: D3 S1_V02N0201
arc: D4 V02S0601
arc: D5 N1_V02S0401
arc: D6 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F7
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
word: SLICEB.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 1000000010101010
word: SLICEB.K1.INIT 1100110011111111
word: SLICEC.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 1111100010001000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0000011100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C8:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02W0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 W1_H02E0401
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 S1_V02N0601
arc: A0 E1_H02W0701
arc: A1 H00R0000
arc: A2 E1_H01E0001
arc: A4 E1_H02W0501
arc: A5 S1_V02N0301
arc: A6 N1_V02S0101
arc: B0 V02S0101
arc: B3 V02N0101
arc: B4 W1_H02E0301
arc: B5 N1_V01S0000
arc: B7 E1_H02W0301
arc: C0 E1_H02W0601
arc: C1 H02W0601
arc: C2 V02N0401
arc: C3 H00L0000
arc: C4 E1_H02W0601
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 W1_H02E0001
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 H01W0000
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S3_V06S0303 F6
arc: V00T0000 Q0
arc: V01S0000 F1
arc: V01S0100 Q4
word: SLICED.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEA.K0.INIT 1110110010100000
word: SLICED.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: H00L0100 H02W0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 E1_H02W0501
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 E1_H02W0701
arc: A2 H02W0501
arc: A3 F5
arc: A4 E1_H02W0701
arc: A5 W1_H02E0501
arc: A6 F7
arc: A7 E1_H01W0000
arc: B0 V02S0101
arc: B2 E1_H02W0101
arc: B3 V01N0001
arc: B4 H00R0000
arc: B5 V02N0501
arc: B6 E1_H02W0301
arc: B7 V00B0100
arc: C0 H02W0601
arc: C2 H02W0601
arc: C3 S1_V02N0601
arc: C4 V02S0001
arc: C5 H02E0601
arc: C6 E1_H02W0601
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 H02W0201
arc: D3 H02W0001
arc: D4 E1_H02W0201
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F6
arc: N1_V02N0301 F3
arc: V00B0000 F4
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEC.K1.INIT 0000101000001100
word: SLICEB.K1.INIT 0000111100001110
word: SLICEA.K0.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile TAP_R10C13:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R10C31:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R10C51:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R1C13:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R1C31:TAP_DRIVE_CIB
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R1C51:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R1C78:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C78:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R21C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R23C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R23C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R23C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R24C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R24C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R24C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R25C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R25C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R25C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R26C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R26C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R26C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R33C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R34C13:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R34C31:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R34C51:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R34C78:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R37C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R58C13:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R58C31:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R58C51:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R5C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R70C13:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.bram_init 3
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 4
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 5
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 6
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 7
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 8
108 0b5 1c4 000 1ed 00a 088 0f5
01c 0c2 019 010 180 0e4 0b8 0c3
019 010 1ed 00a 008 0f4 01b 1fe
1ed 000 008 0f4 1ed 000 188 0f5
1ed 000 108 0f5 1ed 000 088 0f5
1c4 000 1ed 00a 088 0f5 1ed 00a
1e4 0f0 098 0f1 16d 00a 044 020
164 0b0 144 000 188 024 03b 000
1fc 004 1e4 0fc 01c 0f2 020 024
044 020 019 010 1fc 004 1e4 0fc
01c 0f2 019 010 1ed 000 1e0 0f4
1ad 000 1c0 0d4 1b8 0e3 019 010
1ed 002 008 0f4 019 010 1ed 002
140 0f4 019 010 1ed 000 1c0 0f4
1e4 000 1cc 0e0 1ed 000 1e4 0f0
1ec 0f0 1c0 0f4 16c 0b2 1c0 0f4
18c 0c2 1c0 0f4 1e0 0f4 16c 0bc
14c 0a2 14c 0bc 019 0f0 044 020
184 000 164 000 144 000 188 024
03b 1fe 144 000 03b 1fe 164 000
144 0b0 184 000 03b 1fe 144 000
03b 1fe 184 000 164 0c0 144 0c0
03b 1fe 144 000 03b 1fe 020 024
184 000 164 0c0 144 000 044 020
01b 1fe 184 000 044 020 164 0c0
144 0c0 188 024 03b 1fe 144 000
03b 1fe 164 000 144 0b0 184 000
03b 1fe 144 000 03b 1fe 144 000
184 000 164 000 03b 1fe 020 024
144 000 044 020 01b 1fe 044 020
184 0ae 164 000 144 000 188 025
188 024 03b 1fe 144 000 03b 1fe
180 024 164 000 144 0b0 03b 1fe
144 000 03b 1fe 180 024 144 000
164 000 03b 1fe 020 024 144 000
044 020 01b 1fe 044 020 184 000
164 000 144 000 188 024 108 024
03b 1fe 144 000 03b 1fe 184 000
164 000 144 000 03b 1fe 144 000
03b 1fe 1ed 000 1c0 0f4 1e4 000
1cc 0e0 1ed 000 1e4 0f0 1ec 0f0
1e0 0f4 039 0f0 104 0a0 144 000
03b 1fe 184 000 164 000 144 000
03b 1fe 144 000 03b 1fe 020 024
144 08e 100 024 044 020 019 010
044 020 108 024 184 000 104 0a0
164 000 144 000 088 024 188 024
124 000 03b 1fe 1e4 082 144 0fa
124 090 03b 1fe 104 082 1b8 092
184 000 164 000 144 000 03b 1fe
03b 1fe 020 024 100 024 144 0a8
120 024 144 0ae 044 020 019 010
044 020 108 024 088 024 008 024
188 024 044 0a1 124 000 104 000
03b 1fe 104 082 10c 08c 124 090
104 08e 1b8 092 144 128 03b 1fe
144 000 184 000 164 000 03b 1fe
020 024 144 080 100 024 120 024
040 025 044 020 019 010 14d 000
144 0a0 019 010 144 000 019 010
1ed 000 088 0f4 019 010 1ed 000
140 0f4 019 010 144 000 019 010
184 000 044 020 144 0c0 164 0c0
188 024 108 024 03b 1fe 144 000
03b 1fe 104 000 184 000 144 0c0
164 000 03b 1fe 144 000 03b 1fe
184 000 144 0c0 164 0c0 03b 1fe
144 000 104 080 03b 1fe 1b8 082
184 000 164 000 144 000 03b 1fe
144 000 03b 1fc 03b 1fe 184 000
144 000 164 0c0 03b 1fe 100 024
020 024 144 000 044 020 01b 1fc
044 020 108 025 188 025 104 0f0
088 025 008 025 188 024 108 024
088 024 008 024 1e4 000 098 0fd
124 0a2 084 0e1 044 0d1 064 0c1
0a4 0b1 124 09e 03b 1fe 144 090
03b 1fe 0c4 001 118 0a3 03b 1fe
104 000 020 024 144 080 100 024
120 024 040 025 060 025 080 025
0a0 025 0c0 025 044 020 019 010
144 082 14c 15a 144 0ae 03b 1fe
1b8 0a1 104 080 138 082 118 140
03b 1fe 03b 1fe 144 09c 03b 1fe
104 0a0 138 0a1 124 000 084 121
198 122 03b 1fe 01b 1fe 14c 140
14c 006 03b 1fe 1ec 130 008 0f0
124 090 01b 1fe 044 020 108 025
188 025 088 025 008 025 188 024
108 024 088 024 104 0e0 1e4 000
018 0fd 064 0d1 124 0c0 084 0b1
044 0a1 03b 1fe 144 122 144 0ae
03b 1fe 0a4 001 098 0a3 03b 1fe
044 001 020 024 100 024 120 024
060 025 080 025 0a0 025 144 120
040 025 044 020 019 010 144 082
14c 14a 144 0ae 03b 1fe 044 0a1
1b8 0a1 104 080 0b8 082 06c 091
198 092 03b 1fe 01b 1fe 140 098
124 090 03b 1fe 138 0a2 01b 1fe
044 020 108 025 104 0a0 104 082
188 025 104 08e 03b 1fe 144 080
03b 1fe 198 0a3 03b 1fe 144 08c
03b 1fe 018 0a1 144 000 03b 1fe
144 000 188 024 03b 1fe 020 024
100 024 140 024 044 020 019 010
1e4 000 198 0fe 164 0a0 14d 012
044 020 144 0a0 188 024 03b 1fa
020 024 144 000 044 020 019 010
1dc 004 01c 08e 1ed 000 1a4 0a2
1e4 0f0 1ec 0f0 008 0f4 1c4 0ee
198 0e0 01c 08c 019 010 01c 08e
019 010 164 000 01b 1fe 044 020
188 025 108 025 088 025 008 025
188 024 1fc 004 11c 004 12d 000
10c 08e 1ed 012 044 001 064 0f1
124 090 018 082 020 024 100 024
120 024 040 025 060 025 044 020
019 010 144 080 03b 1fc 164 0a0
098 128 1e4 0a2 1ec 090 1e0 0f4
098 0f1 039 0f0 1e4 080 10c 08e
01b 1fe 1dc 004 1ec 122 1e4 0f8
1ec 0fe 01c 0f2 144 130 03b 1fa
01b 1fe 1e4 000 018 0fd 144 0a2
144 0aa 019 010 164 0b0 098 0b2
1ed 020 198 0af 1cd 014 1c4 0e0
1e4 000 184 000 1a0 0ea 118 0d1
1e4 0f0 1e4 0f2 1e4 0fa 1c4 0e0
138 0f2 144 0f0 144 0ae 019 010
144 000 019 010 1e4 000 018 0ff
1e4 0a6 098 0f0 164 0b0 198 0b3
1ed 014 144 0a2 1e4 0f0 1ec 0f0
140 0fa 019 010 144 000 019 010
1ed 020 098 0ae 1e4 0a2 1ad 014
1a4 0d0 1e4 0fa 18d 002 1c4 0d0
118 0fe 1c4 0d0 1a0 0ea 184 0d0
184 0c2 184 0ca 198 0ce 180 0ea
1c4 0e0 164 0ca 184 0ce 00c 0c1
098 0ab 184 000 198 0cc 18d 014
184 0c0 164 0b2 16c 0b0 180 0b4
019 0c0 14c 0a0 144 0a2 1cc 0e0
1e0 0ea 144 0f0 019 010 1ac 0f0
1a4 0de 1ec 0f0 1e4 0f2 1e4 0fa
01b 1fe 1e4 0f0 01b 1fe 1e4 0f0
01b 1fe 1e4 0f0 01b 1fe 1e4 0f0
01b 1fe 1e4 0f0 01b 1fe 1e4 0f0
01b 1fe 1cd 1fc 1c4 0e0 1ec 0f0
01b 1fe 0b8 0b2 184 0c2 1cc 0e0
01b 1fe 1c0 0a8 1e0 0a8 1c4 0e2
1cc 0ec 1e0 0a8 140 0a8 1e4 0f2
1ec 0fc 144 0a2 14c 0ac 019 010
1a4 0a0 1c4 0a0 1e0 0e8 140 0b8
1c4 0e0 164 0b0 14c 0f0 1ec 0e0
118 0f0 0b8 0a0 019 010 1e0 0a4
164 0b0 1e4 0f0 118 0bf 1e0 0aa
1c0 0a4 1ec 0f0 14c 0f0 019 010
144 000 019 010 1e0 0a4 1a4 000
018 0f0 1c4 0f0 164 000 184 000
1a0 0e8 1c4 0e0 098 0be 0b8 0d3
160 0f8 184 000 1a4 000 098 0b3
1e4 0f0 198 0e2 008 0a4 1a4 000
144 0d0 019 010 018 0a3 1e4 000
144 000 008 0b4 019 010 144 000
1e4 000 020 024 100 024 008 0b4
044 020 019 010 1e0 0a4 044 020
108 025 188 025 104 0a0 038 0f1
1c0 0f8 138 0e0 1a0 0aa 1c0 0fa
1b8 0d3 1cd 000 1c0 0e4 140 0f8
188 024 1c0 0e4 039 0e0 144 0ae
160 024 138 0a3 1e0 084 01b 1fe
1e0 0a4 198 0f1 1ed 000 1e0 0f4
044 020 108 025 188 025 184 0b0
188 024 1e0 0f4 164 0a0 104 0a0
140 0a8 1a4 000 039 0f0 180 024
198 0a0 144 000 184 000 020 024
108 084 100 024 044 020 019 010
144 000 019 010 044 020 108 024
088 024 188 024 1e4 000 068 0a0
108 0a4 124 0a0 03b 1fe 104 000
118 0a3 1e0 098 1c0 098 104 000
1e4 0f2 1ec 0fc 1cd 016 1c4 0e0
118 0f3 1c0 098 104 0a0 1e4 0e0
1e4 0fe 1e4 0f6 198 0f2 1c4 0e0
018 0e3 16d 012 184 000 164 0b0
144 090 03b 1fe 018 0a0 16d 012
184 000 164 0b0 144 090 03b 1fe
10c 006 104 082 020 024 144 080
100 024 120 024 044 020 019 010
104 000 01b 1fe 044 020 188 025
108 025 088 025 008 025 188 024
108 024 088 024 008 024 008 0b4
188 024 03b 1fe 1e4 000 098 0a1
1ed 000 100 0f4 144 000 118 081
160 024 12d 000 008 0b4 1e0 088
198 0f2 008 082 1e0 094 144 000
1e0 0f4 039 0f0 1e4 0ae 144 000
198 0f0 020 024 100 024 120 024
040 025 060 025 080 025 0a0 025
0c0 025 044 020 019 010 1e0 094
140 088 1e0 0f4 039 0f0 144 0ae
0b8 0a2 144 000 01b 1fe 164 000
144 080 03b 1fe 1e4 000 018 0a2
124 020 044 081 084 081 064 091
144 120 03b 1fe 008 134 044 121
064 131 1b8 122 044 091 064 001
160 094 144 000 018 0b1 144 080
03b 1fe 118 13f 124 090 0b8 092
1e4 000 018 0a2 01b 000 1e4 000
198 0a2 144 000 01b 1fe 1e4 000
198 0fe 144 000 01b 1fe 1e0 088
1c0 088 1e4 0f2 1ec 0fc 1c4 000
0b8 0f2 040 089 1e0 088 0c0 085
044 123 04c 12d 018 123 144 080
03b 1fe 044 0a1 060 089 088 085
1c4 000 1e4 130 048 080 1e4 0fe
0b8 0ec 080 089 148 082 138 141
1e4 140 1ec 0fe 1b8 0f2 0a0 089
1e0 088 0a4 153 0ac 15d 108 082
1e4 15e 038 0f3 120 088 1e0 088
124 092 14c 09c 198 0a2 144 080
03b 1fe 1e0 088 1c0 088 1e4 0f2
1ec 0fc 038 0f0 06c 131 1c4 15a
1cc 0e0 1cc 0e0 1b8 0ac 12c 0a0
0b8 09c 12c 09a 1ad 000 1a4 0d0
0b8 0dd 1ad 020 1a4 0d0 084 001
098 0dd 08d 003 084 141 08c 147
084 141 1cc 160 124 090 1ec 160
088 084 008 085 108 085 188 085
1c4 000 018 142 1e0 088 1c0 088
1e4 0f2 1ec 0fc 1ec 15c 138 0f3
144 080 03b 1fe 124 092 124 090
008 084 124 09a 1b8 12d 1cd 000
1e0 0ea 008 080 1e4 0f0 008 0e3
0c8 082 1ed 002 1e4 0f0 188 084
01b 1fe 038 151 14c 130 1e4 000
198 142 124 092 01b 1fe 1cc 090
124 09e 1c4 0ea 12c 0e0 01b 1fe
144 000 01b 1fe 1e0 0b8 1a0 0b8
1c4 0a0 1e4 0f2 14c 0fc 1e4 000
198 0e3 1e0 0b8 1c0 0b8 1e4 0f2
1ec 0fc 1e4 0f2 14c 0ac 019 010
1e4 000 018 0fe 1c0 0a4 044 020
088 025 188 025 108 025 008 025
188 024 124 0a0 018 0be 1c0 0a8
1a4 000 104 0b0 118 0e0 1a4 000
098 0e1 098 0e2 044 0bb 1e0 0a4
04c 121 164 12a 16c 0b0 03b 1fe
118 0a0 1e4 000 020 024 100 024
120 024 040 025 060 025 144 0f0
044 020 019 010 1e0 094 064 121
164 13a 044 12f 04c 091 16c 0b0
144 090 040 129 03b 1fe 138 0a3
064 13f 06c 091 1e0 138 104 08e
1e4 0f2 1ec 0fc 198 080 1e4 0fa
01b 1fe 1e4 0f2 1e4 0fa 01b 1fe
1e0 0a4 164 0ba 16c 0b0 03b 1fe

.bram_init 9
05f 1f5 000 180 000 180 19f 1f4
006 180 0c0 182 005 180 009 180
000 182 0aa 1a0 1f0 180 107 1f2
018 180 000 181 004 180 0e8 1fe
107 1a0 0e9 180 104 180 109 180
0d4 180 0e4 180 000 180 09f 1f2
001 180 0d5 180 046 180 100 180
0d7 1a0 001 180 0f5 180 007 1f8
0e7 180 017 180 037 180 080 180
0e6 1a0 0c7 180 0d7 180 107 187
016 180 026 180 040 180 0d6 1a0
0c7 180 0e6 180 0c7 180 017 180
020 180 017 180 0e5 1a0 0c7 180
017 180 016 180 0f5 1a0 006 180
000 180 0d7 180 0e5 180 000 180
105 180 106 180 016 180 046 180
0d5 180 1f7 187 017 180 037 180
0e7 180 0d7 180 0f7 180 017 180
027 180 0e7 180 0d7 180 037 180
017 180 017 180 0e7 180 037 180
1f7 1ff 020 180 017 180 0f6 1a0
015 180 0f5 181 0d7 180 0e5 180
000 180 000 180 0df 1df 001 1ff
081 180 011 180 1df 1de 1c1 180
081 180 0c1 180 001 181 000 180
001 1ff 081 180 1f6 1a0 1f5 1a0
116 180 085 180 117 1a0 087 1a0
116 180 085 180 0c7 180 0a7 180
116 1a0 085 1a0 081 180 0f5 1a0
106 1a0 011 180 1df 1db 081 180
0c1 180 1c1 180 087 180 085 180
087 1a0 085 1a0 181 180 0a7 180
0f5 1a0 001 181 000 180 005 180
000 180 000 180 0b7 180 006 1a3
0f5 1a0 0e0 180 000 180 007 180
085 180 085 180 0c7 180 027 180
0e6 180 007 180 017 180 0a7 180
107 180 105 180 09f 1fe 000 180
005 180 1f0 1ff 0b5 180 070 180
006 1c3 0e6 1a0 118 182 035 180
180 1ff 0d7 181 0e5 180 005 181
000 180 0e5 1a0 006 1c3 005 180
007 180 015 180 0f7 180 1f7 187
027 180 0e6 180 007 180 087 180
0f7 180 0c5 1fe 1f7 1ff 000 180
007 180 087 180 0f8 180 1f8 187
028 180 116 180 008 180 087 180
0f8 180 197 1ff 0f8 180 1f8 187
028 180 116 180 008 180 087 180
0f3 180 1a7 1ff 067 180 1f7 187
027 180 0f6 180 007 180 1b7 1ff
083 180 068 180 117 180 1f7 187
027 180 0f6 180 007 180 1c7 1ff
088 180 113 180 067 180 1f7 187
027 180 0f6 180 007 180 1d7 1ff
083 180 068 180 117 180 1f7 187
027 180 0f6 180 007 180 1e7 1ff
088 180 113 180 067 180 1f7 187
027 180 0f6 180 007 180 1f7 1ff
083 180 068 180 117 180 1f7 187
027 180 0f6 180 007 180 088 180
117 180 01f 1f5 000 1a0 000 1a0
007 180 047 180 0e7 1ff 000 180
000 180 007 1d3 0e5 181 000 1f8
007 180 007 180 010 180 007 180
0c7 180 107 180 0a7 1ff 0d7 1ff
0d7 180 007 180 006 180 000 180
0d7 180 11f 1ff 1c0 181 0e5 181
000 1f8 007 180 007 180 010 180
007 180 0c7 180 107 180 0a7 1ff
0d7 1ff 0d7 180 007 180 006 180
000 180 0d7 180 11f 1ff 12f 196
001 1fe 1c7 1e2 011 181 081 181
091 181 121 181 131 181 141 181
0f1 180 001 180 005 182 000 188
087 190 181 181 1c1 181 017 180
037 180 007 181 027 180 141 181
101 181 0c1 181 081 181 087 1ff
0d7 190 000 180 0c5 1f1 001 182
15f 1eb 000 188 0c7 190 00a 1fd
007 1f8 0f6 180 005 180 007 181
006 181 080 181 0b5 181 1f6 1a0
0b5 181 101 180 01f 1d7 101 180
000 180 147 1e7 000 180 000 188
080 181 107 1f1 0c0 181 127 181
007 180 007 180 009 180 09f 1e8
00a 180 01f 1e8 104 190 017 180
0f4 190 104 190 087 1fe 1c1 181
181 181 141 181 101 181 0c1 181
081 181 001 182 000 180 000 188
007 190 000 188 0a7 190 000 188
007 190 00a 1fd 007 1f8 0f5 180
007 181 005 180 000 180 000 180
0c6 1e3 080 181 145 1f1 09f 1e4
000 180 1f0 19f 0a7 180 005 180
000 180 1c5 1f1 0df 1e3 010 180
0f5 181 1f5 19f 060 183 0f6 181
0a5 180 000 180 045 1f2 09f 1e2
000 1a0 145 180 060 183 0f5 181
0a5 180 0a5 180 0f5 1a0 0c5 181
000 180 105 1f2 15f 1fe 1e5 180
0a5 180 0f5 1a0 0c5 181 005 180
000 180 1c5 1f2 15f 1fd 101 1ff
081 180 0c5 180 006 180 005 180
005 180 000 180 085 1f3 011 180
15f 1de 004 180 0df 1fa 081 180
0c1 180 000 180 185 1f3 101 180
15f 1dd 005 181 1f5 180 015 180
1f7 1a0 020 1c0 037 180 0f5 180
0e5 180 000 180 015 180 000 180
0aa 1d5 000 1f8 0a7 1d5 087 1c0
0e5 180 005 180 087 1c0 0e5 180
155 1aa 157 1aa 0e5 180 005 180
0e5 180 007 180 0d7 181 005 180
000 180 101 1ff 005 1f4 011 180
15f 1d9 0c1 180 010 180 101 180
000 180 000 180 000 180 101 1ff
0aa 1d5 081 180 121 180 011 180
091 180 005 180 025 180 000 180
0a7 1d5 087 183 000 180 1df 1e2
0aa 1d5 000 180 000 180 0a6 1d5
087 182 155 1aa 000 180 157 1aa
087 183 000 180 11f 1e1 155 1aa
000 180 156 1aa 087 183 0c1 180
081 180 001 180 004 180 041 180
101 180 000 180 027 180 0d9 180
0e6 180 017 180 0df 1fc 027 180
0f9 180 007 180 017 180 0d7 1a0
0f0 180 0f4 180 09f 1fc 027 180
0d9 180 0e6 180 017 180 05f 1fc
027 180 0f9 180 007 180 017 180
0d7 1a0 0f0 180 0f4 180 1df 1fb
001 180 0f5 187 001 1ff 081 180
025 180 000 180 011 180 091 180
000 180 010 180 085 180 006 185
1f7 180 017 180 1f8 1a0 0b7 180
0d7 180 027 180 0d5 180 0e6 180
017 180 087 1fe 0c1 180 005 180
000 180 15f 1d9 0c1 180 000 180
000 180 000 180 010 180 085 180
006 183 1f7 180 017 180 1f8 1a0
0b7 180 0e7 180 027 180 0e4 180
007 180 107 180 107 180 0e6 1a0
0e0 180 016 180 0e5 180 0d4 1fe
1c1 180 181 180 141 180 001 181
000 180 017 180 107 180 107 180
05f 1fb 017 180 107 180 107 180
09f 1fd 000 180 000 180 001 1fe
081 181 091 181 131 181 191 180
011 181 121 181 141 181 151 181
161 181 171 180 181 180 1a1 180
005 180 006 180 006 180 025 180
006 187 046 180 006 180 007 187
000 180 05f 1d2 000 180 160 180
010 180 000 180 000 180 1c7 1f5
144 187 00b 181 000 180 1c5 1f5
024 180 004 180 05f 1e5 000 180
145 1e7 11f 1c4 1c1 181 181 181
141 181 101 181 0c1 181 081 181
001 181 1c1 180 181 180 141 180
101 180 00a 180 041 181 001 182
000 180 029 180 00a 180 00c 180
0c1 180 11f 1e4 0c1 180 005 180
0c4 180 0a7 180 119 180 007 180
004 180 00a 180 05f 1e1 019 180
099 1fe 000 180 024 180 004 180
105 1f5 09f 1e0 000 180 145 1e7
14f 1ff 1df 1f8 010 180 000 180
010 180 000 180 10a 1f5 05f 1fe
00c 180 009 180 1df 1e0 02a 180
005 180 174 180 005 180 0b9 181
01a 180 009 180 089 180 007 180
0c9 180 009 180 007 180 005 1f8
11a 180 007 180 00c 180 00b 180
004 180 00d 180 05f 1dc 01a 180
01f 1f6 101 1fe 131 180 105 1ff
081 181 091 181 005 180 005 180
135 180 005 180 000 180 151 180
085 1f6 006 180 121 181 011 181
141 180 161 180 006 180 08f 1f9
00a 188 000 180 1c5 1f6 18f 1f8
004 180 11f 1d4 000 180 185 1f7
04f 1f8 000 1f8 007 180 007 180
1f0 1ff 0e7 180 010 180 0d7 180
009 184 000 1f8 0d7 180 107 180
004 180 0e7 180 0e7 180 0e7 180
0e7 180 107 180 0f9 1ff 000 1f8
010 180 000 180 0e7 180 005 1f8
107 180 00f 1f5 193 181 005 1b8
0a4 181 149 1a0 0c9 180 0d0 1a0
0a4 181 00f 1ec 1df 1cf 000 180
105 1f8 10f 1f3 000 180 145 1e7
04f 1f3 000 180 10f 1fe 000 1f8
010 180 0f7 180 0f7 180 107 180
024 180 00a 180 000 180 005 181
00a 187 004 180 044 180 084 180
0c4 180 104 180 089 1ff 0c0 182
000 180 085 1f7 15f 1f7 015 180
0fb 180 015 180 05f 1fe 0b1 180
05f 1d2 0c1 180 0aa 180 13b 180
145 181 027 180 0f4 180 007 180
015 180 145 1fe 000 1f8 010 180
000 180 0e7 180 145 1f8 107 180
14f 1ed 193 181 005 1b8 089 1a0
0c9 180 0d0 1a0 0a4 181 0a4 181
14f 1e4 11f 1c8 000 180 105 1f8
04f 1ec 081 181 0c1 181 041 181
001 181 1c1 180 181 180 141 180
101 180 000 180 145 1e7 101 181
14f 1ea 000 180 010 180 1fa 1ff
15f 1fb 001 1ff 081 180 121 180
005 180 005 180 005 180 000 180
045 1f9 011 180 091 180 131 180
14f 1e8 004 180 0df 1c4 000 180
185 1f7 00f 1e8 009 180 15f 1cb
005 185 000 190 004 180 087 180
007 180 004 180 009 180 01f 1ce
005 180 000 180 009 180 010 180
004 180 19f 1dc 0a9 180 005 180
007 184 014 180 000 180 026 180
009 180 145 1f9 1cf 1e4 000 180
004 180 087 180 007 180 000 180
026 180 000 180 0c5 1fa 18f 1e3
000 180 024 180 009 180 045 1fb
04f 1e3 000 180 1c5 1fb 18f 1e2
000 180 1c1 180 181 180 141 180
101 180 0c1 180 001 181 000 180
000 180 085 1fc 0cf 1e1 010 180
15f 1fe 000 1f8 000 1f8 106 1c0
147 1c0 106 1c0 0e7 180 027 180
007 180 017 180 007 183 000 180
000 188 1c7 190 000 1f8 000 1f8
000 188 086 1c0 005 1c0 000 188
1c8 1bb 020 180 006 180 007 1fe
005 180 005 191 017 180 1f7 183
0e3 180 005 191 0e5 191 118 180
1d8 180 1c6 180 11f 1fe 000 188
000 1f8 000 188 000 1f8 187 190
046 1c0 000 188 1c6 1bb 005 1c0
147 190 0a7 180 006 180 007 180
147 190 0f5 180 000 1f8 020 180
0e7 1c0 000 180 147 190 0e6 180
007 184 0e5 180 147 190 017 180
1f7 183 0e7 190 19f 1fd 000 198
000 188 087 180 1c6 190 000 188
007 181 006 191 0f7 1ff 000 188
1c7 1bb 0f7 180 017 180 1f7 183
007 180 0f6 190 000 180 006 191
000 180 0f7 1fe 000 180 000 188
000 188 007 191 1c7 190 0f5 1a0
0a0 180 000 180 000 188 185 190
016 180 1f7 183 000 198 086 180
000 188 006 182 147 190 0f6 1ff
000 1de 1e6 1ff 008 1de 147 190
0e6 180 000 1f8 047 1c0 007 181
000 188 1c7 1bb 0d7 180 0a7 184

.bram_init 10
1bf 1e0 04c 015 04f 00b 1bc 1e0
04c 10a 1bc 001 04c 015 04c 00a
1bc 001 0cc 110 04c 00f 18c 1c9
04c 010 04c 00e 04c 00f 18c 009
0cc 00e 0cc 029 0cd 0ad 0cc 0ab
0cc 1c9 0cc 02f 04c 015 1bc 1e0
0dc 00d 0cc 06d 04c 12d 04c 00f
0cc 10f 0dc 00e 0cc 0af 04c 00e
0cc 1ee 04c 06e 04c 02e 04c 00c
0cc 00c 0cc 1af 0cc 00e 04f 1ed
04c 16d 04c 12d 04c 00c 0cc 00c
0cd 1af 0cc 10d 04c 1ee 04c 06e
04f 00a 04c 02e 0cc 00c 0cc 1af
04c 1ac 04c 0ec 0cc 00a 18c 008
04c 00a 0cc 00e 0cf 00a 19f 100
04f 02d 04c 1ad 04c 16d 04c 12d
0cc 0af 04f 1ee 04f 06e 04c 02e
0cc 1af 0cc 00d 04c 1ee 04c 06e
04d 02e 0cc 1af 0cc 00d 04f 1ee
04c 06e 04c 02e 0cc 1af 04c 1ef
04c 18a 04c 00c 04c 1af 0cc 00f
04c 0ea 0cc 00a 0cf 00e 0cc 00a
19c 100 04c 00e 1bc 1e0 04c 002
04c 00e 08f 05c 1bc 1e1 00c 041
00c 04a 00c 04b 04c 002 19c 100
04f 002 08c 058 04c 1b1 04c 1a8
0cc 08e 0cf 08f 0cf 00c 0cc 10a
0cc 18d 0cc 18b 0cf 070 0cc 16f
0cf 10d 0cc 10b 04c 00e 0cc 10b
0cc 10d 08c 05c 1bf 1e1 00c 04f
00c 04b 00c 041 0cc 18f 0cc 18b
0cf 10a 0cc 10b 00f 048 0cf 16f
0cc 10b 04c 002 19c 100 04c 00f
0df 12d 04c 00a 0cc 10b 04c 10d
0cc 10e 18c 088 19c 100 00c 18c
04c 0ae 04c 02a 0cc 08e 04c 02e
0cc 10e 00c 04e 04c 10f 0cc 08e
04c 02a 04c 0aa 1bf 1e0 0df 14d
04f 00e 04f 00f 0cc 00c 04c 010
04c 10d 0cc 011 18c 0d8 04c 1ae
04c 00d 0cc 00e 0cc 10b 18c 11c
0dc 14d 0cc 00a 04c 10d 04c 00e
00c 08e 04c 00a 0cc 08e 04c 0ee
04c 02e 0cf 10e 00c 04e 04c 1af
0cc 08f 18c 039 04c 18a 19c 100
00c 091 04c 00e 0cf 191 04c 1f1
04c 131 0cc 111 00c 151 04c 1af
0cc 18f 00c 091 0cc 191 04c 1f1
04c 131 0cc 111 00f 146 04c 1af
0cc 086 00f 08f 0cc 18f 04c 1ef
04f 12f 0cf 10f 00c 151 00c 08f
04c 0a6 0cf 191 0cc 18f 04c 1ef
04c 12f 0cc 10f 00c 146 00c 08f
04c 1b1 0cc 086 0cc 18f 04c 1ef
04c 12f 0cc 10f 00c 151 00f 08f
04c 0a6 0cf 191 0cf 18f 04f 1ef
04c 12f 0cc 10f 00c 146 00c 08f
04c 1b1 0cc 086 0cc 18f 04c 1ef
04c 12f 0cc 10f 00c 151 00c 08f
04c 0a6 0cc 191 0cc 18f 04c 1ef
04c 12f 0cc 10f 00c 14f 04c 1b1
0cc 18f 1bc 1e0 0dc 00f 0df 08e
00c 14d 04f 10f 18c 139 19f 100
0dc 1ee 04c 00e 0cc 00a 0dc 08f
08c 148 08c 144 04c 00d 04c 10e
04c 10f 04c 00e 08c 154 08c 15c
08c 140 00f 04c 18c 028 19f 100
08f 140 1bc 1e0 04f 00e 0cf 00a
0dc 08f 08f 148 08c 144 04c 00d
04d 10e 04c 10f 04c 00e 08c 154
08c 15c 08c 140 00f 04c 18c 028
19c 100 08c 140 1bf 1e0 0dc 10f
04c 002 04c 10f 08c 05c 08c 058
08c 054 08c 050 08c 04c 08c 048
08c 048 08c 00c 18c 0ac 0dc 00e
00c 04f 00c 048 00c 041 04c 10d
04c 1ef 04d 10f 0cc 10f 00c 049
00c 052 00c 053 00c 054 00d 18b
08c 048 0dc 12a 04c 00a 04c 002
1bc 1c0 0dd 00f 00c 14d 0dc 04f
04c 10f 0cc 10f 04c 008 18c 104
18c 100 04c 00b 0cf 02c 04c 1ae
0cf 00b 04f 00a 1bc 1c1 00c 048
0dc 10f 04c 113 0dc 12f 0dc 009
04c 012 04c 114 1bc 000 0cc 1ce
18c 030 18c 10c 04c 10a 1bc 1c1
04c 00a 1bc 1c1 00f 14f 04f 10f
08c 150 00c 14f 18c 195 00c 041
00c 048 00c 049 00c 052 00c 053
00c 054 04c 002 19c 100 0dc 00f
08c 150 0dc 00f 08c 14c 0dc 00f
08c 148 0dc 04f 04c 10f 0cc 00f
18c 100 18c 01c 0dc 12c 0dc 12a
04c 00c 04c 00b 04c 00a 1bc 1c0
19c 100 04c 00f 18c 1d4 04f 00b
0dc 12a 04c 00a 1bc 1c0 0dc 00f
18c 0e0 04c 0ec 04c 00f 0cc 0ac
04c 0ab 0dc 12a 04c 00a 1bc 1c0
0dc 00f 04c 0ab 04c 00c 18c 0e0
04c 0aa 04c 12f 0cf 00a 0cc 0ac
0dc 12a 04c 00a 1bc 1e0 04c 0aa
04c 02f 0cc 10b 0cc 1ac 04c 00b
0dc 12a 04c 00a 1bc 1e0 04c 002
08c 048 0cc 10d 04c 008 04c 10c
04f 00b 0dc 12a 04c 00a 08c 04c
1bc 1c1 04c 00a 1bc 1e1 00c 048
00c 041 0dc 12a 04c 00a 04c 002
1bc 1c0 18f 104 04c 02f 04f 0ae
04c 1aa 0df 00f 04c 10f 0cf 0ea
0cc 08a 19c 100 04c 00a 19c 100
0dc 16e 0dc 04f 04c 00e 00c 14d
08f 040 00c 04e 04c 10f 08c 044
0dc 0ae 04f 00e 08c 040 00c 04e
08c 044 00c 14f 18c 10c 04c 00b
0dc 12a 04c 002 04c 00a 08c 04c
1bf 1c1 00d 041 04c 00a 04f 002
19c 100 04c 00a 19f 100 04c 002
0df 16e 08c 048 08c 040 08c 04c
08c 044 04c 012 04c 1a8 04c 00f
04f 00e 18c 124 03c 0a0 1bc 1e1
0dc 16d 04f 009 04c 00e 04c 10d
18f 03c 0dc 0ae 04c 00f 04f 00e
18c 12c 03c 0a0 1bc 1e1 0df 0ad
04c 00e 04c 10d 18c 028 00c 041
00c 048 00d 052 04d 10a 00f 049
04c 002 19f 100 04f 12d 0cc 00d
08c 140 04c 10f 1bc 1e0 04f 02f
0cc 00f 00c 14f 04c 00e 0cc 10f
0cf 06f 0cc 109 1bf 1e0 04c 12d
0cf 00d 08f 140 04c 10f 1bc 1e0
04c 02f 0cc 00f 00c 14f 04d 00e
0cc 10f 0cc 06f 0cc 109 1bc 1e0
0dc 00f 18c 1d0 04c 002 08c 058
04f 1a8 0dc 1ab 08c 05c 08c 054
04c 00e 04f 00f 04c 10b 18c 008
04f 130 04c 1ad 04c 0af 0ce 1ef
0cc 18f 04c 12d 0cf 00d 08c 140
04c 00e 18c 039 08f 04c 04f 009
03f 0a0 1bc 1e1 00d 04c 0dc 1ab
04f 00a 04c 00d 04f 00f 04c 10b
18c 004 04c 130 04c 1ae 04c 0af
0cf 1ef 0cf 18f 04c 12e 0cc 10e
00c 04e 04c 02e 04c 0ae 0cf 10e
0cc 06e 04c 10d 0cc 00a 18f 025
00c 041 00c 048 00c 049 04c 002
19d 100 04d 10f 04d 12f 04d 1af
1bc 1e0 04c 10f 04c 12f 04e 1af
1bc 1e0 04d 00a 19c 100 04f 002
08c 058 08c 054 08c 04c 08c 054
08f 05c 08c 050 08c 048 08c 044
08c 040 08c 05c 08c 058 08d 050
04f 008 04c 019 04c 113 04c 1a9
18f 118 00c 14f 00c 156 18c 110
03d 0a0 1bf 1e1 0dc 12f 0cd 078
04f 012 04c 015 04f 014 04c 11a
18c 120 18f 004 0df 12a 04f 00a
04c 12c 04c 00b 1bc 1e1 0dc 10a
04d 00a 1bc 1c1 00c 041 00c 048
00f 049 00c 052 00c 053 00c 054
00c 056 00c 057 00c 058 00c 059
00c 05a 04f 10a 00c 055 04c 002
19c 100 04c 02c 04c 00a 04c 10b
08c 04c 1bc 1e1 00c 04c 04f 014
0cc 00f 08c 140 04c 02f 18f 130
04c 00b 04c 10a 1bc 1e1 04c 012
18c 025 0df 12a 04c 12c 04c 00b
04c 00a 1bc 1e1 0df 10a 04c 00a
1bf 1c1 1bc 1e0 04c 016 0dc 135
04e 014 04c 012 04c 115 1bc 1e0
04e 10b 04c 00a 1be 1e1 04c 037
04c 012 0cf 00a 00c 04b 18c 004
04c 115 18f 11c 00c 14f 18c 114
00c 14d 04f 00c 19c 101 18c 02d
04c 02f 18f 138 18c 014 04c 10c
04f 00b 04f 00a 1bc 1e1 04c 014
1bc 1e0 04c 002 08c 05c 04c 113
08c 048 08c 044 04c 008 04c 109
0cd 013 04c 00b 0dc 12a 08c 054
04c 00a 04f 115 08c 040 08f 04c
08c 058 08c 050 04c 012 1bf 1c1
18c 110 0dc 12a 04c 00a 1bc 1c1
04f 10a 1bc 1e1 0df 12a 04c 00a
1bf 1c1 0dc 08f 08c 148 08c 144
04c 00e 08e 140 04c 00d 08c 148
18f 024 0dd 08f 08c 14c 00c 152
04c 00f 08c 140 08c 144 08c 148
08c 14c 04e 10f 18c 1ed 0dc 08f
04c 00e 0dc 12a 08c 14c 04c 00a
00e 154 1bc 1c1 0dc 10a 04d 00a
0cc 16b 0cc 00c 0cc 06d 0cc 00d
0cd 10a 1bc 1e1 1bc 1e1 0dc 12a
04c 00a 1bc 1c1 0dd 10a 04f 00a
1bc 1c1 03d 0a0 1bc 1e1 0dd 08e
04c 00f 08c 048 08c 04c 00c 052
04c 1b4 04f 00b 04e 016 18c 130
18c 124 00c 04f 00e 04f 00c 04f
00f 04f 04f 008 18c 1ed 1bc 000
0dc 12a 04c 00a 1bf 1e0 04e 1ef
0cc 016 04c 1ab 1bc 1e0 08c 04c
1be 1e1 00d 04b 0cf 1ef 18e 008
0cf 0ef 04c 12f 0cc 00f 00f 14f
04c 10b 18c 139 0dc 08f 04c 00e
0df 12a 08c 14c 04c 00a 00c 148
1bc 1c1 0dc 10a 04c 00a 0cc 00c
0cc 06d 0cf 00d 0cc 16b 0cc 10a
1bc 1e1 1bc 1e1 0dc 12a 04d 00a
1bd 1c1 00c 048 00c 041 00d 049
00c 052 00c 053 00d 054 00c 055
00c 056 0dd 10a 04d 00a 04f 002
1bd 1c0 04c 00a 04d 013 04c 015
1bc 1e0 04c 002 08c 058 08c 050
04c 108 04d 012 04c 00b 0dd 12a
04c 00a 08c 05c 08d 054 08c 04c
1bc 1c1 04f 00a 1bc 1e1 0dc 12a
04c 00a 1bc 1c1 04c 00a 1bc 1e1
18c 020 04c 00f 04c 009 18c 1e8
04c 109 04c 10b 04c 00a 1bc 1e1
04c 013 04c 00d 04c 00a 04c 00c
04c 00b 1bc 1e1 0cc 10f 04c 012
18c 100 04c 12c 0dc 12a 04c 0ac
04c 10b 04c 00a 1bc 1c1 0dc 10f
04c 00c 18c 1e8 04c 10c 0dc 12a
04c 0ac 04c 00b 04f 00a 1bc 1c1
0dc 12a 04c 0ac 04c 00b 04c 00a
1bc 1c1 0dc 12a 04c 00a 1bc 1c1
04c 00a 00c 041 00c 048 00c 049
00c 052 00f 053 04f 002 19c 100
0dc 12a 04c 00a 1bc 1c1 04c 00a
1bc 1e0 0dc 0ad 0dc 0af 00c 14e
00f 14f 04c 10d 0cc 1ef 04c 1ee
18c 030 04c 1ef 18d 124 19c 100
0dc 00e 00f 046 0dc 0ac 0dc 0ab
0df 010 04c 00c 04c 10b 0dd 00a
04c 010 04c 01c 00c 04e 18c 029
00c 15d 00c 04e 04c 00e 04c 0ee
18c 014 00c 051 08c 040 0cc 011
08c 100 08c 140 1bc 1e0 0dc 00f
0dd 0ad 0dc 00c 0dc 0ab 00d 14a
04d 10d 0dc 00f 04d 00c 04d 10b
00c 14e 18d 00c 00c 14e 18c 01c
00d 14f 18f 030 0dc 0af 04c 00e
08d 154 19f 100 00c 14e 0cc 00e
00c 08e 08c 140 00c 14e 04f 00e
04c 0ee 08c 154 1bf 1e0 1cc 04e
0df 00d 04c 0ee 00c 14f 0dc 00c
18c 00c 00c 04e 18c 01d 0dc 00e
04f 00e 0cc 00e 04c 10f 04c 1ef
00d 08a 08c 15c 19c 100 00c 04e
04c 00a 18f 039 19c 100 0dc 00e
0dc 00f 00c 14f 00c 04a 0cc 00a
0cd 06a 19c 100 0dc 00b 00c 14d
04c 10f 04c 1ef 1cf 04c 04c 0ec
0dc 00e 18d 014 00c 04c 18c 01d
1cc 04c 04c 0f0 1cc 020 00f 04e
18c 130 0dd 0ae 00c 04e 18c 018
0dc 00e 04c 00e 0cc 00e 08c 000

.bram_init 11
150 1ff 008 000 010 1f0 112 009
060 000 012 004 012 009 012 00a
050 000 058 000 068 000 068 000
058 000 070 000 098 000 112 000
112 00a 070 000 100 04a 042 005
142 005 0a0 000 0a8 000 090 000
098 000 001 096 042 005 012 00e
142 005 040 000 012 00c 012 00a
012 008 012 006 012 004 010 010
008 000 060 010 000 000 160 1ff
050 007 07c 000 058 007 07c 000
168 007 060 007 079 000 170 000
069 1f0 078 000 008 000 000 000
008 000 050 000 060 000 05c 000
158 000 178 000 078 1f7 160 1ff
071 1f0 078 006 079 006 008 000
178 000 078 1f0 1ff 1f8 150 005
050 000 178 005 07c 000 071 000
078 005 008 000 178 000 1ff 1f4
054 001 177 000 070 030 055 000
051 000 070 000 177 07f 070 000
008 000 052 004 010 1f0 112 000
012 005 070 000 012 006 157 07f
055 010 100 1ff 07c 001 000 004
051 006 000 002 176 006 078 007
100 1ff 012 00e 070 000 010 010
008 000 100 1ff 1ff 1d2 05c 001
077 001 071 010 100 1ff 008 000
100 1ff 012 006 012 004 010 008
008 000 05a 002 010 1f8 012 004
112 000 050 000 157 07f 078 000
054 1e0 147 07f 1ff 1e6 010 1f0
112 004 112 000 012 004 05c 001
100 1ff 07f 001 078 000 050 000
000 000 044 000 051 000 012 00e
012 00c 048 000 012 00a 010 010
008 000 05a 002 112 005 140 000
078 000 012 006 055 1e0 100 1ff
1ff 1e2 010 1e0 112 017 00a 000
112 015 050 000 07a 068 012 016
010 012 112 000 112 016 012 017
012 018 112 018 012 006 000 168
012 00e 010 020 008 000 00a 000
07a 068 010 1f0 012 004 112 004
112 000 05c 001 050 000 000 000
07f 001 079 010 100 1ff 012 00e
012 00c 048 000 012 00a 010 010
008 000 112 005 078 000 012 006
140 000 055 000 100 1ff 044 000
05a 002 051 1f0 000 005 078 000
055 1d0 1ff 1da 163 012 050 000
078 000 160 1ff 079 010 000 080
000 00b 07a 107 058 000 05a 008
000 000 008 000 167 07f 050 000
070 000 074 000 170 000 178 1fb
16b 002 069 1f0 078 1f0 068 1f0
100 015 178 056 100 016 000 000
179 008 100 000 074 000 050 001
000 018 079 045 074 000 000 03c
056 010 151 038 167 077 051 000
174 000 070 000 000 008 070 001
000 000 100 01c 18f 007 178 1ff
07e 010 078 1ed 17f 07f 078 1e8
17f 07f 07f 026 053 016 050 016
081 000 150 007 07b 005 078 000
080 000 06e 001 074 000 070 000
170 000 1ff 1da 000 000 1ff 1b6
061 1d0 000 004 1ff 1cc 061 1c0
000 005 1ff 1c6 16f 000 078 000
000 005 06f 001 068 000 000 080
000 011 07a 107 100 1ff 058 000
05a 008 008 000 010 1e8 112 014
012 019 112 010 012 014 112 009
012 00a 112 00a 012 00b 112 00b
012 00c 112 00c 06f 100 050 000
058 000 079 050 068 000 100 013
060 000 145 00f 100 004 040 000
0a8 000 048 000 090 000 100 048
090 000 157 07f 040 000 048 000
0a8 000 100 038 048 000 090 000
050 000 058 000 1cf 009 098 00b
1a0 000 098 018 1a0 1f9 1be 00a
1a9 1db 0c7 1d4 012 016 012 014
012 012 012 010 012 00e 012 00a
012 008 012 006 012 004 012 002
0a0 000 012 00c 010 018 008 000
100 003 000 008 1ff 1ac 010 1c8
112 030 012 034 112 034 012 039
112 029 012 02a 112 02a 012 02b
112 02b 012 02c 112 02c 012 02d
112 01d 054 001 07f 001 078 020
052 002 060 000 012 005 000 000
100 012 05c 000 050 010 158 000
051 00c 15c 000 058 001 0c9 03c
012 004 0a8 000 055 020 100 1ff
012 036 012 034 012 032 012 02e
012 02c 012 02a 012 028 012 026
012 024 012 022 012 020 012 01e
090 000 012 030 010 038 008 000
190 000 0b8 000 1ff 1c6 009 000
000 000 000 000 000 000 100 00f
000 036 000 03a 000 034 000 035
100 004 000 015 000 017 000 005
100 03f 000 008 070 1e8 05e 024
0c8 1f0 17f 07f 1fe 027 079 001
078 007 07a 000 078 000 146 000
041 008 045 008 000 020 046 001
046 002 1ff 1f6 046 004 1ff 1f2
046 008 1ff 1ee 0f6 044 0c8 1e8
17f 07f 136 017 047 020 028 000
0d0 016 1d0 007 0bc 000 1b8 000
0c9 1c0 000 03c 098 016 046 010
198 007 1ff 1ce 0c9 01e 047 020
04a 000 048 002 029 070 07c 000
046 010 041 008 045 008 078 000
1ff 1dc 100 007 046 014 1ff 1b2
1c9 00e 047 020 079 150 046 020
1ff 1a8 1c8 046 16e 03c 0c8 048
1c8 058 000 026 1c8 047 0d5 000
147 1df 041 008 045 008 000 000
0ce 010 170 1cd 17b 001 079 000
170 1cf 079 040 148 003 04f 1fc
009 000 048 004 100 003 0b0 112
047 004 040 080 000 000 0c9 084
190 00c 198 00c 000 012 0c8 185
000 03d 1c8 187 1ff 1ca 047 040
078 000 046 100 046 040 1ff 15a
047 080 078 000 046 100 046 080
1ff 150 046 140 1ff 14c 078 000
1ff 16c 1c8 1ce 17f 07f 000 009
16e 117 009 000 079 001 068 00a
178 006 07a 000 078 000 04a 000
100 000 048 002 110 007 010 00c
1ff 1b0 04a 000 048 002 0b1 000
009 000 0b0 10e 047 020 079 000
100 1ff 0d0 000 0b0 000 1ff 048
050 000 0d8 000 1ff 194 012 004
000 010 0a8 000 054 0a0 140 1ff
0ce 1f4 098 009 098 004 040 000
1ff 184 098 000 1ff 1f4 0b0 004
012 004 07c 000 140 000 0a8 000
055 170 1ff 08c 047 040 078 040
047 100 078 040 148 003 04f 1fc
04a 000 04a 002 048 004 147 1f7
079 008 0a5 008 05d 040 003 005
100 005 058 007 000 005 0a6 000
010 00c 000 005 0d8 000 1ff 1a6
0a7 020 150 00d 070 0f0 0a7 1ff
041 008 045 008 0dd 10d 0c9 100
0a7 1f7 041 008 045 008 0d0 000
000 038 04a 000 048 002 155 00f
1ff 1c6 047 080 04a 000 048 002
078 1f0 047 100 078 000 051 00c
055 00c 1ff 1ec 051 008 055 008
1ff 1e6 156 005 071 1b0 045 003
177 000 070 1b0 0d1 1b0 047 1f7
041 008 045 008 000 000 000 000
047 003 103 007 148 007 000 08e
147 1f7 041 008 045 008 000 005
047 040 078 060 047 100 078 050
148 003 04f 1fc 04a 000 04a 002
048 004 156 005 079 080 045 003
17f 000 078 000 0d0 050 147 1f4
079 008 0a5 008 010 00c 1ff 176
046 008 041 008 045 008 000 008
000 03c 1ff 1ce 000 03c 171 007
000 02c 000 108 1c8 1c7 000 008
1ff 1c0 012 004 100 012 0a8 000
054 1b0 012 004 0c8 000 0a8 000
054 1a0 090 001 1ff 1ce 000 004
000 000 1ff 1a6 04a 000 048 002
000 000 1ff 1b0 047 080 04a 000
048 002 078 1f0 047 100 078 000
157 07f 1ff 1ee 051 008 055 008
1ff 1e8 047 1f4 041 008 045 008
000 000 000 000 047 004 079 040
147 000 078 000 0d8 000 14d 009
198 004 148 00d 098 000 048 000
000 030 147 1fc 041 008 1ff 184
0d8 000 0a0 000 047 008 078 140
048 000 103 00c 148 007 148 000
1ff 1d4 0d8 000 1ff 1f0 0d0 000
1ff 1ec 012 004 000 010 112 007
0a8 000 054 130 012 006 178 000
17c 1f9 190 004 148 007 078 000
047 008 078 030 012 004 000 018
0a8 000 054 120 0c9 000 190 000
000 00c 012 004 0c8 000 0a8 000
054 110 090 001 090 00d 0d0 009
1dc 027 0d8 000 010 00c 041 030
198 004 0d8 009 0b0 000 060 000
160 009 000 040 047 003 078 1e0
041 00f 17d 00f 157 005 047 000
050 010 040 000 100 016 012 004
0a8 000 055 1c0 1ff 0e2 012 004
000 018 0a8 000 054 0d0 190 000
1ff 1c6 140 1ff 0c8 004 012 004
07c 000 0a8 000 055 1c0 1ff 0c8
012 004 000 010 190 000 0a8 000
054 0b0 098 009 104 1f7 1ff 0dc
010 1f8 112 000 001 182 050 1f0
001 156 012 006 010 008 008 000
010 1f8 012 004 112 000 050 000
001 17c 000 005 141 007 000 000
100 006 1ff 1ee 012 006 040 000
012 004 010 008 008 000 15d 00f
16d 00f 064 003 154 008 070 003
15c 008 06c 003 178 008 073 006
07b 005 068 003 158 008 010 1f8
158 007 000 000 068 008 012 004
112 000 08c 003 000 016 044 005
144 005 078 004 012 006 058 004
012 004 07b 005 158 007 010 008
008 000 010 1e0 012 014 012 019
112 010 112 014 112 019 012 01a
112 01a 012 01b 112 00b 050 000
058 000 059 030 069 020 070 000
057 016 072 000 172 007 045 016
000 000 012 01e 040 000 012 01c
012 01a 012 016 012 014 012 012
012 010 012 00e 090 000 012 018
010 020 008 000 070 000 072 005
072 000 000 000 1ff 1dc 058 000
070 000 068 000 060 000 060 000
061 090 069 000 100 000 051 000
070 000 15f 016 072 000 172 007
095 01a 1ff 1be 168 1ff 17f 006
071 010 098 000 17f 005 09a 005
19a 007 0a0 000 000 154 095 005
1ff 1a8 068 000 000 104 050 000
090 000 000 0fe 0b8 005 000 00f
07f 008 098 1b0 09a 004 09a 009
1ff 1b2 180 000 000 010 070 008
041 007 045 008 091 007 095 008
176 004 000 000 14d 00f 159 000
05e 007 149 000 17d 00f 04e 007
179 000 1ad 00f 1a9 000 07e 007
1b0 004 06e 004 0b3 007 1a0 005
140 006 173 000 040 007 145 00f
077 00b 148 006 077 00a 14b 006
058 007 180 1ff 145 00f 068 000
070 006 081 1c0 1ad 00f 179 000
1a9 000 06e 004 190 007 098 130
19a 004 19a 005 1ff 136 069 060
160 1ff 07f 006 071 020 098 000
07f 005 19a 007 09a 000 100 000
1b0 127 0b0 000 000 0c4 000 010
078 005 191 007 045 005 07e 004
095 005 1ff 110 060 000 112 006
000 068 050 000 048 000 000 062
090 005 150 010 000 010 012 006
040 000 000 000 080 177 100 00f
06e 018 070 008 04d 008 045 008
049 007 14e 006 041 007 1ff 164
000 020 070 008 150 000 041 007
045 005 049 007 176 007 04d 005

.bram_init 12
0fe 0a2 1fd 00c 0c2 022 0c2 104
0c2 132 0c2 184 0c2 144 0c0 0c4
0ef 082 0cc 122 0c0 142 0c0 0c2
0ce 0a2 0f3 0d2 0c8 0b2 0c0 1c4
0e8 084 0c8 152 1c0 01d 0e9 004
0c8 044 0c0 0c2 0e9 0d2 0c8 0a2
0c0 0b2 1ea 01d 0c7 084 0c0 010
0ea 0c4 0c7 0a2 0f3 080 0c7 120
0c0 130 0eb 140 0c7 150 0c0 022
1ec 00c 0c7 18c 0f3 0e2 0c7 0c2
0c0 0f6 0ec 0d0 0c6 0f6 0ea 0f0
0f3 0f6 0c6 10c 0c0 0cc 0ed 0e2
0c6 01c 0f3 0a2 1c6 00c 0c0 0a2
1ed 00c 0c6 0f2 0c0 1cc 0c0 0e0
0c0 0b2 0ee 0f2 0ee 1f4 0c5 0c2
0c0 09c 0c0 0c6 0c0 08c 1c0 00c
0ef 0f2 0ef 1f4 1c5 00d 0c0 0b6
0c0 0f2 0f0 0cc 0c5 0e0 0c0 0cc
0f0 0a6 1c5 00c 0c0 0f2 1f0 00d
0c4 0e0 0c0 0e2 0c0 0cc 0c6 0e0
0f3 004 0c4 10c 0c0 0e2 0f0 0a2
1c4 00c 0c0 0e0 0c0 022 0c6 1c4
0f3 0c4 1c4 01c 0c0 0f0 0f1 0e2
0c3 04c 0c0 0c2 0c0 0e0 0c5 0d2
0f3 08c 0c3 0d2 0c0 0e6 0f1 024
0c3 0e2 0c0 010 0c0 0a2 0c5 022
1f3 00c 0c3 0e2 1cc 00d 0c0 0e0
0c0 0e2 0f1 00c 0c0 0a2 1c2 00c
0c0 0a2 0c0 010 0c4 080 0d9 022
1c0 00c 0d9 0f0 0c0 022 0c9 084
0c0 0c4 0c0 082 0c0 0a2 1f2 01c
0c1 11c 0d8 0a2 1c0 00d 0c0 022
0f2 144 0c1 1c4 0d8 184 0ff 0f0
0c0 092 0d8 0f2 0c0 14c 0c0 082
0f2 092 0c1 0a0 0c0 1cc 0c3 010
0c0 080 0c0 0a2 0f2 090 0c0 022
1c0 00c 0c0 0f0 0c2 0c4 0f3 082
1c0 01c 0f3 0b0 0c0 0dc 0c0 092
1f2 00d 0c0 022 0f3 144 1df 0f6
0d9 044 0c0 0b2 0c0 0a0 0c0 084
0c0 0c2 0f3 1c4 0df 0c4 0d4 104
0f3 184 0df 1c4 0e8 0c4 1c0 01d
0c0 010 0f4 022 1de 00c 1ef 0f6
0c0 0b0 0c0 022 0f5 184 0de 144
0f3 1c4 0de 0f0 0c0 082 0f5 092
0de 0f2 0d2 18c 0c0 092 0c0 010
0f6 080 0f6 0a2 0dd 090 0c0 022
1f3 00c 0f6 0c4 1c1 01c 0c0 0b0
0d2 082 0c1 08c 0c0 092 0c0 0a0
0dd 0f0 0c0 01c 0c0 0a2 1c1 01c
0e2 1dc 1c0 00d 0c0 0f2 0c0 102
0e4 0cc 0c0 0f2 0c0 00c 1dc 0f6
0f6 0e2 0f6 044 0dc 08c 0fe 004
0fe 0a2 1c1 00c 0c4 0c2 0c8 0e2
0c1 0a2 0c0 0f0 0c0 0e2 0c0 0d2
0c1 0d2 0c1 0dc 0c0 0d2 0c0 05c
0c0 0d2 0c0 04c 0c0 112 0c0 0d2
0c0 10c 0c0 0d2 0ca 0f0 0c0 0e2
0c0 0a2 0c0 18c 0c1 0a0 0ff 112
0c0 0a2 0c0 1cc 0c3 0a2 0c5 14c
0c0 0f0 0c1 102 0c0 0c2 0d0 0e2
0c0 0a2 0f1 112 0c0 14c 0c0 0f2
0c0 0f2 0c7 0f2 0c1 0f2 0ff 0f2
0c0 0f2 0c1 14c 0c1 106 0c1 0a6
0c1 14c 0c0 0f6 0c0 106 0c0 0a2
0c0 08c 0c0 0d2 0c0 0f0 0c0 102
0c0 0e2 1c0 00d 0c1 0d2 1c0 00d
0c0 01c 0c0 0c2 1c0 00d 0c0 15c
0ce 0c2 1c0 00d 0c0 0f2 0c0 08c
0d1 0a6 0c0 0d2 0c0 14c 1c0 0f6
0c0 0e2 0c0 044 0c0 0a2 0c1 08c
0c0 004 1c0 00c 0d1 022 0c0 044
0fd 004 0c0 0c4 0c1 084 0ff 1c4
0ff 184 0c0 144 0c1 104 0c4 0c4
0c0 084 0c4 044 0c0 0f2 0c0 092
0c0 122 0c1 0cc 0c0 082 0c0 162
0ff 142 0ff 152 0c4 192 0c3 0c2
0c3 0d2 0c7 0a2 0c1 0b2 1c0 01d
0f3 0b2 0d6 132 0c0 0c2 0c0 0a2
0c0 0d2 1c0 01d 0c0 182 0cb 172
0c0 092 0c0 122 0c0 08c 0c1 136
0ff 142 0c0 132 0c0 1f4 0c0 0cc
0ca 0dc 0c0 09c 0ca 010 0c0 080
0c7 090 0fb 120 0c0 130 0c1 150
0c0 160 0c0 170 0f6 180 0c0 190
0c0 0a2 0fa 140 0c0 022 1c0 00c
0c0 162 0c0 082 1c0 00d 0c0 022
0c0 0c4 0d3 084 0c1 044 0ff 004
0c0 1c4 0fe 184 0f3 144 0d3 104
0fe 0c4 0c0 084 0c0 044 0c0 004
0d3 1c4 0ff 0f0 0c0 0f2 0fd 00c
0ca 150 0c0 092 0c0 084 0c0 122
0c0 182 0fb 0a0 0c0 08c 0c0 172
0c0 10c 0c0 190 0c0 172 0c0 00c
0fb 0b0 1c0 01c 0c0 08c 0c0 122
0c0 010 0c0 080 0c0 090 0fa 130
0c1 140 0ff 150 0c0 160 0c0 170
0c0 180 0ff 190 0ff 1a0 0c0 1b0
0c0 0a2 0c0 120 0c0 022 1c0 00c
0c0 122 0c0 0b2 1c0 00d 1c0 0e6
0c3 1a2 0ff 132 0c0 082 0c0 0b2
0c0 0d2 0c0 0a2 0c0 102 0c0 112
0c3 062 0c0 1c2 0c0 1d2 0cd 0c2
0c0 1e2 0c0 1f2 0c2 0e2 0c0 0cc
0c0 0f2 0d0 0f2 0c0 04c 0c0 0f2
0c0 0f6 0c0 0f0 1ff 00c 0c0 082
0c3 082 0c0 082 1c0 00d 0c0 082
0c0 082 1c0 00d 0c0 082 1c0 00d
0f7 082 1c0 00d 0ce 0cc 0c0 0f2
0c0 0f2 0c0 14c 0c0 052 0c3 1cc
0c0 1a6 0ff 1a6 0c0 190 0c0 172
0c0 0dc 1c0 00d 0c0 136 0c0 082
0c0 136 1c0 00d 0c0 18c 0ca 052
0ff 0f0 0c0 092 0c0 14c 0c0 18c
0c0 082 0c0 082 0c0 082 0f7 132
1c0 00d 0cc 136 0c0 082 1c0 00d
0c0 14c 0fe 0f2 0c4 09c 0c7 082
1c0 00d 0c4 08c 0c8 14c 0c4 14c
0ff 04c 0c7 0f2 0c4 1cc 0c7 14c
0c4 082 0c7 082 0c4 082 0d3 1a2
0ca 0e2 0c0 0f2 0c1 0f2 0ff 0cc
0c0 0f2 0c0 00c 0c3 092 0fe 092
1c1 166 0c1 092 0c0 192 0c0 162
0c1 082 0c1 00c 0c1 082 0c1 00c
0c0 0c6 0c1 136 1c1 00d 0c1 1dc
0c1 0f2 0c1 15c 1c1 00d 0c0 0f2
0c0 08c 0c0 082 0c0 082 1c0 00d
0c4 0f2 0c0 08c 0c0 082 0cb 082
1c7 00d 0c7 082 1c3 00d 0c0 1a2
1c4 00d 0c3 0f2 0c3 0f2 0c1 0d2
0c0 18c 1c0 0d6 0c0 0f2 0c4 0d2
0c0 0f6 0c0 0f0 1c3 00c 0c0 0f0
0c3 192 0c0 092 0c0 184 0c0 162
1c2 00d 0c1 160 0c0 1b2 0c0 0cc
1c3 166 0c0 162 0c3 0f2 0c0 08c
0c0 1a2 0c1 0b2 0ff 0a2 1ff 01d
0c3 192 0ff 092 1d8 00d 0ff 0b0
0d8 0a2 1c3 01c 0c0 15c 0c4 082
0c4 0dc 0ff 136 0c0 126 0c4 132
1c0 00d 0c0 082 1c0 00d 0c0 0f6
0c7 0b0 0c0 0a0 0db 082 1ff 01c
0fc 0dc 1c0 00d 0c0 0f2 0c0 18c
0c0 0f2 0c8 00c 0ff 092 0c0 092
0c0 0a0 0c0 0b0 0c0 162 0c0 0f2
0da 142 0c0 142 0c0 1cc 0c0 0e6
0c0 0b6 0fd 0b6 0c0 0a6 0c0 142
0ff 1b2 0fd 0d2 0c0 0c2 1c3 01d
0c0 0e2 0c0 1b6 0ce 18c 0c0 082
0fb 082 0c0 082 0c3 0cc 0c0 10c
0c0 082 0c0 082 0c0 082 0c0 092
1c0 00d 0c1 0a0 0ff 162 0c0 0b2
1ff 00d 0c0 0f2 0c0 0a0 0ff 162
0c0 0dc 0fa 0f2 0c0 10c 0c3 0a2
0c0 0a2 1c0 00d 0f9 0a2 0c0 0a2
1c0 00d 0ff 0e6 0c0 19c 0c0 0e2
0ff 0e2 0c2 0dc 0cd 09c 0c1 082
0c1 082 0c1 082 0c2 1b2 0cb 092
0c0 0f2 0d0 0f6 0f8 096 1c0 00d
0cb 082 0c0 082 0c0 082 0c2 0d2
0f8 0f2 0c0 04c 0c0 0f2 0c0 0cc
0c0 092 0c0 092 0f0 0a0 0f7 0b0
0c3 162 0f7 0f6 0c0 0cc 0f7 0f2
0c0 0f2 0ff 08c 0c0 1cc 0d0 0f2
0c0 142 0c0 142 0c0 1b2 1d4 00d
0c0 082 0c3 082 0c0 082 0c0 0d2
0c0 192 1dd 00d 0c0 0f2 0c0 18c
0c0 0f2 0f7 0d2 0df 09c 0c0 0d2
1c0 00d 0ff 0b0 0dc 0a2 1c0 01c
0c0 0dc 0ff 0b0 0dc 0a2 1ff 01c
0ff 1dc 0c0 122 1f5 00d 0c0 0d2
0c0 192 1c0 00d 0c0 0a0 0c0 162
0c0 0b2 1c0 00d 0c0 0f2 0c0 0a0
0e2 162 0c0 0dc 0c0 0f2 0c0 0cc
0c0 0a2 1c0 00d 0c0 0a2 0f4 0a2
1c0 00d 0c0 082 0c0 082 0c0 082
0c0 1b2 0c0 092 0ec 0f2 0ff 14c
0c0 0f2 0c0 18c 0c0 1a2 0f6 10c
0f7 096 0dd 1a6 0fe 092 0c0 0f2
1c3 00d 0c0 082 0d0 142 1c0 00d
0c0 092 0c0 082 0c0 0f2 0c0 15c
0d9 0f2 0ff 096 0fe 096 0c0 092
1ff 00d 0c1 092 1c1 00d 0c1 092
1c1 00d 0c1 0b0 0c1 0a2 0c1 0c4
1c1 01c 0c1 19c 0c1 0f0 0c1 0f2
0c0 05c 0c0 096 0c1 126 0c1 092
0c0 0f2 0c0 04c 0c0 0b0 0f1 0a2
1c0 01c 0c0 09c 0c3 0cc 0c0 122
1c0 00d 0d7 0b0 0c0 0a2 1f1 01c
0c0 0dc 0f1 122 0c0 1a6 0c3 0f6
0c0 1cc 0ff 082 0d7 192 0ff 08c
0c0 136 0c0 0c6 0f0 092 0ff 122
0d0 136 1c0 00d 0c0 0f2 0c0 0dc
0c0 0f2 0c0 0a2 0c0 0a2 0cd 082
0c0 0a2 0c0 08c 0c0 0a2 0f7 0b0
1d9 01c 0c0 09c 1c3 00d 0c0 0b0
0ff 0a2 1c0 01c 0c0 15c 0d5 122
1c0 00d 0c0 082 0ff 0f6 0d5 0b0
0ff 0a0 1c0 01c 0ee 05c 1c0 00d
0c0 0b0 0ee 0a2 0c0 122 1c3 01c
0c0 1dc 0c0 0f6 0c0 09c 1c0 00d
0c0 022 0c3 0c4 1c0 01d 0ff 1dc
1c0 01d 0c0 010 0ff 022 1d4 00c
0ff 022 0c0 084 0c0 0c4 0c0 082
1d3 01d 0ff 0f2 0c0 10c 0c0 0b2
0ed 0a2 1c0 01d 0d0 010 0c0 0a2
0f7 080 0d6 022 1fb 00c 0c0 112
0ec 062 0c0 0e6 0c0 0f6 0ff 0c6
0d2 0b6 0c0 0d6 0f0 0a6 0c0 106
0c0 0f6 0ec 0d6 0d0 0b6 0c0 022
0c0 0b6 0c0 0e2 0c0 0d6 0c0 084
0c9 0c4 0c0 086 1ff 01d 0c0 0f6
0f7 0b6 0d4 0a6 0c0 010 0c3 0b6
0c0 080 0c0 0f6 0c0 0b6 0d1 022
1c0 00c 0c0 022 0ff 184 0d1 104
0ff 1c4 0ff 144 0fb 0c4 0c4 084
0c0 044 0c7 004 0c2 1c4 0c0 082
0ff 122 0c7 08c 0ff 10c 0c0 10c
0c4 0f6 0c8 044 0c7 004 0c4 086
0c7 122 0c0 010 0c7 0a2 0c0 080
0c3 090 0c0 130 0cf 140 0e9 150
0c4 160 0c0 170 0d3 0b2 0c0 120
0c0 022 1c3 00c 0c0 0cc 0c0 004
0c2 044 0c0 082 1c2 00d 0c0 092
0c0 132 0c7 142 0c0 162 0c7 152
0c0 1cc 0c0 08c 0e7 00e 0c0 1cc
0c0 10c 0fa 0f6 0fe 004 0c4 044
0c7 086 1fe 00d 0c4 0f2 0c8 0e6
0c0 04c 0c7 10c 0c0 0f6 0c7 004
0c0 044 0c0 0a2 1c4 01d 0c0 086
1d3 00d 0c0 0a2 1fd 01d 0c0 172
0f1 0a2 1fd 01d 0c0 106 0c0 0f2
0ff 14c 0cc 11c 0c0 004 0fd 044
1c0 00d 0c3 102 0c0 0e2 0c0 0e6
0c0 0f6 0c0 096 0c0 0e6 0c0 0b6
0cc 096 0ff 082 0c0 0e2 0ff 0b2
0c0 0b6 0cb 092 0ff 0e2 0fc 096
0c0 0f2 0c4 0e2 0c0 0d2 0c0 0f6
0c0 0e6 0ff 156 0c1 0d6 0c1 086
0c7 086 0c4 0e2 0d3 086 0c0 0e2
0c0 0d6 0c0 0d6 0c3 0e6 0c7 0c6
0c0 0e6 0c0 102 0c0 082 0c0 092
0c7 0b6 0c4 15c 0c8 122 0c0 0f2
0c8 0d2 0c4 086 0c7 126 0c0 19c
0c7 004 0c7 044 1c4 00d 0c7 14c
0f0 0f2 0c0 0e6 0c0 00c 0ff 10c
0c0 0f6 0c0 004 0c0 044 0c0 0f2
0ff 05c 0c0 0a2 1c0 01d 0ff 0f2
0c0 0f6 0c0 0f6 0c0 086 0c0 086
0c0 126 1ff 00d 0ff 0a2 0c0 0c4
1c0 01d 0c0 122 0c0 0a2 1ff 01d
0c0 0a6 0c0 102 0ff 0e2 0c0 0b0
0c0 0f2 0c0 152 0c0 0dc 0c0 0d2
0c0 00c 0ff 0e6 0d0 0b6 0c0 0d6
0c0 096 0c0 096 0c0 0f6 1c0 00d
0ff 0e2 0ff 0e6 0c0 0a2 0c0 156
0c0 0f6 0c0 0e6 0ff 0f6 0d0 096

.bram_init 13
1f0 16f 101 100 12e 008 12c 040
12a 048 128 090 126 098 007 000
190 003 060 002 030 040 084 000
030 140 005 1a2 010 160 095 000
105 102 010 100 095 000 105 042
010 0a0 095 000 105 182 010 040
095 000 105 0a2 010 1e0 095 000
105 1c2 010 180 005 1a2 010 140
095 000 105 122 010 0e0 095 000
105 062 010 080 005 1a2 010 040
095 000 105 182 010 1e0 1e0 06f
005 1a2 010 180 095 000 105 0c2
010 120 005 1a2 010 0e0 095 000
105 1a2 010 080 095 000 095 000
006 1e0 185 142 105 1a2 010 1c0
095 000 095 000 006 020 006 100
185 082 105 0e2 010 0e0 095 000
005 100 105 002 010 060 095 000
105 0e2 010 000 095 000 105 162
010 1a0 005 000 005 001 050 1c8
005 1a2 010 100 095 000 105 1e2
010 0a0 005 000 025 000 050 0c8
005 1a2 010 000 095 000 105 062
010 1a0 005 000 025 000 050 1c8
005 1a2 010 100 095 000 105 0e2
010 0a0 005 000 005 040 050 0c8
005 1a2 010 000 050 0c8 109 002
095 000 105 182 189 002 010 140
185 004 105 004 050 168 050 060
126 050 050 060 147 007 187 003
146 17a 125 060 095 000 105 022
010 1a0 050 1c0 105 002 095 000
105 0c2 010 100 050 160 007 1f8
10c 07a 050 100 105 002 095 000
105 102 010 000 095 000 105 062
010 1a0 095 000 105 142 010 140
005 000 005 040 050 168 005 1a2
010 0a0 005 1a2 010 060 095 000
105 1e2 010 000 005 1a2 000 1c8
050 0a0 007 008 104 002 108 07a
095 000 105 182 000 0e8 050 120
005 1a2 000 088 1e0 1cf 086 102
095 000 105 082 000 1e8 1e0 0a7
108 002 095 000 105 022 000 148
005 1a2 000 108 095 000 105 0e2
000 0a8 000 000 099 000 094 000
105 084 085 122 000 1e8 097 000
004 1a2 189 143 005 000 105 058
000 0a0 147 000 18c 103 005 002
000 0a8 106 100 105 0e0 105 000
1e0 04f 105 002 125 0e0 106 100
1e0 06f 116 002 185 004 000 148
105 084 085 122 000 0e8 1f0 16f
101 180 124 040 004 000 004 1e2
122 048 12e 198 12c 1a0 12a 1a8
126 008 120 090 128 1b0 126 1b8
124 1c0 122 1c8 120 1d0 12e 0d8
10a 002 18a 002 004 002 007 002
009 002 180 003 187 003 19c 14b
0a9 000 0ab 000 109 0a4 10b 025
00b 050 116 1b4 085 005 000 108
097 000 187 163 020 07d 007 002
1c7 003 116 003 187 003 19a 14b
005 000 120 060 124 040 124 020
129 000 129 1e0 12a 1c0 12a 1a0
12b 180 12b 160 12c 140 12c 120
12d 100 12d 0e0 101 080 080 000
127 004 085 005 1a5 023 126 058
000 168 125 060 106 002 085 005
000 028 114 102 007 002 1c7 003
112 103 127 004 115 032 006 000
1a5 023 005 052 000 0e8 109 024
1f0 02f 105 00a 187 003 118 0ba
1f0 16f 187 00b 107 003 192 16b
007 000 000 160 007 002 007 000
146 003 107 003 036 068 187 06b
118 14b 187 1fb 00b 000 18e 003
11c 004 1a5 165 102 002 08c 000
085 1a6 000 008 00a 002 00b 000
0c7 005 18c 003 085 005 000 188
105 022 154 055 10b 002 08a 005
090 14d 112 105 005 008 189 094
100 004 020 04d 1c7 004 1b7 00b
1a6 17d 1f0 00f 107 00d 00c 080
04c 17e 097 000 18d 1e3 087 000
00a 050 18d 063 047 002 18e 003
08a 00d 0e7 1c5 196 103 005 002
185 006 000 188 004 002 01e 04a
0ea 1c5 08a 005 085 1a6 000 0c8
1f0 04f 006 002 105 005 105 006
000 028 1f0 0af 005 000 1f0 18f
000 002 007 002 007 000 006 050
146 003 008 003 197 033 007 07a
009 000 106 092 187 063 146 003
084 003 007 002 145 003 18a 002
105 063 1c5 002 188 002 196 16a
107 003 112 14b 087 092 100 06b
109 00c 1f0 00f 101 100 12c 040
12a 048 128 090 12e 008 0a4 003
109 002 004 003 196 002 026 003
01a 043 187 1fb 1f4 143 124 0c0
0a7 000 120 0e0 124 0a0 129 080
1a5 083 005 038 101 100 000 008
004 00a 0a0 043 18e 002 0a5 002
007 008 004 05a 1f0 143 185 07a
105 053 105 05b 006 1fa 126 070
000 0a8 127 060 0a7 002 095 000
005 002 107 07b 180 093 0a6 002
105 022 106 063 000 0e8 0a7 002
187 00b 0a0 07a 0a7 000 1a7 083
126 078 004 1fa 01e 002 120 0e0
124 0c0 124 0a0 129 080 101 100
080 000 125 060 005 040 000 108
1f0 0af 0a7 002 095 000 005 008
107 07b 180 093 0a6 002 105 022
106 063 000 188 0a7 002 187 00b
0a0 07a 1f0 14f 007 000 1a8 153
080 000 007 000 1a0 003 007 000
007 1f8 1ae 103 007 000 1ac 173
007 000 1aa 103 007 000 187 1e3
187 003 180 003 187 003 19c 173
080 000 0a7 000 1a7 043 101 080
12e 098 12c 0a0 099 000 09a 000
124 140 120 190 12a 0a8 128 0b0
12e 1d8 126 108 122 148 126 0b8
124 0c0 122 0c8 120 0d0 104 002
18d 002 12e 000 120 100 009 008
00a 000 124 078 00b 0d8 189 06c
00a 0e5 0a7 185 190 003 125 040
000 108 177 1fa 177 1fa 192 1b3
125 040 10c 140 004 010 000 028
104 150 125 040 000 1c8 104 150
175 1fa 105 09a 147 002 1f7 023
182 003 00c 1f0 00b 028 125 040
000 088 007 04e 175 1fa 180 053
084 00a 100 1ca 092 1ba 007 1f8
175 1fb 107 1b2 18c 103 107 19a
188 103 177 1fb 006 0c0 0cc 07b
18e 103 186 1fb 006 0b8 062 16b
096 013 086 0a3 0a6 003 080 003
0a7 185 180 003 020 020 10a 102
1f0 1ef 087 102 107 080 09b 000
184 073 18b 1e5 08c 102 18c 005
004 000 00d 090 1a5 005 005 006
000 180 11a 002 094 01a 08c 04e
0c7 026 1f0 16f 084 00a 18b 045
09c 0d2 1f0 0cf 0a7 000 1a7 083
126 078 124 0e0 096 102 12b 100
182 005 0a7 000 1a7 083 184 005
00c 000 126 078 125 060 005 100
00c 00e 000 048 018 1be 125 060
084 1fa 005 040 000 1a8 098 102
120 100 1f0 00f 0a7 000 1a7 083
126 078 124 0e0 086 102 125 060
005 040 084 1fa 000 028 12e 048
1f0 12f 006 048 182 06b 0ca 07b
006 1f8 18a 06b 006 028 186 16b
117 0c3 157 0c3 146 103 097 000
107 06b 187 073 1c7 003 1f7 0bb
18a 003 187 006 007 002 106 100
106 0e0 105 004 1f0 08f 1f0 1cf
007 1f8 198 173 125 0e0 184 102
12c 100 184 1fa 005 04a 00b 05e
186 005 005 05a 12e 048 000 1c0
0a7 000 1a7 083 005 040 185 003
126 078 000 0c0 095 000 006 04a
185 005 105 022 000 1e0 125 060
005 100 004 1f8 000 1a0 125 060
005 040 18b 1fd 000 120 198 14d
007 1fe 120 178 1f0 16f 124 100
12c 0e0 105 120 007 04a 180 003
00b 0c2 1cc 005 005 002 180 005
1f0 08f 180 0cd 11c 102 004 000
127 120 187 04b 1c5 003 104 102
187 006 007 002 106 100 106 0e0
105 004 084 00a 1f0 10f 1f0 0af
095 000 095 000 006 002 185 082
105 062 000 080 08a 106 0a7 000
1a7 083 00b 000 084 0c2 126 078
000 0a0 125 060 005 040 18b 00d
000 160 1e8 14d 1f0 02f 000 002
009 1f8 120 160 124 140 124 120
129 0e0 12a 0c0 12a 0a0 12b 080
12b 060 12c 040 12c 020 12d 000
12d 1e0 105 004 129 100 101 180
080 000 124 0e0 127 100 0f4 17a
007 04a 0a7 000 125 083 1c5 003
084 00a 000 1c0 12e 048 1f0 04f
124 0e0 080 002 0a7 000 1a5 083
005 040 084 1fa 000 0a0 1f0 0ef
125 0e0 124 100 1fe 04a 084 1fa
08c 05a 088 15a 00b 05a 185 00a
006 006 005 05a 185 005 000 140
095 000 186 005 005 006 105 022
000 020 0a7 000 1a7 083 005 100
00b 1f8 185 003 126 078 000 180
125 060 005 040 00c 1fe 000 100
018 1be 120 148 1f0 16f 124 0e0
12c 100 0f0 1c2 0a7 000 1a7 083
08c 002 00b 006 126 078 094 1c6
0a7 000 1a7 083 126 078 0f4 0ba
125 060 005 040 18b 1fd 000 080
1f0 16f 125 060 005 100 08c 00e
000 1e0 1f0 04f 125 0e0 124 100
1f2 04a 006 05a 085 05a 095 000
105 022 000 080 1f0 10f 149 00c
1f0 12f 125 060 005 040 084 1fa
000 1e0 12e 048 1f0 1ef 125 0e0
124 100 1f0 04a 08c 05a 00b 05a
185 00a 006 006 005 05a 185 005
000 0a0 095 000 005 1fe 186 005
105 022 000 180 0a7 000 1a7 083
005 100 185 003 126 078 000 100
125 060 005 040 00c 1fe 000 080
018 106 084 1fa 1f0 16f 006 000
007 080 0a7 1c3 110 172 1c8 103
187 1fb 0ac 173 006 1f8 118 063
007 000 127 003 0ac 173 006 000
026 1e3 11e 063 0ac 17b 0a7 000
1a5 083 005 038 000 1a0 1f0 04f
004 000 117 033 084 1e2 084 072
0a7 000 1a7 083 126 078 12b 0e0
194 005 12c 100 01c 006 085 002
005 002 000 0e0 005 002 000 180
120 150 104 002 10e 102 006 002
105 002 1f0 1cf 1ca 003 007 000
127 1e3 104 07b 006 000 026 003
187 00b 0ac 17b 056 07b 0ac 103
007 000 18c 073 004 000 197 033
084 1e2 084 07a 1f0 1cf 094 000
084 162 1f0 16f 125 060 005 040
18b 1fd 000 1c0 12e 0b8 1f0 10f
0a7 000 1a7 083 00b 006 00c 000
126 078 125 060 005 100 08c 00e
000 060 098 1c6 125 060 18b 1fd
005 040 000 1c0 198 105 1f0 18f
129 100 004 000 007 092 180 003
047 002 187 0fb 10e 003 18c 003
0a7 1e2 005 000 105 1e2 197 033
105 07a 005 002 000 0c0 0a7 1e2
007 048 187 00b 14e 17b 187 003
0ae 172 007 000 126 003 0d4 07b
120 07b 007 000 127 1a3 187 00b
12a 17b 0a7 1e2 007 000 1ac 173
1f0 0af 007 000 007 000 1f0 02f
103 002 00e 003 183 002 100 039
006 1fb 103 009 185 00a 016 103
080 000 00c 103 103 002 006 008
16a 05a 006 1f8 007 1fb 103 071
185 072 183 002 100 039 006 1fb
103 069 185 06a 016 103 080 000
146 002 1c6 002 105 00a 185 00a
014 06b 016 103 005 06b 080 000
107 002 1c7 002 187 00b 185 00a
18f 173 118 103 080 000 107 002
1c7 003 187 00b 11c 103 185 053

.bram_init 14
008 0de 000 026 1bb 047 096 046
00b 046 00a 046 009 046 008 126
007 0e6 006 0e6 00c 1de 000 06e
001 1de 000 026 003 1de 0bb 06e
003 026 000 1de 000 06e 000 026
000 1de 1ab 06f 1ed 027 000 1de
001 06e 013 026 002 1de 000 06e
003 026 0ad 1de 003 026 000 1de
000 06e 000 026 000 1de 035 06e
1df 027 001 1de 002 026 003 1de
000 06e 003 026 0a0 1de 000 1de
000 026 000 1de 001 06e 000 026
1d3 1df 003 026 00b 1de 00a 06e
004 026 000 1de 000 16e 1f9 06f
004 026 000 126 1fc 027 004 1de
001 16e 1f9 06f 000 126 039 026
1c3 127 1f4 027 00a 1de 008 06e
00a 126 00c 026 004 1de 005 06e
000 026 00a 1de 00a 06e 00b 026
009 1de 008 126 007 06e 006 1de
000 026 03d 1de 00c 06e 046 026
000 1de 000 126 000 06e 000 1de
003 026 071 1de 003 06e 000 026
000 1de 008 126 000 06e 045 1de
039 026 00b 1de 00a 06e 009 026
008 1de 007 126 006 06e 00c 1de
000 026 001 1de 000 1de 003 026
05e 06e 003 026 000 126 000 1de
000 126 000 026 04d 1de 1ed 1df
000 046 00b 1de 002 16e 000 126
003 066 051 106 003 06e 000 026
000 1de 000 1de 000 126 035 06e
1e0 027 000 1de 1db 1df 000 126
003 0c6 000 1de 003 126 000 06e
003 026 1f9 1df 000 06e 002 026
000 1de 054 06e 00b 026 1f4 1df
00c 126 000 06e 000 1de 000 026
003 1de 00a 026 008 1de 00a 06e
004 026 005 1de 030 026 003 1de
000 1de 000 126 008 126 000 0c6
05c 06e 1f8 026 00b 1de 00a 1de
009 026 008 1de 007 1de 006 0c6
00c 06e 000 026 001 1de 000 1de
003 0c6 01d 06e 003 026 000 1de
000 026 000 1de 000 06e 060 026
1ed 1df 002 1de 000 06e 003 16e
012 126 003 026 000 1de 000 16e
010 026 000 126 035 126 1e2 067
000 1de 000 106 003 0c6 000 026
000 1de 000 026 1d3 126 000 026
000 1de 001 126 001 006 1f5 027
008 1de 000 0c6 07b 026 1d2 1df
000 126 000 026 000 1de 064 0de
1f7 027 000 046 083 06e 1ca 027
002 046 000 046 08d 046 1be 046
1f8 047 002 046 000 046 002 046
000 046 000 046 000 046 003 046
004 126 000 026 1e4 126 003 126
000 126 000 046 008 126 000 1c6
1bb 06f 1ac 06e 007 026 006 026
005 126 004 0c6 008 026 000 1de
000 16e 00b 126 001 046 003 126
000 006 1d1 0c6 003 126 000 1c6
000 026 000 106 000 006 094 106
1ed 007 001 106 000 006 000 106
160 007 1e9 107 002 006 000 106
099 006 190 106 1f8 027 002 0ce
000 106 002 026 000 106 000 046
000 1de 003 106 004 026 000 026
1b6 1de 003 0c6 000 126 000 006
008 0c6 000 106 1bb 027 17e 026
007 106 006 066 005 1de 004 026
008 0de 000 026 000 126 00b 1c6
001 0de 003 126 000 026 1a3 0c6
003 126 000 0de 000 026 000 126
000 106 039 026 1ed 167 1ff 167
000 1c6 018 126 1ea 16f 000 0c6
002 0c6 000 006 0a0 0c6 162 16e
1f4 027 00a 1de 000 126 00a 026
000 106 000 0c6 000 026 003 1de
004 026 008 0c6 00c 026 005 126
186 1c6 003 0c6 000 026 000 066
008 046 000 046 1bb 107 14e 126
00b 046 00a 0de 009 126 008 026
007 066 006 16e 00c 026 000 16e
001 126 000 126 003 106 173 0c6
003 126 000 166 000 0c6 000 126
000 026 039 1de 1ed 027 000 1c6
01b 166 002 1c6 000 026 003 1de
166 0de 003 026 002 126 000 026
000 1de 000 0de 0ac 026 1e0 0df
000 046 000 026 00b 126 003 126
000 006 003 1c6 158 126 003 166
002 026 000 066 000 066 000 106
0b3 1c6 1d2 027 000 106 000 0c6
000 166 000 106 000 0c6 13e 1c6
1cc 027 1c0 1c7 000 066 003 047
000 026 002 0de 000 026 0f4 046
111 046 1f4 047 00a 046 000 006
00a 026 000 126 000 0c6 000 006
003 0c6 004 126 008 0c6 00c 006
136 16e 003 106 000 106 000 006
008 106 000 026 1bb 027 0fe 0de
00b 026 00a 046 009 0c6 008 106
007 126 00c 066 000 0c6 000 066
000 066 023 166 001 026 000 046
003 1de 121 006 003 106 000 06e
000 126 000 166 000 046 0fc 006
1eb 027 000 066 01b 1de 002 106
003 126 000 046 114 16e 003 106
000 046 000 026 000 0c6 000 106
100 006 1de 107 000 006 00b 026
003 0ce 003 106 000 026 107 1de
003 0de 000 106 000 06e 000 126
000 166 104 046 1d1 007 000 026
000 066 000 1de 000 106 1b0 127
000 046 002 0de 000 16e 11c 046
0c5 0ce 1ec 16f 014 046 000 16e
012 026 000 046 001 16e 000 046
003 16e 00d 046 010 16e 012 126
00c 026 0e9 046 003 126 000 1c6
000 0ce 000 16e 000 106 12b 026
0b1 046 009 046 008 16e 000 06e
004 046 00a 046 000 046 008 046
134 046 0a8 046 013 046 012 046
011 046 010 046 00f 046 00e 026
014 126 000 046 000 046 000 026
003 16e 000 046 000 026 003 126
0ca 026 002 106 002 0c6 003 006
000 1de 000 126 000 026 000 0c6
13a 006 1e8 027 000 126 1eb 1df
004 046 004 006 1ff 1df 004 146
000 026 14d 066 1e0 107 000 126
142 0c6 1d3 127 000 126 002 006
000 1de 148 166 07f 026 1b0 047
04a 126 000 0c6 04a 1c6 000 026
000 026 000 126 007 0c6 04d 126
048 0c6 04c 126 04c 126 04d 0c6
0a2 0c6 007 126 000 026 000 0c6
000 126 000 166 159 106 06a 0ce
01c 106 001 1ce 000 1de 007 1c6
096 0de 007 126 000 026 000 16e
000 166 000 126 15f 046 1f4 127
002 126 000 026 007 106 08b 026
007 1de 000 0c6 000 126 000 166
000 006 166 0de 1e9 127 040 126
00a 1c6 000 0de 16c 16e 04e 106
04f 046 04e 106 04d 0c6 04c 106
04b 1c6 04a 16e 049 106 050 126
000 026 000 046 024 106 003 026
000 026 007 1de 070 1c6 007 106
002 126 000 026 000 1de 000 1c6
172 046 1ce 0df 001 16e 000 106
013 046 004 106 000 1c6 007 106
003 026 061 126 007 1de 003 046
000 0de 000 126 000 0c6 000 0c6
179 126 1be 0c7 1ff 127 003 0c6
000 026 180 026 1b9 1c7 000 06e
000 026 000 166 008 106 000 126
03f 1c6 0a3 126 000 026 000 126
18a 026 1ae 127 000 1de 000 0de
008 026 1df 1c7 1c6 107 000 1c6
1f8 007 190 126 002 066 002 166
004 026 004 166 005 046 000 1de
009 16e 000 106 19e 026 000 126
1a3 046 000 1de 000 06e 1a1 066
020 126 003 026 000 1de 01c 106
000 026 1fc 126 03f 1de 0f1 106
010 026 000 126 000 1de 1f6 1c6
000 126 1f2 047 006 0de 007 106
005 006 004 126 003 166 002 046
000 166 13d 107 008 026 1ea 046
000 1de 1e8 046 1f2 0c7 1f0 127
00a 106 000 166 00a 006 008 1c6
00c 126 00c 026 00d 126 00d 026
000 126 02e 126 020 1de 000 0de
000 16e 006 06e 000 026 000 126
1a5 026 029 1de 00a 1c6 00f 16e
00e 106 00d 126 00c 166 00b 046
00a 0de 009 106 010 026 000 126
00a 1de 003 1c6 000 0de 003 046
01f 026 003 106 125 007 002 106
1a4 106 000 006 000 106 1be 006
000 106 1e8 007 000 106 1eb 007
000 106 000 026 007 006 1e7 026
007 0ce 000 106 000 106 000 1c6
1a9 166 1b0 06e 1dd 107 03f 006
002 126 1fa 1df 000 046 001 0de
1d7 107 1f4 1c7 00a 16e 008 106
00a 026 00c 126 004 1de 005 0de
000 106 00a 106 00a 1c6 00b 126
009 066 008 0c6 007 166 006 126
000 026 1d7 166 00c 026 196 1de
000 06e 000 026 000 126 000 026
003 1de 1c1 16e 003 106 000 026
000 126 008 126 000 046 1e3 1de
189 106 00b 026 00a 026 009 1de
008 1c6 007 046 006 0de 00c 106
000 006 001 1c6 000 16e 003 106
1ae 126 003 126 000 046 000 0c6
000 16e 000 106 1e8 046 1ed 1c7
000 106 00b 026 002 126 000 1de
003 0de 1a1 106 003 026 000 126
000 1de 000 0de 000 106 035 106
1e0 1c7 000 066 000 166 000 06e
04d 026 1dc 1df 002 0de 000 026
1ed 0de 160 106 0e4 027 000 126
11a 1de 000 046 000 0de 11b 107
08d 106 11c 1c6 118 066 11a 166
000 126 0eb 026 008 166 000 026
000 1de 005 06e 103 126 000 026
008 026 000 1de 000 16e 1f5 106
149 026 000 126 11b 047 000 1de
0dc 106 11b 026 11a 026 119 1de
118 1c6 11c 126 000 0de 008 16e
000 026 000 106 1fa 0c6 003 0c6
139 026 003 046 005 026 004 0c6
080 06e 00d 006 005 046 11f 06e
000 006 000 0c6 004 047 12e 16e
005 106 195 026 1e3 1df 004 0de
008 16e 00d 026 000 126 00e 166
004 16e 003 106 000 046 1a8 106
1eb 0c7 000 006 1a5 0c6 000 126
13d 027 1ee 1df 000 026 002 1de
000 046 009 127 117 1c6 1f8 027
002 126 000 0de 000 1c6 000 06e
003 006 002 1c6 000 06e 13f 006
003 126 000 046 000 0c6 008 046
000 126 1e3 0c6 107 16e 007 126
006 126 005 166 008 0de 000 16e
001 126 003 0de 000 106 12f 026
003 126 000 1de 000 046 000 0de
000 16e 035 106 1f0 127 000 126
172 046 1ee 107 000 026 100 126
1a1 1de 000 1c6 002 106 000 126
032 027 0ec 1de 1f4 1c7 00a 0de
000 006 000 16e 000 166 007 046
00a 106 008 026 114 0c6 007 0c6
000 106 000 06e 008 026 000 126
03a 067 0dc 126 00b 1de 00a 106
009 026 00c 126 000 0c6 001 026
000 046 007 06e 104 106 007 0c6
000 046 000 06e 000 106 1ab 127
1f1 047 002 006 041 16e 003 046
000 0de 03f 026 03e 127 002 0de
0c5 026 003 0c6 03f 106 04a 046
040 026 1e5 027 002 126 000 1c6
044 0cf 0bc 0c6 000 026 000 126
1d8 0c7 000 126 003 026 020 066
0e6 166 003 106 000 046 000 026
000 066 1bb 167 0af 1c6 027 0ce
028 006 000 106 03f 026 001 126
002 0c6 000 1c6 049 067 1f7 0cf
020 126 004 006 000 126 08e 126
000 146 000 1c6 059 0cf 1ef 127
000 006 020 126 004 1c6 065 067

.bram_init 15
086 03c 053 004 051 028 00e 001
008 009 040 009 048 009 090 009
098 009 0a0 009 011 008 006 004
050 025 061 000 059 008 00e 001
078 009 099 028 078 03e 086 03c
053 004 051 028 106 0ff 079 100
051 000 046 1c8 050 025 061 000
059 008 00e 001 078 009 041 028
078 03e 086 03c 053 004 051 028
106 0ff 051 000 1a6 148 050 025
061 000 059 008 00e 001 079 050
071 000 069 100 061 000 059 080
08e 120 0e6 0a8 026 028 166 1a8
002 1bc 079 0bc 071 0b8 106 0ff
102 1bc 079 13c 106 0ff 002 1bd
079 03c 106 0ff 053 004 051 028
106 0ff 011 008 042 009 062 089
022 089 002 109 0e2 189 0c2 009
041 080 066 122 040 009 008 009
048 009 090 009 098 009 0a0 009
053 004 051 028 011 008 006 001
049 02c 091 028 050 025 061 000
059 008 00e 001 078 009 099 028
078 03e 086 03c 053 004 051 028
00e 001 008 009 040 009 048 009
090 009 098 009 0a0 009 011 008
006 004 050 025 061 000 059 008
00e 001 078 009 0a1 028 078 03e
086 03c 053 004 051 028 106 0ff
079 100 086 1c8 050 025 061 000
059 008 00e 001 078 009 041 028
078 03e 086 03c 053 004 051 028
106 0ff 079 000 0ee 1a0 171 13c
06b 150 068 035 073 14c 079 0bc
002 0b9 106 0ff 079 100 086 13e
053 004 051 028 006 001 011 008
002 109 091 02c 050 049 061 000
059 008 042 009 062 089 022 089
0e2 189 0c2 009 00e 001 078 009
041 028 078 03e 086 03c 053 004
051 028 10e 080 008 009 040 009
048 009 090 009 098 009 0a0 009
011 008 006 004 050 049 061 000
059 008 00e 001 078 009 049 028
078 03e 086 03c 053 004 051 028
106 0ff 050 049 061 000 059 008
00e 001 078 009 0a1 028 078 03e
086 03c 053 004 051 028 106 0ff
060 021 070 025 0c6 130 069 024
059 020 051 04c 10e 080 069 000
091 0c8 041 020 049 024 1ae 048
026 034 053 004 051 028 106 0ff
07b 004 069 080 091 000 099 03c
106 0ff 053 004 051 028 106 0ff
086 102 053 004 051 028 106 080
011 008 0c2 009 041 02c 0a2 089
049 028 050 021 061 000 059 008
082 109 0e2 089 10e 080 078 009
091 028 078 03e 046 03c 053 004
051 028 10e 080 008 009 040 009
048 009 090 009 011 008 006 004
079 080 086 1a4 050 021 059 008
061 000 10e 080 078 009 059 028
078 03e 0a6 03c 053 004 051 028
106 0ff 059 000 061 048 051 048
10e 07f 106 0ff 086 102 053 004
051 028 106 080 011 008 0c2 009
041 02c 0a2 089 049 028 050 021
061 000 059 008 082 109 0e2 089
10e 080 078 009 091 028 078 03e
046 03c 053 004 051 028 10e 080
008 009 040 009 048 009 090 009
011 008 006 004 079 080 086 1a4
050 021 059 008 061 000 10e 080
078 009 059 028 078 03e 0a6 03c
053 004 051 028 106 0ff 059 180
051 048 10e 081 106 0ff 079 080
086 13e 053 004 051 028 106 080
011 008 042 009 041 02c 022 089
049 028 050 021 061 000 059 008
0e2 189 062 089 002 109 0c2 009
10e 080 078 009 099 028 078 03e
086 03c 053 004 051 028 10e 080
008 009 040 009 048 009 090 009
098 009 0a0 009 011 008 006 004
050 021 061 000 059 008 10e 080
078 009 0a1 028 078 03e 086 03c
053 004 051 028 106 0ff 079 100
046 1a4 050 021 061 000 059 008
10e 080 078 009 193 101 078 03e
086 03c 053 004 051 028 106 0ff
079 180 069 000 0c6 1a4 050 021
061 000 059 008 10e 080 078 009
16b 101 078 03e 0c6 03c 053 004
051 028 106 0ff 091 000 069 000
061 048 059 050 051 04c 10e 001
106 0ff 07b 001 071 080 002 13d
006 004 086 102 053 004 051 028
106 080 011 008 042 009 041 02c
022 089 049 028 050 021 061 000
059 008 0e2 189 062 089 002 109
10e 080 078 009 099 028 078 03e
066 03c 053 004 051 028 10e 080
008 009 040 009 048 009 090 009
098 009 011 008 006 004 079 080
091 000 0c6 1a4 050 021 061 000
059 008 10e 080 078 009 091 028
078 03e 086 03c 053 004 051 028
106 0ff 079 100 026 1a4 050 021
059 008 061 000 10e 080 078 009
059 028 078 03e 086 03c 053 004
051 028 106 0ff 079 180 0a6 1a4
050 021 059 008 061 000 10e 080
078 009 059 028 078 03e 0a6 03c
053 004 051 028 106 0ff 059 000
069 04c 061 000 051 048 00e 0ff
079 100 086 13e 053 004 051 028
106 080 011 008 002 109 091 02c
022 089 049 028 050 049 061 000
059 008 0c2 009 062 089 042 009
0e2 189 10e 080 078 009 0a1 028
078 03e 0a6 03c 053 004 051 028
10e 080 006 000 079 080 041 000
099 008 1c6 0be 053 004 059 000
051 028 10e 080 008 009 040 009
048 009 090 009 098 009 0a0 009
011 008 006 004 041 03c 179 120
07b 1c8 050 03d 061 000 059 008
10e 080 07b 04c 002 13c 078 009
078 03e 0a6 03c 053 004 059 020
051 028 106 0ff 079 0a0 1ee 1a4
070 10a 050 00a 069 120 061 188
059 050 10e 081 10e 028 053 004
051 028 106 0ff 079 100 086 13e
053 004 051 028 106 080 011 008
0c2 009 041 02c 0a2 089 049 028
050 021 061 000 059 008 022 089
0e2 089 082 109 062 189 042 009
10e 080 078 009 0a9 028 078 03e
0a6 03c 053 004 051 028 10e 080
006 000 050 021 061 000 059 008
10e 080 078 009 0a1 028 078 03e
086 03c 053 004 051 028 106 0ff
050 021 061 000 059 008 10e 080
078 009 099 028 078 03e 086 03c
053 004 051 028 106 0ff 059 000
1a6 12f 053 004 051 028 10e 080
008 009 040 009 048 009 090 009
098 009 0a0 009 0a8 009 011 008
006 004 091 180 026 124 050 021
061 000 059 008 10e 080 078 009
173 101 078 03e 086 03c 053 004
051 028 106 0ff 069 000 079 080
0a6 0a4 050 021 061 000 059 008
062 109 10e 080 068 009 070 009
079 028 068 036 086 034 053 004
051 028 106 0ff 069 1a8 1c6 0cb
053 004 051 028 106 0ff 071 080
079 038 069 04c 061 008 059 050
151 1d7 10e 081 186 028 053 004
051 028 106 0ff 061 050 059 04c
051 008 00e 0ff 106 0ff 053 004
011 008 051 028 0c2 009 0a2 089
082 109 062 189 042 009 0e2 089
10e 080 07b 004 091 03c 07b 004
099 03c 07b 004 041 000 0a1 03c
049 000 179 1a3 186 03c 159 023
051 048 10e 000 151 1a3 10e 081
006 028 059 020 051 050 10e 000
041 0a0 18e 0a0 040 009 008 009
048 009 090 009 098 009 0a0 009
053 004 051 028 011 008 106 000
051 04c 10e 000 106 0ff 011 008
0c2 009 041 028 0a2 089 0e2 089
082 109 062 189 042 009 022 089
049 02c 10e 081 106 020 07b 004
0a9 028 049 000 193 004 09b 004
0a1 03c 10e 081 046 122 008 009
040 009 048 009 090 009 098 009
0a0 009 0a8 009 011 008 006 004
07b 0a0 07b 1d4 060 03d 062 009
10e 081 060 009 069 048 146 120
069 04c 059 020 051 050 10e 000
041 0a0 106 0ff 079 080 10e 1a0
050 025 061 000 059 008 10e 000
078 009 078 03e 0a6 03c 053 004
051 028 10e 000 106 0ff 141 1ab
10e 081 14e 122 051 020 10e 081
106 0ff 011 008 042 009 062 089
022 089 002 109 0e2 189 0c2 009
041 080 066 122 040 009 008 009
048 009 090 009 098 009 0a0 009
053 004 051 028 011 008 106 000
049 02c 091 028 050 025 061 000
059 008 10e 000 078 009 099 028
078 03e 086 03c 053 004 051 028
10e 000 008 009 040 009 048 009
090 009 098 009 0a0 009 011 008
006 004 050 025 061 000 059 008
10e 000 078 009 0a1 028 078 03e
086 03c 053 004 051 028 106 0ff
079 100 086 1c8 050 025 061 000
059 008 10e 000 078 009 061 028
078 03e 0a6 03c 053 004 051 028
106 0ff 061 020 059 050 051 04c
10e 082 106 0ff 086 102 053 004
051 028 106 000 011 008 078 02d
022 089 14b 004 061 080 059 024
051 008 002 109 062 089 042 009
091 03c 00e 082 1e6 028 061 080
059 048 051 008 00e 082 041 028
0e6 028 053 004 059 048 051 028
10e 000 061 000 059 024 051 000
00e 082 008 009 040 009 048 009
090 009 011 008 006 004 060 009
053 004 059 048 051 028 062 009
10e 000 050 009 00e 081 069 008
061 000 059 008 051 008 00e 082
0e6 028 153 004 051 028 10e 000
051 008 00e 082 106 0ff 060 009
026 030 059 008 051 020 10e 082
078 009 043 1a0 051 020 00e 001
106 0ff 051 020 00e 001 053 004
051 028 106 0ff 079 080 086 13e
153 004 051 028 106 000 011 008
0c2 009 041 02c 050 021 061 000
059 008 0a2 089 0e2 089 10e 000
078 009 049 028 078 03e 026 03c
053 004 051 028 10e 000 008 009
040 009 048 009 011 008 006 004
050 021 059 008 061 000 10e 000
078 009 059 028 078 03e 086 03c
053 004 051 028 106 0ff 051 024
10e 002 106 0ff 05b 020 053 000
006 081 079 080 086 13e 153 004
051 028 106 000 011 008 042 009
041 02c 050 021 061 000 059 008
022 089 062 089 10e 000 078 009
049 028 078 03e 026 03c 153 004
051 028 10e 000 008 009 040 009
048 009 011 008 006 004 050 021
061 000 059 008 10e 000 078 009
078 03e 086 03c 053 004 051 028
106 0ff 062 109 10e 082 158 00a
153 004 161 1a7 051 028 062 189
10e 000 058 009 151 1a7 10e 082
10e 082 106 0ff 086 102 153 004
051 028 106 000 079 02c 050 03d
011 008 061 000 059 008 0e2 089
10e 000 078 009 078 03e 0e6 03c
053 004 051 028 10e 000 008 009
011 008 006 004 151 1ab 079 180
186 13f 153 004 051 028 106 0ff
069 000 061 008 059 000 10e 082
186 028 153 004 051 028 106 0ff
061 000 059 000 051 008 00e 0ff

.bram_init 16
00f 000 00f 000 00f 000 010 000
011 000 011 000 012 000 013 000
013 000 013 000 005 000 010 000
000 000 105 000 002 001 125 000
03e 001 13e 000 155 000 06e 001
07e 001 155 000 09e 001 0ae 001
0be 001 0ce 001 0de 001 0ee 001
0fe 001 10f 001 11f 001 12f 001
13f 001 14f 001 15f 001 16f 001
17f 001 18f 001 19f 001 1af 001
1bf 001 1cf 001 1df 001 1ef 001
1ff 001 01c 000 048 000 070 000
000 000 000 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 11f 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 17
03f 1b0 03f 1b8 03f 1d0 03f 180
032 080 071 100 012 050 013 008
010 078 000 000 04d 020 056 130
000 000 1a8 02c 018 07a 054 02a
094 072 129 094 0f9 0aa 195 0d4
1d9 0f4 094 07a 05a 135 09a 155
0da 175 11b 195 15b 1b5 19b 1d5
1db 1f5 01c 016 05c 036 09c 056
0dc 076 11d 096 15d 0b6 19d 0d6
1dd 0f6 01e 117 05e 137 09e 157
0de 177 11f 197 15f 1b7 19f 1d7
1df 1f7 030 028 0e0 080 161 0c0
001 000 000 000 01c 000 01c 000
01c 000 000 000 001 000 002 000
003 000 004 000 005 000 006 000
007 000 008 000 009 000 00a 000
00b 000 00c 000 00d 000 00e 000
00f 000 010 000 011 000 012 000
013 000 014 000 015 000 016 000
017 000 018 000 019 000 01a 000
01b 000 0e3 000 1f2 003 1f2 003
000 000 03d 002 1f3 003 1f4 003
000 000 0d1 000 1f5 003 1f6 003
000 000 0ea 000 1f8 003 1f8 003
000 000 0de 000 1fb 003 1fc 003
000 000 0d2 000 1fd 003 1fe 003
000 000 122 000 02e 004 02e 004
000 000 14c 000 030 004 031 004
000 000 141 000 032 004 033 004
000 000 110 000 034 004 035 004
000 000 0f9 000 036 004 037 004
000 000 136 000 038 004 039 004
000 000 0f6 000 03a 004 03b 004
000 000 068 000 042 004 042 004
000 000 160 000 044 004 044 004
000 000 161 000 045 004 045 004
000 000 1ac 000 06b 004 06c 004
000 000 1a1 000 06e 004 06e 004
000 000 185 000 070 004 070 004
000 000 174 000 071 004 072 004
000 000 13e 002 073 004 074 004
000 000 1df 000 084 004 086 004
000 000 1cd 000 087 004 088 004
000 000 1bc 000 08a 004 08b 004
000 000 1f6 000 098 004 099 004
000 000 1ea 000 09a 004 09b 004
000 000 1e9 000 09d 004 09e 004
000 000 18c 003 09e 004 09f 004
000 000 000 018 1ca 001 1c8 001
000 000 0f9 004 10c 002 10c 002
000 000 000 000 000 000 1c6 19d
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 18
119 0ac 19d 0ed 15b 12c 01b 144
19c 00c 01b 004 059 04e 0d9 0ce
142 1c1 000 020 012 004 0d8 02e
118 00d 1d8 00d 1da 1cc 119 0ac
01b 124 148 009 002 120 0d8 12e
014 18a 111 02d 01a 0a4 15e 104
01b 18f 000 000 1dc 08d 108 10d
118 18e 01b 004 009 086 01e 104
01d 184 0d8 00e 008 085 09e 106
002 180 1dc 00d 188 08e 19a 10c
059 18c 119 00c 01d 084 009 106
01e 184 15e 024 01e 124 15b 08e
088 1cc 00c 00f 00c 00f 000 000
04d 00e 000 000 05b 00d 118 00d
19a 00d 0c9 00e 054 009 05b 00c
008 008 009 006 19e 005 002 000
11a 00e 19a 00d 114 008 013 004
0c8 00e 1dd 00e 019 004 11b 00e
19b 005 000 000 11a 00e 19a 00d
114 008 013 004 008 00d 1d9 00e
019 004 11b 10e 19b 005 000 100
11a 00e 05b 10d 1db 10c 091 10a
008 008 009 106 19e 105 002 180
15b 00e 000 180 15b 08e 11b 10d
09a 008 000 080 15b 10e 11b 00d
09a 008 000 000 15b 18e 11b 08d
09a 008 000 100 008 086 11b 18d
00c 04f 01b 18f 000 080 10d 008
153 04d 09a 10e 000 080 012 009
058 04b 191 086 000 080 000 000
000 040 000 000 000 080 000 000
000 040 000 000 000 080 000 000
000 040 000 100 000 080 000 000
000 040 000 000 000 000 000 180
000 020 000 080 000 080 000 180
000 020 000 080 000 080 000 180
000 020 000 180 000 180 000 080
000 080 000 180 000 000 000 180
000 080 000 100 000 000 000 180
000 080 000 000 000 180 000 100
000 080 000 000 000 100 000 080
000 080 000 100 000 180 000 000
000 060 000 100 000 080 000 100
000 060 000 080 000 180 000 100
000 060 000 100 000 080 008 004
008 0a4 00a 085 00a 104 008 104
008 0a4 008 104 008 084 004 002
004 0a2 004 082 004 182 101 100
101 0a0 001 002 004 002 050 008
050 008 040 080 040 000 040 180
040 000 040 040 004 022 090 088
090 008 080 000 080 000 080 000
080 000 080 000 004 002 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 1c1 00e 183 01d 042 013
1db 000 01a 00e 058 01d 199 013
1b6 001 077 00f 035 01c 1f4 012
06d 001 1ac 00f 1ee 01c 02f 012
16d 003 0ac 00d 0ee 01e 12f 010
0b6 003 177 00d 135 01e 0f4 010
0db 002 11a 00c 158 01f 099 011
100 002 0c1 00c 083 01f 142 011
0db 007 11a 009 158 01a 099 014
100 007 0c1 009 083 01a 142 014
16d 006 0ac 008 0ee 01b 12f 015
0b6 006 177 008 135 01b 0f4 015
1b6 004 077 00a 035 019 1f4 017
06d 004 1ac 00a 1ee 019 02f 017
000 005 1c1 00b 183 018 042 016
1db 005 01a 00b 058 018 199 016
1b7 00e 076 000 034 013 1f5 01d
06c 00e 1ad 000 1ef 013 02e 01d
001 00f 1c0 001 182 012 043 01c
1da 00f 01b 001 059 012 198 01c
0da 00d 11b 003 159 010 098 01e
101 00d 0c0 003 082 010 143 01e
16c 00c 0ad 002 0ef 011 12e 01f
0b7 00c 176 002 134 011 0f5 01f
16c 009 0ad 007 0ef 014 12e 01a
0b7 009 176 007 134 014 0f5 01a
0da 008 11b 006 159 015 098 01b
101 008 0c0 006 082 015 143 01b
001 00a 1c0 004 182 017 043 019
1da 00a 01b 004 059 017 198 019
1b7 00b 076 005 034 016 1f5 018
06c 00b 1ad 005 1ef 016 02e 018
16e 01d 0af 013 0ed 000 12c 00e
0b5 01d 174 013 136 000 0f7 00e
0d8 01c 119 012 15b 001 09a 00f
103 01c 0c2 012 080 001 141 00f
003 01e 1c2 010 180 003 041 00d
1d8 01e 019 010 05b 003 19a 00d
1b5 01f 074 011 036 002 1f7 00c
06e 01f 1af 011 1ed 002 02c 00c
1b5 01a 074 014 036 007 1f7 009
06e 01a 1af 014 1ed 007 02c 009
003 01b 1c2 015 180 006 041 008
1d8 01b 019 015 05b 006 19a 008
0d8 019 119 017 15b 004 09a 00a
103 019 0c2 017 080 004 141 00a
16e 018 0af 016 0ed 005 12c 00b
0b5 018 174 016 136 005 0f7 00b
0d9 013 118 01d 15a 00e 09b 000
102 013 0c3 01d 081 00e 140 000
16f 012 0ae 01c 0ec 00f 12d 001
0b4 012 175 01c 137 00f 0f6 001
1b4 010 075 01e 037 00d 1f6 003
06f 010 1ae 01e 1ec 00d 02d 003
002 011 1c3 01f 181 00c 040 002
1d9 011 018 01f 05a 00c 19b 002
002 014 1c3 01a 181 009 040 007
1d9 014 018 01a 05a 009 19b 007
1b4 015 075 01b 037 008 1f6 006
06f 015 1ae 01b 1ec 008 02d 006
16f 017 0ae 019 0ec 00a 12d 004
0b4 017 175 019 137 00a 0f6 004
0d9 016 118 018 15a 00b 09b 005
102 016 0c3 018 081 00b 140 005
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 03f 000 038 000 038 000
039 000 03a 000 03b 000 03b 000
031 000 039 000 03d 000 03c 000
03e 000 035 000 028 000 029 000
064 000 03b 000 03e 000 034 000
02e 000 0c4 004 02f 000 028 000
02e 000 164 004 140 004 158 004
155 004 158 004 155 004 157 004
144 004 14d 004 147 004 14f 004
157 004 155 004 159 004 154 004
159 004 159 004 156 004 154 004
15a 004 146 004 162 004 163 004
160 004 037 000 0f0 000 0f0 000
0f1 000 0e6 000 0ed 000 0f1 000
08a 004 02c 000 099 004 0c8 004
092 004 086 004 086 004 02c 000
028 000 000 000 180 003 1a8 003
1c0 003 1c4 003 1c8 003 1cc 003
1d0 003 1d4 003 1d6 003 1d6 003
1d7 003 1d7 003 182 000 003 000
1ee 003 1f2 003 1f2 003 1f6 003
1fe 003 1fa 003 1fe 003 182 000
182 000 182 000 001 000 1ee 003
1ef 003 000 000 1f4 003 1f8 003
1f9 003 1fb 003 000 000 053 004
04c 004 084 000 000 000 134 004
10c 005 118 005 119 005 11d 005
120 005 140 005 1d0 01f 000 000
0c6 000 0c5 000 0c1 000 000 000
040 000 04c 000 04e 000 052 000
05e 000 060 000 090 000 060 000
061 000 061 000 061 000 062 000
062 000 063 000 064 000 064 000
065 000 065 000 066 000 08f 000
067 000 088 000 068 000 068 000
069 000 069 000 069 000 06a 000
06b 000 06b 000 06b 000 06c 000
06c 000 06d 000 06e 000 06e 000
06f 000 06f 000 070 000 070 000
071 000 071 000 072 000 072 000
072 000 044 000 000 000 077 000
07c 000 07c 000 07d 000 04a 000
044 000 002 000 08e 000 08f 000
08f 000 090 000 091 000 094 000
060 000 095 000 062 000 063 000
064 000 097 000 097 000 098 000
065 000 099 000 099 000 065 000
118 005 09b 000 067 000 09c 000
09c 000 067 000 09d 000 09e 000
09e 000 119 005 09f 000 0a0 000
06a 000 0a1 000 0a1 000 091 000
06c 000 0a3 000 0a3 000 0a4 000
0de 000 0ff 000 0ff 000 001 000
0e2 000 0e2 000 0c4 000 000 000
0e8 000 0c2 000 000 000 0e3 000
0f6 000 0fc 000 0fe 000 0fd 000

.bram_init 19
161 0b9 02c 090 061 031 020 1ba
170 132 06f 0b9 066 0b9 020 0ba
074 117 000 000 053 0a8 046 0b6
068 190 06b 190 06e 0b3 075 0b9
020 1ba 025 032 048 13d 045 0b9
065 190 049 110 161 039 040 018
030 01c 000 000 045 139 072 01d
16f 0b1 169 137 030 0bc 038 036
16e 037 065 0b9 065 032 025 018
178 114 045 139 072 01d 065 0b9
079 110 069 0b6 120 030 030 0bc
038 036 028 018 030 019 073 1b4
06c 032 065 010 025 118 029 005
077 099 036 01a 10a 124 174 0b4
069 0bd 067 090 120 029 020 023
073 034 030 0bc 038 036 02e 117
153 0bb 063 0b4 067 190 152 0a0
174 037 06f 033 061 0b9 163 137
172 037 00a 000 153 0bb 063 0b4
067 190 152 0a0 174 037 061 039
061 0b9 163 137 172 037 00a 000
049 0b7 169 030 17a 134 120 029
141 026 030 0bc 038 036 02e 117
025 036 042 000 025 036 12e 012
175 0a5 000 000 025 036 12e 012
175 0a6 000 000 025 036 12e 012
175 0a3 000 000 125 039 178 012
178 016 025 036 020 000 073 0a6
164 0a9 16b 1b2 06f 005 07a 09b
147 19b 144 024 06f 005 188 014
1c0 015 14c 015 1e0 015 0b8 016
194 015 1d0 014 018 015 09c 015
1d0 014 05c 016 1d0 014 1d0 014
16c 016 0dc 016 16c 016 1d0 014
1d0 014 1d0 014 1d0 014 1d0 014
1d0 014 1d0 014 128 014 1d4 046
010 000 1d8 046 00e 000 1dc 046
006 000 1e0 046 002 000 1e4 046
001 000 1e8 046 085 000 1ec 046
010 000 1f0 046 00e 000 1f4 046
006 000 1f8 046 002 000 1fc 046
001 000 000 047 085 000 004 047
001 000 008 047 00f 000 00c 047
089 000 010 047 085 000 014 047
087 000 018 047 088 000 000 010
020 010 020 010 028 014 020 010
020 010 020 010 020 010 020 044
010 008 010 008 010 008 010 002
004 002 004 002 010 008 010 088
141 0a0 101 080 101 080 101 080
101 080 101 080 010 008 010 108
042 121 002 101 002 101 002 101
002 101 002 101 010 008 020 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
0b0 01b 0cc 01b 0cc 01b 0c0 01b
0cc 01b 0cc 01b 0cc 01b 0e8 01b
0cc 01b 0cc 01b 0cc 01b 0ac 01b
0cc 01b 0b8 01b 0cc 01b 0cc 01b
09c 01b 03c 01c 0d8 01c 058 01d
058 01d 058 01d 058 01d 0d8 01c
058 01d 058 01d 058 01d 058 01d
058 01d 09c 01d 040 01d 058 01d
058 01d 054 01c 058 01d 1e0 01c
000 000 021 008 042 010 063 018
084 020 0a5 028 0c6 030 0e7 038
108 040 129 048 14a 050 16b 058
18c 060 1ad 068 1ce 070 1ef 078
031 009 010 001 073 019 052 011
0b5 029 094 021 0f7 039 0d6 031
139 049 118 041 17b 059 15a 051
1bd 069 19c 061 1ff 079 1de 071
062 012 043 01a 020 002 001 00a
0e6 032 0c7 03a 0a4 022 085 02a
16a 052 14b 05a 128 042 109 04a
1ee 072 1cf 07a 1ac 062 18d 06a
053 01b 072 013 011 00b 030 003
0d7 03b 0f6 033 095 02b 0b4 023
15b 05b 17a 053 119 04b 138 043
1df 07b 1fe 073 19d 06b 1bc 063
0c4 024 0e5 02c 086 034 0a7 03c
040 004 061 00c 002 014 023 01c
1cc 064 1ed 06c 18e 074 1af 07c
148 044 169 04c 10a 054 12b 05c
0f5 02d 0d4 025 0b7 03d 096 035
071 00d 050 005 033 01d 012 015
1fd 06d 1dc 065 1bf 07d 19e 075
179 04d 158 045 13b 05d 11a 055
0a6 036 087 03e 0e4 026 0c5 02e
022 016 003 01e 060 006 041 00e
1ae 076 18f 07e 1ec 066 1cd 06e
12a 056 10b 05e 168 046 149 04e
097 03f 0b6 037 0d5 02f 0f4 027
013 01f 032 017 051 00f 070 007
19f 07f 1be 077 1dd 06f 1fc 067
11b 05f 13a 057 159 04f 178 047
188 048 1a9 040 1ca 058 1eb 050
10c 068 12d 060 14e 078 16f 070
080 008 0a1 000 0c2 018 0e3 010
004 028 025 020 046 038 067 030
1b9 041 198 049 1fb 051 1da 059
13d 061 11c 069 17f 071 15e 079
0b1 001 090 009 0f3 011 0d2 019
035 021 014 029 077 031 056 039
1ea 05a 1cb 052 1a8 04a 189 042
16e 07a 14f 072 12c 06a 10d 062
0e2 01a 0c3 012 0a0 00a 081 002
066 03a 047 032 024 02a 005 022
1db 053 1fa 05b 199 043 1b8 04b
15f 073 17e 07b 11d 063 13c 06b
0d3 013 0f2 01b 091 003 0b0 00b
057 033 076 03b 015 023 034 02b
14c 06c 16d 064 10e 07c 12f 074
1c8 04c 1e9 044 18a 05c 1ab 054
044 02c 065 024 006 03c 027 034
0c0 00c 0e1 004 082 01c 0a3 014
17d 065 15c 06d 13f 075 11e 07d
1f9 045 1d8 04d 1bb 055 19a 05d
075 025 054 02d 037 035 016 03d
0f1 005 0d0 00d 0b3 015 092 01d
12e 07e 10f 076 16c 06e 14d 066
1aa 05e 18b 056 1e8 04e 1c9 046
026 03e 007 036 064 02e 045 026
0a2 01e 083 016 0e0 00e 0c1 006
11f 077 13e 07f 15d 067 17c 06f
19b 057 1ba 05f 1d9 047 1f8 04f
017 037 036 03f 055 027 074 02f
093 017 0b2 01f 0d1 007 0f0 00f
000 000 096 198 12c 130 1ba 0a8
019 0e2 08f 17a 135 1d2 1a3 04a
032 1c4 0a4 05c 11e 0f4 188 16c
02b 126 0bd 0be 107 016 191 18e
064 188 0f2 010 148 0b8 1de 120
07d 16a 0eb 0f2 151 05a 1c7 1c2
056 04c 0c0 1d4 17a 17c 1ec 0e4
04f 0ae 0d9 136 163 19e 1f5 006
0c8 110 05e 088 1e4 020 172 1b8
0d1 1f2 047 06a 1fd 0c2 16b 15a
0fa 0d4 06c 14c 1d6 1e4 140 07c
0e3 036 075 1ae 1cf 106 159 09e
0ac 098 03a 100 180 1a8 116 030
0b5 07a 023 1e2 199 14a 10f 0d2
09e 15c 008 0c4 1b2 06c 124 1f4
087 1be 011 026 1ab 08e 13d 116
190 020 106 1b8 0bc 110 02a 088
189 0c2 11f 15a 0a5 1f2 033 06a
1a2 1e4 134 07c 08e 0d4 018 14c
1bb 106 12d 09e 097 036 001 1ae
1f4 1a8 162 030 0d8 098 04e 100
1ed 14a 17b 0d2 0c1 07a 057 1e2
1c6 06c 150 1f4 0ea 15c 07c 0c4
1df 08e 149 116 0f3 1be 065 026
158 130 1ce 0a8 074 000 0e2 198
141 1d2 1d7 04a 06d 0e2 0fb 17a
16a 0f4 1fc 16c 046 1c4 0d0 05c
173 016 1e5 18e 05f 126 0c9 0be
13c 0b8 1aa 120 010 188 086 010
125 05a 1b3 1c2 009 16a 09f 0f2
10e 17c 198 0e4 022 04c 0b4 1d4
117 19e 181 006 03b 0ae 0ad 136
120 041 1b6 1d9 00c 171 09a 0e9
139 0a3 1af 13b 015 193 083 00b
112 185 184 01d 03e 0b5 0a8 12d
10b 167 19d 0ff 027 057 0b1 1cf
144 1c9 1d2 051 068 0f9 0fe 161
15d 12b 1cb 0b3 071 01b 0e7 183
176 00d 1e0 195 05a 13d 0cc 0a5
16f 0ef 1f9 177 043 1df 0d5 047
1e8 151 17e 0c9 0c4 061 052 1f9
1f1 1b3 167 02b 0dd 083 04b 11b
1da 095 14c 10d 0f6 1a5 060 03d
1c3 077 155 1ef 0ef 147 079 0df
18c 0d9 11a 141 0a0 1e9 036 071
195 03b 103 1a3 0b9 10b 02f 093
1be 11d 128 085 092 02d 004 1b5
1a7 1ff 131 067 08b 0cf 01d 157
0b0 061 026 1f9 19c 151 10a 0c9
0a9 083 03f 11b 185 1b3 113 02b
082 1a5 014 03d 1ae 095 138 10d
09b 147 00d 0df 1b7 077 121 1ef
0d4 1e9 042 071 1f8 0d9 16e 141
0cd 10b 05b 093 1e1 03b 177 1a3
0e6 02d 070 1b5 1ca 11d 15c 085
0ff 0cf 069 157 1d3 1ff 145 067
078 171 0ee 0e9 154 041 1c2 1d9
061 193 0f7 00b 14d 0a3 1db 13b
04a 0b5 0dc 12d 166 185 1f0 01d
053 057 0c5 1cf 17f 167 1e9 0ff
01c 0f9 08a 161 130 1c9 1a6 051
005 01b 093 183 129 12b 1bf 0b3
02e 13d 0b8 0a5 102 00d 194 195
037 1df 0a1 047 11b 0ef 18d 177
0c4 02c 0dc 02c 0f4 02c 0fc 02c
104 02c 10c 02c 114 02c 11c 02c
124 02c 0c7 000 0e9 100 0e4 000
0e5 180 0ea 180 0e8 180 0ee 000
0c4 080 0c9 100 0c6 000 0f6 100
0fb 080 0ff 100 0dc 100 0a3 080
0a7 110 0e1 080 0f3 100 0f1 080
0aa 100 0bf 000 0ac 080 0bc 080
0ab 180 191 112 193 112 124 092
162 112 155 192 151 192 15d 012
15b 012 114 012 12c 012 100 012
15e 192 15a 012 169 112 160 012
16c 192 168 012 165 092 158 112
153 192 16a 012 10c 012 184 012
190 012 1b1 181 193 001 1a3 181
0b5 000 1a6 001 1a9 001 01e 111
1b5 081 061 091 065 011 120 091
0f7 000 0b0 080 0b7 100 07f 110
1a0 012 17d 08e 063 016 196 000
15a 000 008 003 006 003 008 003
008 003 006 083 007 080 152 18f
154 08f 156 18f 160 00f 170 10f
1ba 18f 1c8 08f 1ca 18f 1da 18f
1f8 08f 1ea 18f 1fa 18f 180 00f
190 00f 1a0 00f 1b0 00f 1b8 08f
1b2 00f 1cc 08f 1c3 00f 002 003
002 083 001 000 1f3 08f 1fc 10f
001 100 170 010 184 090 183 010
11a 002 02f 002 102 180 106 080
102 000 164 000 026 084 11a 001
061 100 0e0 180 0f8 180 0ff 080
178 000 130 100 106 080 110 100
12e 080 106 000 04d 180 181 100
182 000 184 100 187 180 189 100
18b 180 18d 100 18f 000 191 080
193 000 1f6 100 197 000 198 080
19b 000 19d 000 19f 000 1a0 100
1a2 000 1a4 100 1a7 180 1a9 100
1ab 000 1ac 100 1af 180 1b1 100
1b3 180 1b5 080 1b7 000 1b8 100
1bb 000 1bc 100 1f7 000 1c1 100
1c3 000 1c5 000 1c7 000 1c7 100
1cb 100 1cd 000 1dd 080 18e 100
112 180 003 080 1f4 000 1f8 000
022 101 03a 081 065 196 03b 081
066 196 040 081 041 101 10a 180
040 080 186 080 189 100 058 181
05a 001 05c 081 05e 181 193 080
062 001 064 081 066 181 197 100
06a 101 06c 081 06e 001 070 081
19d 180 074 181 076 181 078 081
07a 181 07c 001 07e 181 1a6 080
082 081 084 081 086 181 1ae 000
1b1 100 045 081 08e 181 090 081
1b7 180 003 080 1fe 181 1ac 001
186 001 189 101 1b1 081 1c2 101
1a3 181 1c4 001 1cc 181 18c 101
18f 001 118 100 00a 080 1f3 001

.bram_init 20
1c9 0f2 195 0ce 1b9 0e6 000 000
135 040 080 040 0c0 0f0 0c0 060
0c0 060 1e0 064 0c0 060 14c 0a4
081 040 080 040 0c5 060 0c0 060
080 060 0c0 060 028 0a6 119 098
121 040 1e0 060 0c0 060 0c0 040
0e1 060 0c0 060 134 082 17d 0a4
081 040 0d1 060 0c0 060 080 060
0c0 060 0c0 040 14d 0a4 080 040
080 060 0c1 060 0c0 060 0c0 0f0
0c0 060 000 000 1b5 0be 1a5 0e8
0f0 0c2 1c9 0ca 0f9 040 185 0d8
0f9 040 1bd 0ea 175 040 1a5 0f4
001 000 18d 0de 195 0c6 18c 0de
1d1 000 18d 0de 195 0c6 1cc 0d2
001 000 1b5 0be 1c1 0f2 190 0e6
080 078 18d 07c 18d 0de 1d1 0ba
000 000 18d 0de 195 0c6 190 0ca
1a5 0dc 1a5 0de 184 0c8 195 0e6
000 000 18d 0de 195 0c6 1cc 0de
18d 0ca 191 0c8 1cd 0e6 000 000
1b5 0be 1c1 040 191 0c8 0f8 040
191 0c8 0f8 040 1bd 0ea 0f9 000
18d 0de 195 0c6 184 0c8 0c5 000
18d 0de 195 0c6 184 0c8 0c9 000
199 0cc 195 0dc 1b4 0ca 1c9 0f2
1bd 0dc 1b9 0e8 184 0c8 0c5 074
1e0 04a 1b0 0f0 18c 0de 195 0dc
080 060 0c0 070 184 0c8 0c9 074
1e0 04a 1b0 0f0 18c 0de 195 0dc
080 060 0c0 070 000 000 1b5 0be
1c1 040 1b9 0d2 195 0c8 1cc 0c2
081 0c6 1d1 0ca 0b9 000 1b5 0be
1c1 040 1b9 0d2 195 0c8 190 0d2
195 0e4 1d1 040 1b9 0e8 1d1 05c
000 000 1b5 0be 185 0c8 184 0c8
195 0e6 080 0b6 1b9 0ce 175 000
1b9 0c6 1c9 0ca 081 0d8 19d 0e8
000 000 1b5 0be 1cd 0e8 184 0c8
0f9 040 1b4 0c2 1a5 0f4 174 000
1b5 0be 195 0ca 0f0 0c2 1c9 07c
1cc 0d2 0f9 040 1c8 0ca 1bd 0dc
0f9 0ba 0f1 0e4 191 0de 174 000
18d 0de 195 0c6 1c8 0ca 1bd 0dc
081 0ec 1d5 0ca 000 000 18d 0de
195 0c6 1c8 0c2 1bd 0da 185 0d8
001 000 1b5 0be 1c1 000 1b5 0e0
195 040 1b5 0de 081 0c6 1d1 0ca
001 000 1b5 0be 195 0ca 000 000
1cd 0e8 195 0da 1e5 040 195 0ca
000 000 1b5 0be 1cd 0e8 000 000
1cd 0e8 195 0da 1e5 040 18d 0ca
001 000 1b5 0be 1c1 0f2 000 000
1c1 0f2 191 0c8 1cd 0e6 1c1 0c2
001 000 1b5 0be 1a5 0e8 000 000
1a5 0e8 184 0c8 195 0e6 1cc 0e0
195 000 1b5 0be 185 0c8 000 000
185 0c8 191 0c8 1cd 0e6 1c1 0c2
001 000 1b5 0be 1cd 0e8 000 000
1cd 0e8 1d9 0c2 185 0c4 081 0da
1bd 0e4 1c8 0ca 1bd 0dc 000 000
1bd 0e8 184 0c8 195 0e6 080 0b6
174 040 0c9 0ba 1c9 066 000 000
18d 0de 195 0c6 1c8 062 000 000
18d 0de 195 0c6 1c8 064 000 000
18d 0de 195 0c6 1c8 066 000 000
1c9 0d2 189 0de 001 000 1bd 0e8
1c9 0de 14c 0ca 185 0d8 14c 08c
000 000 189 0de 001 000 189 0de
001 000 1bd 0e8 000 000 1bd 0e8
1c9 0de 134 0ca 1c9 0f2 000 000
18c 0be 1a5 0e8 0f0 0e6 1d9 0ca
191 0e4 1a5 0e8 0f0 0c2 1c9 07c
184 0c8 17d 0e6 195 07c 0f1 0c8
185 07c 0b8 05c 001 000 18d 0de
195 0c6 1d8 0c2 195 040 081 0e0
185 0da 195 0e4 191 0c8 000 000
1e1 040 1d1 0c2 195 0dc 1a1 040
081 04a 001 000 18d 0de 195 0c6
1d8 0c2 195 040 081 0e0 185 0da
195 0e4 190 000 1c9 0de 190 0ea
1b9 0ce 0c9 086 1c9 0d2 001 000
18c 0be 185 0c8 1cc 0d8 195 0c2
1c9 06e 1d1 07c 184 0c8 0f9 040
195 0dc 16c 078 1b9 0c8 1d1 0de
174 040 184 0c8 17d 0e6 195 07c
000 000 18d 0de 195 0c6 1cc 0d8
195 040 191 0e4 1cd 000 18d 0de
195 0c6 1b4 0ca 1c9 0f2 191 0c8
1cd 0e6 000 000 18d 0de 195 0c6
190 0c2 081 0d8 19d 0e8 000 000
1e1 040 1d1 0c2 1bd 0ea 081 0d2
094 0f4 000 000 18d 0de 195 0c6
1cc 0ca 17d 0e6 1c1 040 1b1 0ea
000 000 18d 0de 195 0c6 184 0c8
17d 0e6 195 040 1b1 0ea 000 000
191 0e4 1a5 0f4 1b8 0ca 1cd 040
081 0c4 188 0ca 195 0ca 0c4 040
191 040 000 000 1c9 0de 190 0ea
1b9 0ce 0c9 086 195 0c2 000 000
080 040 080 060 0c4 040 080 040
080 068 0d4 040 080 040 080 070
0e4 040 081 040 080 0c6 190 040
081 040 000 000 1e0 04a 1e0 074
000 000 0c0 064 000 000 0b4 000
000 000 1cd 04a 080 04a 094 0e6
000 000 18d 0de 195 0c6 190 0ca
18d 0ca 1b9 0c8 001 000 18c 0be
1d9 000 1cd 0e8 195 0e8 0c9 086
1bd 0dc 1bd 0d8 1c9 050 000 000
18c 0be 185 0dc 000 000 185 0dc
1bd 0e4 0c9 086 1b1 0c2 1cd 000
18c 0be 185 0c8 000 000 185 0c8
1d9 0ca 124 064 000 000 18c 0be
1a5 0e8 000 000 1a5 0e8 1bc 0ec
081 092 001 000 18c 0be 1cd 0ca
000 000 1cd 0ca 124 064 1b0 0d2
081 0e6 1d1 0ca 000 000 185 0e6
1dd 0e4 195 040 199 0cc 1d1 07c
1b4 0ca 185 0c8 0f9 040 1bd 0ea
081 050 1d1 0ca 174 000 18d 0de
195 0c6 1bc 0cc 195 0e8 000 000
18d 0de 195 0c6 1b4 0ca 185 0c8
001 000 185 0e6 199 0e4 17d 0e6
185 0e4 0f0 0cc 195 0dc 195 07c
000 000 081 0cc 195 040 1d1 040
1d5 0dc 028 000 1c1 0f2 19d 040
081 0e8 14c 0a0 198 0d8 1a1 040
1b0 0c8 1e5 0e8 0a5 05c 028 000
1b1 0ca 195 0c2 194 0e4 1c9 05c
000 000 185 0e6 195 0e4 195 040
199 0cc 1d1 07c 18c 0de 1d1 040
1e5 0e8 0a5 07c 000 000 185 0e6
195 0e4 195 0be 1b9 0ce 000 000
185 0e6 198 0d8 1a1 040 1b9 0ce
000 000 185 0e6 199 0e4 17d 0e6
185 0e4 000 000 1a5 0e8 198 0d2
081 0cc 1b5 040 081 0c6 191 040
081 0cc 1cd 0d0 000 000 185 0e6
1dd 0e4 195 000 1a5 0e8 1d0 0de
1b1 0c2 001 000 1c9 0c2 1b5 0e4
1c9 0d2 081 078 19d 07c 1d8 0c2
195 07c 000 000 18d 0de 195 0c6
1c8 0ca 000 000 1a5 0e8 19d 040
095 060 081 0e8 134 0a4 029 000
1c9 0c2 1cd 0e0 0f0 0e6 185 0c8
0f9 000 111 040 141 0a4 081 0da
081 0c2 1c9 0ca 081 0d2 0c0 0c4
0c4 040 195 0cc 195 0c8 1e5 040
0b0 040 0b0 040 080 0e0 1cd 052
000 000 1c9 0de 1dc 0d0 081 0e4
191 0d2 081 0a6 081 08a 149 09e
000 000 1c9 0c2 1cd 0e0 000 000
185 0c8 111 0a4 081 0a6 081 08a
149 09e 000 000 1c9 0c2 1b5 0e4
1c9 0d2 001 000 1a5 0e8 14c 088
135 040 191 0ca 195 0ce 1d1 0ca
000 000 1c9 0c2 1d1 0ca 001 000
1cd 0e8 111 0a4 001 000 1c9 0c2
1a5 0dc 001 000 1a5 0e8 1b1 0d2
081 0a6 105 09a 124 0dc 081 056
185 0d8 1c9 0c2 1bd 0dc 000 000
0c5 0da 080 040 080 040 081 040
081 0be 080 040 080 0be 17c 0be
0c1 0da 000 000 0c5 0da 080 040
080 05e 080 040 0a5 040 17d 0be
1f0 040 17c 05e 0c1 0da 000 000
0c5 0da 080 040 0bc 040 17d 05e
080 0be 080 05a 0f8 040 06c 0b6
029 000 0c5 0da 080 040 17c 0be
0bd 0be 17d 0be 17d 0be 0bd 0f8
06d 0b6 029 000 0c5 0da 080 084
1b1 0c8 1bd 0ea 1a0 0c2 1dd 0c2
0b1 040 1cd 0d2 085 036 1b4 014
000 000 18c 052 1bd 0e0 1a5 0ce
081 064 0c8 05a 0c8 06a 1b9 0d4
0b5 088 1a5 0e8 029 000 18c 052
1bd 0e0 1a5 0ce 081 064 0dc 05a
0c4 06a 0b5 098 1cd 014 000 000
125 09e 188 0ea 1d1 040 081 09e
081 066 0c8 060 080 062 0d4 070
0d0 014 000 000 1a5 0e8 081 0ce
081 0e6 0c5 074 0b4 05a 0b4 05a
000 000 0f4 07a 0f4 07a 0f4 07a
0f4 07a 06c 0b6 14d 0de 16c 060
0f4 07a 0f4 07a 0f4 07a 0f4 07a
0f4 07a 028 000 1e1 0a4 18d 0ec
000 000 0c5 0da 155 036 1b4 074
094 0e6 081 04a 121 0f4 000 000
1cd 0d0 1b9 0ca 000 000 0c5 0da
14d 036 1b4 074 094 0e6 190 05a
1d1 040 094 0c8 109 014 000 000
0c5 0da 149 036 1b4 074 094 0c8
1a5 0e8 185 0e8 000 000 19d 040
191 0ca 1b9 0ce 000 000 0c5 0da
135 036 1b4 074 000 000 0c5 0da
105 09a 0c1 0da 024 000 0c5 0da
06c 0b6 0e9 012 000 000 0c5 0da
105 0a6 16c 060 024 012 000 000
0c5 0da 149 082 16c 060 024 012
000 000 190 05a 1d1 040 094 0c8
0bd 0e6 000 000 131 05a 001 000
15d 098 190 000 0c5 0da 125 09c
105 09a 0c1 0da 000 000 0f4 07a
0f4 07a 0f4 07a 16c 062 1b9 0d2
185 0d8 185 0e8 1b9 036 1b4 040
0f4 07a 0f4 07a 0f4 07a 028 000
1b5 0de 081 0d2 1d1 0d2 1a5 0f4
1a5 0de 198 0c2 195 0c8 000 000
0f4 07a 0f4 07a 0f4 07a 0f4 07a
16c 062 1bd 0de 16c 060 0f4 07a
0f4 07a 0f4 07a 0f4 07a 0f4 07a
028 000 081 0c4 1d1 040 191 0d2
081 0cc 1b9 0c8 000 000 0f4 07a
0f4 07a 0f4 07a 0f4 040 0c5 0da
1b9 0e6 195 036 1b4 040 0f4 07a
0f4 07a 0f4 07a 0f4 07a 028 000
0e5 064 1b4 0d8 195 0f0 0c1 0da
000 000 1cc 000 1b5 0da 191 040
1d1 040 1d5 0dc 000 000 0a8 0e6
000 000 0a8 0e6 000 000 095 0e6
000 000 001 000 001 000 001 000
001 000 001 000 001 000 001 000
001 000 001 000 001 000 001 000
001 000 1f8 000 1f8 000 1f8 000
1f8 000 1f8 000 1f8 000 1d5 0d8
000 000 1b1 0de 0a9 000 021 000
000 000 0a8 0e6 16c 000 1d5 084
000 000 1d5 05c 1d5 096 001 000
1d5 05c 1d5 09a 001 000 1d5 05c
1d5 08e 001 000 081 060 1e0 05a
095 0f0 000 000 080 01a 000 000
1b5 0e8 1d1 0be 18d 0ca 081 0ca
1bd 0e4 081 04a 080 0ca 1d1 0d2
081 0da 1d1 0ca 0b9 014 000 000
15c 0e4 195 074 000 000 080 0a4
191 074 000 000 1b5 0e6 195 0c8
1d1 040 081 050 000 000 1b9 0c8
0b1 040 000 000 1c5 0ea 1d1 0d2
0b1 040 000 000 0b8 05c 000 000
15c 0e4 195 040 195 0ca 080 000
001 000 080 0a4 191 040 195 0ca
080 000 1b5 0e8 1d1 040 081 04a
0a0 000 188 0ea 194 0e4 1c9 0e6
080 04a 094 0d8 000 000 184 0c8
081 0ca 1bd 0e4 080 04a 094 0d8
000 000 190 0c2 081 0ca 1bd 0e4
080 04a 094 0d8 000 000 1b5 0e8
1d1 040 029 000 1b5 0e8 1d1 040
029 000 18c 000 1d9 040 1c5 040
029 000 0a8 054 1a5 0e6 1b1 0ca
1cc 0e0 1a5 0de 081 0d2 081 04a
0a8 054 000 000 151 000 151 066
000 000 0e8 078 1f0 0fe 000 000
0ec 07a 001 000 1c9 0e6 14c 0a0
118 0d8 1a1 040 1bd 0c6 194 0e4

.bram_init 21
0d0 17b 000 191 090 17b 1a0 051
120 07a 000 101 000 101 100 181
100 181 00f 181 100 181 000 051
019 06a 00e 101 100 1c1 100 181
102 181 180 193 10f 101 100 04a
01f 09a 00f 181 10f 1c1 100 181
100 1c1 100 181 000 051 090 072
010 06a 100 1c1 100 181 100 181
18f 1c3 100 181 0af 018 000 101
000 101 180 133 100 181 101 101
110 181 10f 101 0d1 12b 170 193
050 103 040 123 130 19b 1c0 1b1
150 12b 1b0 11a 0e0 1a3 1bf 19a
050 0eb 090 172 120 193 14f 103
150 173 090 172 120 193 140 103
1a0 12b 0d0 12b 030 17b 000 1e1
140 1f3 130 193 00f 0d9 150 173
000 000 090 172 121 193 140 103
130 1a3 010 1a3 0e0 103 040 193
130 003 091 172 124 193 14f 103
150 193 000 109 120 12b 000 000
0d0 12b 030 16b 1c0 109 121 18b
1c0 109 12e 193 1c0 119 0ef 1a3
090 172 120 193 140 103 040 193
090 172 120 193 140 103 040 193
040 14a 050 193 140 103 0d0 17b
000 119 14f 12b 1a0 051 044 193
000 181 100 1c1 0c0 101 0ee 1a3
140 1d3 18f 12b 180 053 040 193
000 181 100 1c1 0cf 101 0e0 1a3
140 1d3 180 12b 180 053 0d0 12b
030 16b 068 14b 137 143 0cf 101
0d0 12b 0ff 173 0e0 1a3 0d0 12b
030 16b 060 14b 130 143 0c0 101
060 133 050 173 030 17b 050 173
000 000 0df 12b 120 12b 000 1e1
040 193 130 1f3 0c0 12b 140 143
0a0 048 0f0 193 030 1a3 050 173
080 003 0d0 12b 14e 12b 000 1e1
040 193 1b0 1e2 180 19b 050 1f3
0df 12b 130 183 040 103 040 123
000 1e1 1a0 12b 1b0 1e2 010 123
0c0 1cb 000 0d9 01e 173 0d0 1f3
09f 172 120 193 140 103 010 123
0c0 1cb 010 163 000 000 090 172
120 193 140 103 0e0 123 000 1b1
150 12b 0d0 12b 030 16b 030 17a
01d 193 0d0 12b 12f 1cb 0f1 173
0e8 1a3 0d0 12b 130 183 048 003
141 12a 00f 169 0ff 193 130 183
04a 003 0d8 12b 148 12b 000 000
140 12a 000 169 0f0 193 010 11b
13f 19b 0d0 12b 030 17b 000 000
03f 17a 000 109 120 12b 000 199
030 12b 0df 12b 17f 193 058 003
170 192 05f 103 040 193 13f 103
018 11b 0d0 12b 120 12b 000 000
120 12a 000 109 120 12b 008 199
031 12b 0d0 12b 0ce 14b 00f 000
0c8 14a 000 109 090 163 0c0 12b
05f 16b 19e 103 07f 14b 130 003
020 17b 000 1e1 040 193 130 1f3
120 18b 1b0 192 00f 0d9 1d0 002
090 172 12f 193 141 103 000 000
09e 172 120 193 140 103 00f 000
09f 172 120 193 144 103 000 000
130 12b 010 163 0f7 1a3 020 17a
000 131 0d0 103 12e 14b 00f 141
0c8 14a 120 12b 0ff 1a3 12f 12a
0f8 1a3 020 17b 00f 000 020 17a
000 131 0d0 103 0d0 17b 00f 000
090 193 171 193 050 103 0c0 10b
010 123 170 111 1e0 101 040 123
000 1e1 040 193 090 1d3 000 0d9
014 1a3 0c0 101 0ea 0e9 090 172
120 193 140 103 0c0 1ab 0f0 133
010 193 050 1a3 000 109 120 003
0d0 10a 040 10b 000 161 070 1a3
090 19b 1a0 1ab 090 172 120 193
140 103 0cd 1ab 0f0 133 010 193
050 1a3 000 129 05d 192 12f 103
120 14b 000 049 000 1b9 140 12b
090 193 121 12b 000 1e1 010 1b3
04b 123 020 14b 00d 1e1 040 193
1cd 161 1e0 101 130 12b 1f0 19a
100 1f3 1bd 1e2 040 193 090 1d3
1d0 002 090 172 12c 193 14c 103
010 1b3 01f 123 050 19b 090 172
120 193 14f 103 0d0 17b 000 109
120 12b 000 000 090 172 12c 193
140 103 14f 10b 050 173 080 003
0de 10a 040 10b 00c 119 0e0 1a3
13f 103 150 003 09f 172 12f 193
14f 103 0e1 123 14a 17b 160 10b
050 003 090 172 120 193 140 103
040 193 090 1d3 160 10b 051 003
01c 123 1ff 19a 050 103 050 123
140 17b 050 103 141 1bb 0e0 103
010 173 140 001 050 192 120 103
120 14b 000 049 000 191 040 003
000 101 000 101 000 101 000 191
130 101 001 101 000 1b1 170 101
000 101 00a 109 020 103 000 101
000 129 060 003 0a0 180 100 191
000 000 000 129 180 003 000 169
0a0 001 020 1aa 040 1d3 130 103
0a0 000 090 172 120 193 140 103
160 14b 000 149 05c 1c3 090 193
040 12b 0c0 14a 0f0 099 000 049
000 119 140 193 0c0 12b 131 14b
090 193 130 11b 00a 000 130 11a
008 131 000 049 001 199 16b 12b
090 193 120 12b 000 000 120 12a
000 179 12b 103 030 002 090 193
17f 193 050 003 170 192 050 103
050 193 120 019 090 193 120 12b
140 003 120 12a 140 103 03b 102
0e0 12b 140 10b 00f 000 060 163
084 0fb 091 1a3 1c0 179 130 12b
000 1e1 0de 0fb 04f 193 1b0 11a
0e0 1a3 020 1cb 130 14b 090 172
12b 193 140 103 060 19b 000 000
090 172 120 193 140 103 0db 0fb
040 193 060 163 08f 0fb 0f0 16b
040 11b 040 103 090 163 01a 16b
001 000 05a 199 09f 163 0e0 17b
060 17b 040 173 030 17a 09b 173
050 199 0fb 103 09f 102 010 19b
080 129 000 111 050 19b 0ef 171
06f 14b 000 191 040 103 120 17b
0a0 000 067 163 080 0fb 010 19b
1c0 179 130 12b 000 1e1 15f 173
080 111 050 19b 000 000 060 163
080 0fb 011 19b 12a 10b 050 003
05f 192 050 103 010 19b 120 10b
050 003 060 163 081 0fb 0f9 16b
040 11b 04f 003 170 192 050 103
0c0 12b 120 17b 130 022 010 193
140 17b 0cf 10b 000 000 06f 163
08f 0fb 090 1a3 170 192 050 103
000 131 130 143 13f 123 0d4 0fb
1f1 1ba 140 12b 120 12b 000 1e1
0cf 1ab 000 000 090 172 120 193
140 103 070 003 170 192 099 173
10f 1c1 140 1c1 0f0 103 050 121
130 123 0d0 0fb 04e 103 104 123
04e 193 130 082 050 02a 0f0 06a
010 1c3 040 123 130 19b 131 103
110 189 080 121 090 173 000 111
010 182 010 18a 01e 192 090 173
000 000 050 192 120 103 050 173
050 10b 0e0 13b 100 022 050 082
0d0 002 13e 123 0d0 0fb 040 003
120 12a 000 099 010 06a 10e 022
050 082 0d0 002 130 123 0d0 0fb
1f0 1ba 140 12b 17e 192 05e 103
120 00a 0d4 17a 00b 091 090 19b
124 003 130 123 0d0 0fb 130 1a3
149 12a 000 099 010 06a 130 123
0d0 0fb 090 1a3 090 172 090 10b
1a0 12b 040 092 000 141 090 1a3
000 019 09f 113 140 14b 090 001
1b0 0d8 000 101 000 101 1f0 0fa
000 0f9 1f0 102 000 101 000 101
1b0 0d8 0a0 000 1b0 0d8 000 101
000 101 000 179 080 0f9 0f0 0f9
1f0 102 1c0 17b 1b0 0d8 0a0 000
1b0 0d8 000 101 000 101 0f0 0f9
000 179 1f4 17a 1f0 14a 000 1e1
100 169 1b0 0d8 000 101 000 179
1f0 0fa 0f0 0e1 0f0 0e1 0f0 0f9
1f0 1e2 100 169 1b0 0d8 009 101
150 14b 000 1c9 120 103 124 123
120 12b 050 10b 0c0 1cb 1b0 182
000 000 000 141 000 019 190 193
08f 1a3 10f 189 120 181 000 029
0f0 1cb 090 13b 010 163 000 141
000 019 190 193 083 1a3 100 181
120 181 000 069 010 113 000 000
000 011 130 102 090 163 0f0 173
031 1a3 110 101 12f 1a9 100 1d1
1a0 189 000 000 000 061 053 0c3
09e 1a3 080 10b 000 169 0d0 169
0d0 051 0d0 169 1d1 1e9 1d0 1e9
1d0 1e9 1d0 101 110 169 030 0da
0d0 103 1de 1e9 1d0 1e9 1d0 1e9
1d0 1e9 0d0 169 160 12a 094 19b
000 000 1b0 0d8 030 082 1b0 182
090 048 000 001 044 06b 0a0 000
174 14b 020 17b 000 000 1b4 0d8
02d 0aa 1b0 182 090 048 000 129
020 14b 000 102 071 14a 00f 000
1b0 0d8 030 09a 1b0 182 090 048
0d0 111 000 121 010 103 020 14b
0f4 193 124 14b 0a0 000 1b0 0d8
120 07a 1b4 182 09d 048 1b0 0d8
130 092 1b0 0d8 1a0 049 1b0 0d8
0c1 192 10f 169 09f 000 1b0 0d8
060 062 080 0da 0d0 1d3 000 000
1b0 0d8 130 022 0d0 0da 0d0 1d3
000 000 000 129 020 14b 001 102
0d0 0a2 00d 001 080 019 050 121
00e 019 0d0 129 1b0 0d8 0d0 00a
0d0 091 1be 0d8 1a0 049 0dd 169
1d0 1e9 1d0 1e9 000 0d9 0d0 04b
146 14b 096 1d3 096 17b 1b6 182
1d6 1e9 1d6 1e9 1d2 1e9 0d3 169
0d0 12a 120 1cb 0e3 14b 013 163
013 1a3 0e2 103 096 163 0a7 000
0d2 169 1d6 1e9 1d3 1e9 1d3 1e9
003 0d9 0d3 013 140 0db 0d7 103
1d2 1e9 1d6 1e9 1d7 1e9 1d2 1e9
0d0 169 0e7 17a 0f2 17b 0d4 12b
157 16b 0f6 1ab 0a2 000 0d7 169
1d6 1e9 1d7 1e9 1d2 1e9 1b0 0d8
032 17a 0f7 163 1b6 182 1d7 1e9
1d6 1e9 1d7 1e9 1d2 1e9 0d6 169
1b6 0d8 1b0 189 096 1a3 1b0 0d8
1e0 101 0a6 128 036 17a 010 173
0e6 17b 066 17b 043 003 050 169
002 000 057 171 000 000 057 199
000 000 0f0 00a 0f0 012 0f0 01a
0f4 022 0f5 042 0f6 032 1b6 00a
1b3 012 1b0 01a 1b0 022 1b4 042
1b5 032 1b6 18a 1b6 192 1b7 19a
1b7 1a2 1b2 1aa 1b2 1b2 087 171
0c3 14b 0a0 131 016 1a3 057 119
032 001 1b6 12a 1d6 06a 057 161
006 000 056 161 056 161 097 013
056 161 050 161 090 013 050 161
057 161 094 013 052 199 186 12b
106 1c1 006 001 006 101 003 000
0d0 12b 053 19b 012 11b 130 19b
126 193 002 001 100 163 187 14b
0e6 13b 053 16b 130 1a3 006 000
006 101 096 1a3 000 000 007 101
057 10b 006 000 0d6 12a 102 12b
000 109 052 181 006 000 127 10a
0f6 16b 007 000 130 12a 056 173
016 163 006 000 097 171 0a0 000
006 101 096 1a3 136 183 046 1d3
0f0 199 003 101 052 10b 130 183
047 1d3 0d0 12a 052 19b 017 1a3
106 103 000 101 137 103 123 17b
1a6 101 040 17b 047 053 003 101
046 193 120 193 137 1d3 047 17b
046 053 006 101 140 10b 127 193
135 1d3 046 17b 046 053 0d6 12a
050 19b 0b0 07a 0d7 12a 052 19b
0f3 05a 096 193 097 172 092 193
057 121 0a6 150 006 121 017 113
046 103 150 193 156 19b 120 18b
046 103 0a6 051 066 00a 066 00a
127 001 026 151 1e0 1f9 007 000
0b0 161 1b6 0ea 066 14a 146 103
090 102 016 19b 026 163 0b6 103

.bram_init 22
1f5 00c 1fd 002 1e3 000 163 000
001 1fe 1fb 05c 1c5 002 181 01c
184 000 121 1fe 13d 1fe 041 001
1fc 069 143 180 04b 001 001 008
147 0de 000 098 1c1 052 001 1fe
1fc 1bb 1a0 162 1fc 1eb 125 040
1e1 016 1f1 000 135 002 125 00e
1c1 012 1e1 002 1c1 018 1dd 1fe
1e4 1da 0c1 013 001 1fe 049 05f
04a 001 102 000 049 031 1e1 180
049 059 001 1fe 1c6 05e 049 039
001 000 001 000 001 040 001 00a
001 016 1c1 002 121 01c 1b1 1fe
1a3 056 1a5 014 001 1ca 1c2 1ee
007 001 1ee 018 002 001 102 01e
002 05c 001 023 1e1 002 102 01e
001 01b 1e1 002 1c7 158 101 01e
1c1 000 111 02c 1c6 000 1e1 1c0
101 012 001 010 001 05c 001 032
1f1 000 1c5 080 1e1 010 1e1 1ee
000 1a8 126 000 1c1 02a 1e5 020
1f5 020 13f 05f 125 020 001 16a
159 01c 1f8 0a1 0ff 095 061 005
11e 11f 101 026 155 010 1e2 01c
1e2 014 001 004 062 01f 001 000
082 005 1c1 000 0c9 019 1e1 028
1f5 000 1c4 140 12d 002 001 012
07e 013 101 026 1e2 000 1fc 1e3
140 080 061 003 1e3 040 101 026
1e2 014 001 002 1fc 163 00e 000
002 000 002 000 001 000 002 1fe
003 002 0a2 001 003 1fe 1fc 13b
002 000 1fc 14b 001 07e 102 01e
001 002 101 01e 1e2 000 131 018
1e5 000 101 000 131 016 121 038
101 01e 1f8 021 108 014 131 02e
131 02c 1e5 010 1f9 01c 104 01e
131 032 131 030 1e5 010 1f9 01c
104 01e 041 001 1f8 1fb 001 008
145 09e 001 000 000 080 1c2 056
1c1 17e 1a5 020 1b5 020 15a 01a
131 018 19d 01a 1a1 000 1c1 040
1e1 01c 1e1 002 1fc 113 001 020
1fc 1e3 001 012 048 078 049 070
049 068 04a 060 04a 058 04a 050
04a 048 04a 040 04a 038 04b 030
04b 028 040 080 020 000 001 008
1fc 093 041 000 011 000 1e1 010
1c9 01e 1c1 000 001 002 1e9 01c
006 000 011 000 011 000 001 000
002 0f9 1a1 028 1c1 020 001 01f
191 000 19d 1fe 1aa 000 03e 003
023 1c1 1c8 018 1a9 000 19d 004
183 1c0 1c9 000 142 01e 1e1 002
020 019 1e5 196 011 000 1e9 000
020 000 040 1c0 04a 024 012 000
042 001 04a 012 04b 002 049 001
04b 010 049 026 014 000 1f4 079
001 000 001 010 1f0 16b 02d 1d5
1e1 042 142 000 146 09e 025 000
141 1d0 1ec 143 001 1fe 048 038
049 030 049 028 04a 020 04a 018
040 040 020 000 121 1fe 048 011
014 000 1f0 1cb 001 000 001 010
1f0 0bb 066 015 101 000 127 180
001 1fe 1a1 003 1e1 100 101 004
101 05e 0e1 072 161 000 025 000
141 050 175 050 1ec 05b 011 000
1e8 012 001 000 1fc 10b 011 000
1e8 014 020 000 040 180 04b 050
04a 052 049 068 041 010 1c2 1ef
025 000 005 000 049 066 04b 030
04a 032 04b 042 04a 064 048 06a
048 06c 04b 02e 163 000 141 012
082 015 1e3 098 101 0f8 061 013
1fb 072 048 078 049 070 049 068
04a 060 04a 058 04a 050 04a 048
04a 040 04a 038 04b 030 04b 028
040 080 020 000 122 028 041 001
101 001 1ec 0e3 001 00c 001 002
041 010 100 01e 1fc 1db 001 1b0
100 01e 055 021 100 01e 055 011
100 01e 005 000 100 024 001 008
1e1 100 022 000 1fc 17b 002 00a
042 1b1 100 02a 001 008 041 018
100 000 1fc 143 051 01e 1fd 002
1e6 080 021 000 141 1e8 1ec 1f3
014 000 1c2 1ff 025 000 122 024
002 1fe 002 1f0 1e2 0d0 051 001
182 02a 041 02d 0e1 001 1ec 193
042 003 045 1d3 041 000 121 01e
1fc 1fb 041 001 1ec 15b 129 004
1e1 000 000 000 1e1 1fe 1e7 1c0
1fc 0eb 005 000 1e1 0f8 001 040
1e0 01c 155 020 1e0 01c 155 010
1e0 01c 1e0 014 001 008 1e1 008
1fc 1eb 040 180 04a 052 049 068
04a 032 04a 034 001 000 04b 042
04b 050 04a 064 049 066 048 06a
048 06c 04b 02e 04b 030 143 000
163 000 182 000 1e1 000 1f9 018
181 000 005 000 025 000 002 000
001 000 101 0f8 002 00c 1e3 128
127 040 048 078 049 070 049 068
04a 060 04a 058 04a 050 04a 048
04a 040 04a 038 04b 030 04b 028
04b 020 040 080 020 000 001 002
041 010 100 02c 1fc 07b 062 033
001 004 100 01e 055 021 100 01e
055 011 100 01e 142 027 005 000
121 000 0a1 001 1e1 100 100 024
1ec 0c3 121 008 101 008 1fc 1f3
002 00a 100 02e 001 008 041 018
100 000 1fc 1c3 051 01e 1fd 002
1e4 1c0 014 000 001 010 042 01f
002 000 0a1 025 0f1 001 1f1 000
182 01a 0e1 001 101 001 1ec 033
042 003 0e2 003 127 1a4 062 013
081 027 001 000 1fd 012 1e1 000
061 001 1fc 1fb 040 1e0 001 000
001 002 005 000 001 010 049 002
1f4 0c9 048 018 001 002 1a1 000
005 000 001 010 040 020 1f4 091
025 000 025 000 040 1c0 001 010
161 1a0 141 1b0 04b 002 1ec 133
005 000 1e1 0f8 001 13e 1e0 01c
001 008 041 018 1e0 000 1fc 013
051 01e 1fc 103 1fc 103 048 038
040 040 020 000 000 000 141 1fe
147 1c0 020 000 001 040 020 000
0e1 072 141 000 020 000 001 004
020 000 001 004 020 000 00d 000
1e9 000 001 01c 1a2 01c 025 000
1e8 01c 141 000 1ec 01b 020 000
00d 000 1e9 000 001 002 1a2 01c
025 000 1e8 01c 141 050 1ec 1d3
020 000 00d 000 1e9 016 1ea 014
001 01e 1e8 01c 001 002 1e9 01c
020 000 040 1e0 049 002 1fc 123
1fc 163 048 018 001 002 040 020
020 000 025 000 040 1a0 001 000
141 0a0 049 042 048 052 04b 028
00d 000 04a 02a 04a 02c 049 02e
049 050 048 064 04b 026 1ec 0d3
1fc 07b 129 000 001 01c 12a 000
015 000 128 01c 141 040 002 000
1fc 1d3 129 02e 12a 000 002 016
128 02c 002 002 129 028 001 040
129 01e 12a 000 002 01e 128 02a
001 190 129 028 1fc 163 129 02e
12a 000 128 02c 129 028 129 000
12a 000 002 01a 128 02c 001 008
129 028 1fc 10b 129 000 12a 000
128 02c 001 008 129 028 1fc 0db
001 040 129 01e 12a 000 128 02a
001 190 129 028 1fc 0a3 1fc 14b
001 004 001 000 1f4 0b9 143 000
001 000 001 000 001 000 001 004
1f4 029 081 001 048 058 049 050
049 048 04a 040 04a 038 04a 030
04a 028 04a 020 04a 018 040 060
020 000 040 1a0 15d 00e 049 050
048 052 048 064 04b 026 04b 028
04a 02a 049 042 182 000 1a1 000
002 002 001 000 002 100 15a 0a0
101 000 16d 100 1e5 040 048 058
049 050 049 048 04a 038 04a 030
04a 028 041 001 04a 040 040 060
020 000 061 017 1e1 000 1e5 020
1f5 020 11d 01e 101 000 1a5 020
1b5 020 0a1 013 001 002 001 000
081 001 049 01a 049 016 1f4 18b
049 018 049 010 05e 015 101 01a
121 01a 161 01a 105 020 125 020
165 020 115 020 135 020 175 020
1fc 0c3 040 1c0 04b 010 04a 012
04b 002 04a 024 049 026 141 000
161 000 164 100 001 1fe 1fa 054
049 030 048 038 049 028 04a 020
04a 018 141 000 025 000 001 000
141 0e0 040 040 1ec 039 001 002
15d 09e 001 0cc 001 000 15d 1fe
1f0 009 141 000 025 000 161 000
115 014 001 000 141 0f0 049 030
048 038 049 028 04a 020 04a 018
040 040 1ec 1a1 125 018 116 028
1e2 024 136 028 127 080 001 000
11e 09e 055 02d 115 014 065 015
045 015 1e1 016 101 014 10d 014
001 016 001 0cc 001 000 161 010
1f0 109 141 000 025 000 161 000
041 001 061 001 141 110 1fc 103
125 004 115 03c 1e1 010 135 03c
115 02c 125 014 105 014 1c1 01e
041 015 061 01f 04e 015 001 0cc
001 000 161 024 1f0 059 141 000
025 000 161 000 101 000 121 000
141 130 1fc 053 040 1e0 048 012
1c1 000 161 01a 049 010 181 012
1a1 000 1cd 016 1a1 01e 181 000
161 000 141 000 025 000 141 150
049 002 1ec 1a1 101 000 121 000
1fc 0ab 049 010 048 018 049 008
025 000 141 0f0 040 020 1ec 151
001 010 001 000 020 000 000 000
15e 06c 05d 1cd 088 1ec 15d 08c
09c 1ee 05c 1ac 118 00e 15e 004
01b 14f 000 000 14b 1a7 14f 1a7
14f 1a7 14f 007 056 1a6 19a 08c
199 02c 016 1a6 14f 1a7 14f 1a7
14f 1a7 14f 1a7 08b 001 1db 08d
1db 00c 1dc 1ad 15c 04c 118 1cd
08b 001 15c 06c 048 00a 01c 0a4
010 084 048 04c 11c 00e 1db 08d
1d8 1ad 15b 08c 05b 1cf 000 000
1db 00d 198 12d 1d8 1cd 0d9 0ac
19a 0ae 099 04e 0dc 18e 098 1ec
05d 1cd 000 000 15a 0ad 11d 14e
000 000 198 06d 11b 0ad 002 000
159 1ed 01e 084 01b 14e 000 000
00c 0af 10e 10d 008 000 08c 106
000 000 008 004 000 000 018 000
050 1e9 0c8 048 008 02e 15c 08c
14a 004 05e 145 000 000 050 1e9
0c8 048 188 02c 15b 08c 14a 10c
0d9 08c 019 0a4 00e 18f 1d9 08d
009 106 08a 001 015 0ad 05c 06f
159 00d 11a 18d 1d8 1cd 19a 0ad
00b 044 01d 0a4 15c 06c 008 04e
118 0ad 19c 145 000 000 000 000
053 08d 016 044 0d3 18a 198 02e
05b 04c 019 064 15b 02d 0d9 14e
000 000 08b 086 148 005 09c 001
159 1cc 00e 0a4 000 000 119 06c
18f 02e 15d 1cc 000 000 0db 1ec
15c 06c 188 02e 15d 00c 119 08e
1db 06c 153 08c 108 1ee 00c 0af
000 000 0dc 00c 118 08c 0d9 06e
108 187 1db 08c 00f 000 0db 1ec
15c 06c 048 08c 15c 06c 000 000
0db 1ec 15c 06c 108 0ad 119 10e
000 000 0d4 068 00e 0a4 00e 00f
119 06c 000 000 119 00e 119 06c
05d 18c 019 000 15b 06e 117 04d
058 06c 019 000 15b 06e 108 049
058 06c 019 000 15b 06e 0d7 00c
117 06c 018 0ad 000 000 15b 06e
0c8 008 108 02c 018 064 018 0ad
000 000 0dc 00c 15b 00d 15d 00c
0d4 068 1c8 0cd 018 004 11c 00e
019 084 019 024 099 0ae 01c 064
0d8 0ac 000 000 159 1cc 000 000
159 1cc 19a 12c 01c 1e4 108 10e
0c8 12e 15d 1ac 000 000 119 00d
000 000 05c 1cd 108 10e 01c 104
01b 00e 05d 12c 098 18c 148 0ad

.bram_init 23
1f6 1c9 100 1c9 11f 131 100 031
102 1c9 102 031 100 189 100 119
1f5 011 101 049 100 049 100 089
1a7 077 1f4 171 100 011 102 1c9
11f 031 100 037 18f 071 100 049
1f8 037 100 071 100 037 1fd 131
102 149 100 101 102 189 103 049
102 199 101 1c9 101 199 101 049
100 171 100 131 100 1c9 106 111
100 181 100 191 100 1c1 102 031
106 181 100 1c9 102 131 100 041
102 1c9 102 189 102 0c9 102 089
101 109 101 189 101 159 103 141
100 031 102 031 100 149 100 009
100 131 1fc 009 100 131 100 019
102 049 100 051 100 1c9 100 019
1fb 051 100 1c9 100 171 100 199
1ff 051 100 181 100 031 100 131
101 1c9 100 109 100 0c9 187 089
100 181 1fa 031 100 1d9 1dd 1c9
100 037 101 131 1f6 1d9 101 1c9
1f4 1c9 141 131 1fc 089 100 0c9
1f5 099 1fe 077 101 031 101 1c9
100 031 100 1d9 100 189 101 191
102 1d1 100 1c9 100 0d9 100 189
100 109 101 049 102 1c1 11f 1d9
100 181 108 071 101 049 100 059
100 0d9 102 1d9 100 191 100 037
106 031 100 1c9 100 031 101 1d9
101 191 101 1c9 101 037 100 15b
102 109 100 0c9 100 049 100 1c9
1ff 009 100 149 104 049 100 037
1d1 0c9 100 037 100 1c9 100 191
1fa 1c9 1ff 1d9 100 191 1fa 1c1
101 031 1fa 051 100 1c1 100 089
1f6 011 100 077 102 011 101 1c1
101 181 100 1c9 100 1d9 1f8 191
1fb 1c1 103 181 100 1c9 104 1d9
104 111 104 089 105 077 103 1c9
103 031 103 089 103 037 103 031
103 149 103 149 101 149 100 131
100 141 1fd 159 108 031 1fa 189
106 151 100 1c9 100 037 101 109
106 037 100 089 100 041 1fd 001
100 041 100 081 105 0c1 100 101
100 141 100 181 10a 1c1 11b 001
1d3 041 102 089 10a 033 102 089
116 037 116 1db 107 19b 106 1c9
100 111 1fd 1c9 100 189 104 011
100 01b 153 15b 100 19b 1f7 1c9
1f8 009 102 149 104 189 104 119
104 101 104 109 103 041 103 049
103 071 103 011 102 101 102 109
102 071 102 101 101 059 105 1c9
1cf 011 100 071 1fb 1db 10f 011
1fa 033 100 089 100 011 100 09b
100 089 1f4 111 100 111 100 041
10e 011 100 111 100 007 1f6 077
100 0c9 102 09b 100 077 100 1db
100 1c9 100 0c9 100 131 1fe 09b
1fd 089 100 077 101 089 100 041
140 001 100 041 100 081 102 0c1
100 089 100 033 1ff 009 100 011
1ff 007 1fe 077 102 0c9 102 09b
102 077 100 031 1fe 049 1fe 171
100 009 100 1db 100 1c9 102 009
100 019 100 0db 100 0c9 100 09b
106 089 100 0d9 101 077 1fd 1db
104 011 105 089 100 037 1fd 1db
100 111 100 033 1fd 089 1fe 011
1fa 111 1fe 011 100 05b 1f2 11b
100 1db 1ff 01b 1fe 111 100 011
1fd 111 1f0 111 1ff 011 1f0 111
100 011 10f 111 10b 049 100 059
102 0d9 10e 009 100 009 100 1d9
102 031 100 041 100 001 100 041
100 081 100 0c1 100 101 100 141
100 181 118 1c1 100 001 100 041
102 089 100 033 100 099 1b7 0c9
100 089 134 077 1ff 1c9 10f 0c9
103 089 100 011 101 077 100 1c9
1d9 011 100 1c9 12a 051 101 1c9
100 091 136 1db 100 0d1 10e 0c9
103 089 100 09b 100 077 100 149
12a 089 100 011 114 0c9 103 089
129 051 101 077 100 1c1 1f5 1c9
100 131 100 09b 100 089 100 077
1eb 007 107 09b 100 1db 104 099
100 149 11b 19b 100 1c9 100 101
1a2 031 108 0d9 100 089 100 077
102 089 100 071 104 1db 100 059
107 037 103 089 100 077 100 1db
100 1c9 100 009 100 1c9 1fe 071
1fe 037 100 1db 104 1c9 100 189
105 011 103 189 10f 051 1fc 189
1ff 091 100 0d1 100 0c9 100 089
1e2 037 101 089 100 111 102 011
100 111 101 011 102 1c9 100 111
100 011 1e0 011 100 111 1fa 111
1fb 011 101 111 101 011 101 049
102 089 1f9 109 101 049 101 031
1fc 049 1fe 01b 101 1db 100 0c9
101 089 1fb 009 100 189 1fa 009
100 131 1e6 041 100 001 100 041
100 081 100 0c1 1e4 101 100 141
1e4 181 102 1c1 104 001 110 041
104 081 112 089 10b 033 101 0c9
100 089 102 011 100 077 112 099
101 1c9 101 011 100 1c9 100 051
110 1c9 100 091 100 159 100 1db
103 109 1ff 0c9 103 089 100 0d1
100 077 100 0c9 100 089 10b 077
1ff 1c9 10f 011 101 0c9 100 089
100 051 100 077 100 1c1 100 1c9
101 171 10c 007 10b 1db 100 1d9
100 089 101 1d9 191 101 100 141
100 031 100 0c9 100 089 190 077
100 089 108 1c9 100 171 100 0d9
100 059 10b 1c9 100 031 100 049
10f 089 100 037 1ff 089 100 149
1f9 109 100 0db 100 09b 100 111
100 077 100 041 100 149 100 109
100 0db 102 09b 1ff 089 10f 037
100 0db 19b 09b 100 089 1d4 11b
100 0c9 102 089 108 111 100 077
106 1db 100 1c9 107 189 1ed 011
10f 0c9 1fc 089 1f8 051 1ff 077
102 1c1 100 077 100 077 100 041
100 089 100 033 100 009 1ff 089
100 071 10f 033 1fe 089 103 033
102 09b 100 089 1d2 033 100 089
102 033 100 089 193 033 1d0 1db
102 141 100 189 104 131 104 09b
104 011 104 089 104 037 103 033
103 1db 103 141 103 189 102 131
102 09b 102 011 101 089 100 037
102 033 105 1db 100 111 100 011
1f3 189 100 111 101 189 1f2 011
101 033 100 089 102 111 11f 077
100 077 1e2 041 100 089 1a0 089
1fd 033 100 09b 101 089 102 0db
100 089 100 111 100 111 18e 011
1ff 05b 104 111 110 011 123 111
100 011 100 011 100 111 100 077
100 077 100 111 122 189 100 011
100 09b 100 011 100 089 1aa 1c9
102 077 103 111 100 011 100 189
1ff 111 1f9 109 106 011 106 1c9
106 111 107 011 105 149 100 111
100 089 108 011 100 077 101 111
100 011 100 111 1a6 011 100 111
108 011 101 189 100 111 102 089
103 011 18c 077 100 111 106 011
104 111 106 089 102 011 101 077
106 1c9 100 111 103 011 100 111
1d2 089 103 011 100 077 101 077
1f8 0db 100 09b 100 077 101 131
100 09b 101 149 100 109 100 0db
100 077 106 089 106 041 106 001
105 041 100 081 106 0c1 107 101
100 141 100 181 100 1c1 1fd 089
100 033 1ff 089 1fb 089 104 011
104 111 103 011 103 111 104 011
105 111 103 111 103 149 103 009
103 089 103 049 100 0c9 100 109
101 131 100 1c9 100 131 100 041
1fb 001 100 041 108 0c1 101 101
106 141 101 089 100 081 100 089
106 033 100 1d9 101 149 100 1c9
140 1c9 100 031 100 149 120 149
110 149 100 119 1ff 1c9 102 189
101 089 101 111 11f 011 10e 077
100 141 100 0c1 1ff 099 100 019
106 059 104 0d9 100 009 104 049
100 0c9 100 009 104 049 100 0c9
104 037 104 089 104 011 103 111
103 111 103 011 103 111 102 009
102 049 102 131 105 1c9 100 031
101 001 100 041 1be 041 1fb 081
101 0c1 100 109 1fa 09b 100 149
101 089 100 089 1e5 037 1f8 1db
100 031 100 109 104 149 100 089
100 077 100 189 141 09b 123 1c9
100 109 100 149 100 089 100 001
100 041 1fa 041 100 081 100 0c1
100 089 140 037 100 1c9 100 089
100 099 101 0c9 100 031 100 1db
1ef 031 100 1c9 101 009 100 0c9
101 089 1ed 0d9 1f6 099 11f 019
140 0d9 100 109 100 149 101 0d9
102 077 11f 189 100 09b 100 1c9
100 109 100 149 100 089 100 037
1fe 1c9 1f8 009 1fe 019 100 049
100 189 100 1c9 100 089 1df 1d9
100 099 100 0d9 101 099 101 109
102 149 100 0d9 1fc 077 103 189
100 09b 100 1c9 102 109 103 149
102 089 102 037 103 089 103 111
103 049 101 199 100 011 1da 1d9
100 009 10c 159 101 1d9 10c 149
100 109 100 0c9 100 09b 101 089
100 111 10a 077 100 089 100 0c9
100 077 106 001 1ff 041 1ff 041
103 09b 103 089 106 089 141 037
101 09b 100 0c9 100 033 040 000
106 022 1ff 03a 100 033 101 037
004 010 100 133 001 090 01f 018
000 01c 000 005 1ca 096 108 09e
100 09e 100 09e 11f 18d 004 0a6
101 137 102 18d 000 090 103 09e
100 09e 100 09e 1fa 096 000 1a1
101 134 001 133 09d 190 100 0b4
003 117 001 128 100 039 103 137
103 1a9 103 037 103 137 002 1b1
002 190 002 038 101 032 000 005
002 1aa 104 0b6 000 190 100 0b9
001 0ba 000 090 100 137 001 090
0fb 039 141 033 000 0aa 1f4 0b7
0fd 000 102 0a1 102 032 002 132
100 0a6 008 0b9 100 0ba 001 000
000 005 0e0 018 004 010 101 012
000 010 000 010 000 017 1c7 192
004 110 102 029 102 021 100 1b9
001 010 004 01c 000 000 001 110
18d 029 100 021 100 034 000 010
000 0b8 1a4 032 000 018 000 190
002 090 002 0bc 002 010 003 190
000 0ba 100 0bb 0fe 190 000 0ba
1fd 032 100 03a 0fd 03c 0fe 03a
100 137 100 1b6 000 000 100 016
0bb 005 100 032 100 1a4 001 090
101 034 002 0b6 100 0b7 0fc 037
002 005 100 092 100 039 103 192
102 024 002 13a 103 039 003 0b6
003 010 003 0b6 001 000 101 124
001 139 000 03a 0b6 0b6 13e 0a9
102 134 003 010 103 039 003 010
002 03c 102 131 002 09e 002 0b9
001 01f 101 132 001 134 100 124
003 139 004 03a 096 132 100 039
10f 124 000 139 000 03a 000 1b7
001 000 116 121 000 119 0b8 018
010 0b6 001 000 100 0a9 03c 0a6
000 110 1f1 0ba 003 033 000 1b4
110 1af 0fd 0b4 010 023 0fd 034
00f 190 011 0b4 004 033 00e 1b4
10b 1ba 101 1b0 000 000 002 023
000 034 10d 02a 001 0ba 101 1b0
000 000 100 131 10c 1a1 100 03a
100 121 000 019 0fb 090 1ff 130
102 137 000 0b4 000 032 100 1b9
00b 0b8 0ff 000 10f 034 000 03a
100 024 000 0ba 100 132 000 033
100 032 101 039 006 000 006 0b4
000 000 000 128 000 03a 100 1b4
100 032 100 120 0fc 0b6 100 032

.bram_init 24
06b 00a 050 028 1d0 1c8 010 109
11e 1a8 11c 188 05e 10f 19e 1cf
1c1 13f 09e 18a 156 0eb 016 1eb
1c3 03f 043 00a 054 048 012 189
1d4 18a 014 149 1c3 1bf 05e 08a
1c1 1bf 014 00f 001 001 004 002
090 102 090 10a 088 122 080 042
098 022 0b8 062 0b0 082 0a8 0a2
0a0 00a 092 00a 024 00a 079 008
11c 009 01e 040 1d9 1cf 09e 009
049 00f 15e 109 059 00f 014 040
082 182 090 102 092 082 0a4 002
0a6 182 0a8 102 0aa 082 004 002
001 001 094 009 016 000 0b0 152
0a8 172 013 00a 150 128 014 148
012 189 0b0 152 0b8 132 014 000
1c1 03f 010 00f 166 149 016 008
028 1e0 066 133 010 000 02a 020
1f1 068 014 009 098 162 1c3 03f
096 182 1c1 13f 094 012 1c3 0bf
016 00a 031 08a 1cb 155 09e 009
1fb 1ea 010 068 1c1 13f 014 020
1c1 03f 004 002 0a0 042 0a4 00a
0a8 122 0b8 022 0b0 102 098 062
024 012 01e 040 092 00a 191 1f2
0b0 00a 09e 10a 021 00f 1e6 1f2
010 00a 069 013 096 08a 01e 02f
0b0 1ea 069 00b 15c 109 15e 0b2
1b1 1cf 0b0 008 014 080 082 182
090 102 092 082 0a4 002 0a6 182
004 002 001 001 15e 149 15c 132
01e 1ef 1de 1cf 041 00f 014 009
1c3 03f 016 00a 01e 020 014 040
1fb 16f 01c 1e0 014 00f 023 1cb
09e 009 1c3 1eb 0a8 168 014 009
1c3 19f 0b0 148 012 189 012 069
0a0 048 0b8 128 014 000 1c1 03f
004 002 0a8 0a2 0aa 00a 090 102
098 022 088 122 080 042 0b8 062
0b0 082 0a0 0c2 098 0e2 090 102
088 122 080 142 0b8 162 010 00b
11e 008 01c 02f 001 00e 01e 08f
031 00f 090 00a 11e 008 02c 1e0
1e1 1f6 066 001 030 00a 026 193
09c 018 024 000 012 180 0b4 18e
114 008 010 028 021 00a 016 0a0
1c3 11f 019 00a 1c1 156 01e 1e0
009 1ea 001 12a 01c 1e0 1a1 14e
05c 001 01c 08e 11a 00e 071 1aa
02e 0c0 001 100 010 028 1c1 0bf
01e 000 016 1ea 090 102 082 182
092 082 0a4 002 0a6 182 0a8 102
0aa 082 0ac 002 0ae 182 0b0 102
0b2 082 0b4 002 0b6 182 004 002
1c1 1bf 01c 02e 043 06e 01c 1e0
003 1d2 05c 032 01c 1da 040 14e
024 032 1c1 1bf 012 080 05c 032
041 012 01c 1da 040 00e 02b 012
01c 000 018 000 05a 02e 01a 1ba
15a 00d 032 00e 01c 02e 01b 18d
01a 04d 0da 02d 0dc 120 19c 1ae
01c 1c0 1dc 06e 192 1c9 01a 1c0
05c 032 01c 1da 15c 1ce 019 1ae
024 1f2 05b 012 01a 178 01c 018
018 000 01c 02e 03e 18e 073 1ae
01c 100 02e 000 028 000 020 000
022 160 05a 039 01a 1ba 154 00d
021 00a 032 039 021 00a 01a 04a
061 00d 019 059 192 069 1c1 13f
010 028 11c 008 01a 02e 02b 00d
01c 08e 01b 00e 012 000 1c1 03f
01a 1da 15a 1cd 018 00d 019 00c
01a 04d 063 00d 024 1f2 1c1 03f
1d1 1d7 041 059 079 02e 192 069
118 018 01a 0a0 059 1ac 01a 0a0
000 1b8 01a 100 051 1ae 068 054
1dc 194 01a 180 021 1ae 1dc 074
01a 060 079 1ae 192 049 09e 018
016 138 014 018 080 1e2 1c3 03f
02e 00a 071 00a 028 1e0 012 1e0
098 098 032 009 096 118 094 002
1c3 01f 02e 00a 051 00a 0a0 198
118 010 011 00c 116 170 01e 0a0
1d4 1eb 00c 158 029 1ec 1d6 10b
021 00b 01e 1e0 019 1ea 098 098
001 000 019 059 192 069 18b 132
068 054 032 012 01c 160 02e 100
1c1 0bf 01a 1e0 018 009 1d1 14d
198 049 016 0a0 088 1c2 080 182
1c3 09f 1da 00a 098 002 09c 082
020 000 022 160 001 00d 09a 001
1d4 1ea 01a 08d 014 14d 114 00a
039 00a 05a 001 056 001 01a 00d
016 0cb 10c 00d 061 146 198 06c
014 1e0 001 000 01a 1e0 1eb 14d
01a 1ee 1a1 1b7 192 069 02e 00e
1c1 0bf 01a 0f8 156 10a 000 16d
02e 037 01a 0f8 000 14d 02e 037
012 00c 1c1 03f 01a 02d 053 16d
01a 1ea 05a 00d 15a 00d 016 120
1d1 1ab 01a 1ea 05a 00d 15a 00d
18b 1ab 014 00a 054 00a 1a8 034
154 00a 1c1 03f 1a8 054 1c1 13f
1dc 049 053 00e 1dc 034 05c 08e
1e8 094 192 1c9 02b 014 192 109
1c1 1bf 116 178 1d6 00b 069 00b
1d6 00c 031 00b 1f2 1ec 098 018
112 1b0 098 198 118 1b0 049 12c
118 170 116 150 058 10c 198 16c
061 00c 118 010 038 1a0 09e 002
1d8 1ec 018 1ec 034 18c 0a4 18f
0a2 001 00c 002 014 020 022 091
00c 1e6 03a 1e0 016 0f1 116 00b
016 170 13c 00b 116 02b 056 10b
196 1cb 009 00a 1b1 15d 014 00b
090 162 098 002 1c3 11f 088 142
054 03a 014 152 154 00a 1c3 09f
09e 082 059 14f 09e 001 094 102
0a0 182 022 08f 01e 002 034 03a
03a 1e0 038 1a0 00c 1ef 02e 037
053 197 11c 010 15c 0ce 1dc 02e
031 00e 029 00a 058 03a 024 192
15c 012 079 00e 01a 1f9 1f2 1ed
014 018 1c3 03f 02e 00a 01b 00a
01a 080 11e 178 049 1b7 1de 1af
079 00f 02e 0a0 001 080 03b 12c
032 1e0 1c1 1bf 02b 0cb 1c1 0bf
061 019 014 170 016 010 158 039
05a 0f9 016 02b 01a 1ac 118 1eb
01a 18d 1f2 1ed 04b 14b 009 129
11a 178 1da 02d 04b 00d 018 160
016 018 014 010 1c3 11f 063 00a
11a 178 1da 08d 019 00d 082 182
090 102 092 082 0a4 002 0a6 182
0a8 102 0aa 082 0ac 002 0b0 102
0b2 082 0b4 002 0b6 182 014 017
0ae 182 004 002 001 001 02e 080
1c1 03f 11c 0d8 1dc 00e 033 00e
09c 018 114 015 016 195 1dc 1ee
016 1cb 1c3 09f 090 158 1c1 0bf
004 002 098 142 014 182 098 022
090 162 088 182 0b8 162 1c3 19f
01e 1e0 011 1ea 01c 000 09e 08e
098 082 011 00f 000 00f 09e 182
011 00f 000 00f 0a8 1ee 014 000
021 00c 016 182 014 102 1c3 19f
082 182 004 002 001 001 014 160
1c1 03f 004 002 088 122 098 022
090 102 080 042 0b8 062 098 162
012 120 021 00a 010 00a 016 182
014 182 024 00c 1c3 01f 012 00a
071 00a 0a6 182 096 182 014 002
080 062 1c3 1bf 012 00a 079 00a
01e 162 121 00f 11e 0c2 1de 00f
061 00f 114 013 096 182 1e4 032
1c3 11f 096 182 090 148 014 18b
183 0bf 15e 0d3 098 148 080 068
048 1e8 020 048 022 008 0b8 008
0a8 008 082 182 090 102 0a4 002
0a6 182 014 009 092 082 004 002
001 001 012 0c0 080 008 1c1 13f
012 080 1c1 0bf 004 002 090 102
088 122 0b0 082 0a8 0a2 098 022
080 042 0b8 062 0a0 0c2 098 0e2
090 102 088 122 028 00b 080 00d
016 182 012 00a 098 182 02a 00d
183 13f 010 120 041 00a 110 029
071 008 11e 009 010 0e0 1de 02f
011 00f 090 189 09e 089 098 182
010 1e8 1d1 10c 010 00c 02c 000
02e 000 030 020 032 1e0 039 008
09e 089 0a6 182 1dc 1ef 079 00e
164 153 15c 12f 024 1f2 1e4 1d2
061 012 059 00f 094 109 1a9 158
010 040 022 109 082 182 014 008
090 102 092 082 0a4 002 0a6 182
0a8 102 0aa 082 0ac 002 0ae 182
0b0 102 0b2 082 004 002 001 001
096 109 094 009 1c3 11f 1c1 03f
059 12a 010 020 1c1 1bf 0b0 149
096 109 014 013 183 0bf 02b 00a
15a 128 018 152 039 00d 15e 153
01c 1b2 1d1 1cf 01a 04f 09e 117
114 033 016 014 09e 10f 098 1a2
003 00f 063 00a 09a 182 05a 12d
09e 015 010 1a8 028 1b4 01e 1af
080 1f5 09e 089 01e 1af 0a8 1e9
1c1 1bf 0b8 189 096 189 014 013
0a4 089 183 1bf 05b 00a 1da 1f2
01a 1b6 1d1 1a8 01a 008 09c 089
026 193 1dc 1ee 01e 1ca 01e 1f3
118 00f 01e 154 014 02a 000 18f
053 14d 1c1 1bf 004 002 016 182
0b0 102 0b8 022 010 00a 183 1bf
051 00a 080 008 082 182 090 102
004 002 001 001 004 002 0a0 042
024 00b 016 182 0b0 102 098 062
0b8 022 0a8 122 090 082 088 0a2
080 0c2 0b8 0e2 010 00a 183 1bf
026 120 071 00a 126 028 061 013
092 188 1d1 132 012 012 09e 088
0a8 008 031 009 0aa 182 168 155
068 134 039 00f 01e 1ef 01c 1e9
15c 08e 15a 08f 191 1ae 01c 080
096 108 1de 1ee 0a8 1e8 012 1e9
039 00b 02e 1e0 02c 020 0a4 088
199 134 024 132 0a8 048 1d4 1e9
031 00a 014 015 183 0bf 019 00a
152 129 014 149 1e4 1f2 001 012
09e 188 031 14f 0b8 148 001 000
096 108 0b0 168 1c1 13f 094 008
024 092 0a8 048 1c3 11f 016 00a
079 0ea 022 0c8 026 020 082 182
090 102 092 082 0a4 002 0a8 102
0aa 082 0ac 002 0ae 182 014 013
0a6 182 004 002 001 001 1d9 156
09e 015 1a1 1ea 026 040 022 068
1c1 1bf 012 089 0b0 148 1c1 03f
004 002 098 022 090 102 088 122
098 162 021 00a 010 00a 016 182
014 182 183 0bf 069 00a 092 182
096 182 014 008 080 128 1c3 09f
069 00a 01e 168 101 00f 11e 0c8
1de 00f 011 00f 114 009 096 188
1c3 11f 090 148 15e 0c9 014 008
048 1e8 1c3 11f 011 00a 080 008
082 182 090 102 092 082 004 002
001 001 01e 080 04b 1ea 014 0a0
1c1 1bf 014 120 1c1 13f 004 002
016 182 0b0 102 0b8 022 010 00a
183 13f 051 00a 080 008 082 182
090 102 004 002 001 001 004 002
0b0 102 010 00b 016 182 0a0 042
0b8 022 0a8 122 098 062 090 082
088 0a2 080 0c2 0b8 0e2 0b0 102
0a8 122 024 00a 183 03f 071 00a
079 008 090 102 082 182 092 082
0a6 182 0a8 102 0aa 082 0ac 002
0ae 182 0b0 102 0b2 082 014 012
0a4 002 004 002 1c1 09f 0a6 012
02c 1e0 012 016 028 100 02a 1e0
096 112 039 00b 014 013 183 0bf
071 00a 09e 192 11c 00f 001 00e
11a 16f 018 16e 1da 1ed 00c 1b2
019 00c 018 04e 009 00c 1d8 1ed
039 08c 051 0ad 1da 00e 019 00d
1d2 1ee 09c 012 12c 1af 098 1d2
11c 1af 071 0ce 11c 16f 11a 14f
05c 10e 19c 1ae 049 00e 11c 00f
00c 1a0 098 193 1dc 1ee 01c 1ee
01c 0ce 0a0 001 022 002 016 020
020 090 022 1f1 038 1e0 01a 150
11a 00d 01a 1af 13a 00d 11a 02d
05a 10d 19a 1ad 039 00b 1a1 1dc
056 02e 016 16c 040 1ab 01c 02e
016 00d 014 02a 04b 0ca 11e 00f

.bram_init 25
00f 119 003 098 100 09f 00e 19c
1c0 01d 000 018 014 099 1af 19f
000 178 100 01f 00a 09c 1e5 19f
100 178 020 119 100 098 000 099
100 098 000 199 100 178 000 099
002 178 100 09f 00e 13c 000 098
0a0 11b 020 018 000 118 1f0 11f
044 11f 000 118 001 118 024 11b
1c0 11d 001 018 1c0 09d 00c 118
010 018 000 098 1c0 11d 001 018
1c0 11d 000 018 100 118 018 099
100 018 014 019 1ef 01f 000 018
100 01f 00a 018 000 018 100 09f
004 138 000 018 100 098 024 119
018 118 02f 118 100 098 1d0 198
00e 098 00c 118 00e 118 010 098
00e 178 014 098 004 018 00c 098
00e 098 00a 098 000 098 1f0 09f
000 118 000 098 001 118 001 178
1a9 01f 005 178 100 01d 001 178
000 098 000 118 191 11f 005 018
0e8 11d 001 198 000 178 000 098
179 17f 005 098 0d0 11d 00c 018
001 118 000 118 000 118 010 118
159 09f 001 1b8 1f0 01f 000 118
000 118 001 018 141 11f 005 098
098 09d 001 118 000 018 000 098
129 11f 005 118 080 01d 001 098
000 118 000 118 111 09f 00c 018
005 018 010 018 060 01d 1e0 01f
001 098 000 138 001 018 001 098
00c 098 0e5 19f 005 118 03c 09d
00c 178 001 098 000 098 0cd 09f
00a 118 024 09d 00c 098 001 118
000 018 0b5 11f 01c 118 005 098
020 178 004 11d 1f0 09f 000 198
000 118 000 118 001 098 008 178
089 09f 005 118 1e0 01c 000 118
001 118 000 118 071 11f 005 118
1c8 11c 100 118 024 119 018 118
02f 118 100 118 1d0 118 00e 098
008 018 000 098 000 118 005 098
198 11c 000 118 000 018 000 098
029 11f 005 1b8 180 09c 00c 098
001 018 008 098 010 098 000 018
1f0 01f 008 098 000 118 000 098
000 178 001 118 009 118 001 098
008 118 1e5 11e 018 098 01f 118
1ff 1bf 0d9 09f 001 018 1e0 11f
000 098 000 178 000 098 1bd 17e
119 09f 00c 118 008 018 001 018
004 018 001 018 010 018 000 018
1f0 01f 008 018 009 018 012 018
001 018 000 018 008 018 000 098
0d9 17f 001 098 00a 118 1ff 09f
0ff 118 1e0 09f 001 198 061 11f
000 098 000 178 000 098 14d 09e
00c 118 000 198 008 118 004 118
000 098 010 098 000 098 100 198
1d0 018 000 098 001 098 000 118
100 098 02a 099 000 198 100 198
024 199 000 098 000 198 000 098
001 098 1f0 19f 000 018 000 118
001 098 008 118 0e1 09e 028 098
038 09c 009 098 001 118 000 118
000 098 0c5 09e 00a 098 01c 09c
001 098 000 098 000 198 0ad 01e
00a 118 1ff 09f 000 11c 1c0 09f
001 118 000 118 000 098 08d 17e
005 098 1e5 01f 0c5 09e 001 118
000 098 000 118 071 09e 008 178
00c 198 028 018 010 098 1bd 11f
1e0 09f 008 118 001 098 1ff 17f
009 118 012 118 013 118 014 098
015 018 016 098 003 118 028 098
001 118 000 098 000 118 000 098
000 098 0ff 098 0bd 11e 000 098
001 09f 1ff 11f 020 098 041 01e
000 118 01c 098 000 118 018 178
014 098 010 118 00c 098 008 098
004 118 000 098 020 018 000 018
003 178 00a 098 0ff 118 1b5 01e
1a0 01f 1ff 11f 1f6 01f 000 098
1ed 09d 051 11e 001 118 195 09e
000 118 180 09f 000 118 1ff 11f
009 178 1c9 11d 18d 09f 009 11a
00a 098 1dd 09e 009 098 00a 098
001 178 1dd 09f 1e0 09f 008 118
001 098 009 098 012 118 013 118
014 178 015 098 1ff 01f 003 018
028 098 000 098 000 118 000 1b8
000 098 1d1 09d 001 198 0fe 018
111 11e 1ff 1bf 020 1b8 151 09d
000 098 01c 018 018 118 014 098
00c 098 008 178 004 098 000 118
010 098 020 118 000 098 003 098
00a 178 0ff 198 0c9 09e 000 118
1a0 09f 1ff 19f 1f5 11f 013 098
013 098 0f9 17d 1ad 09f 000 118
001 098 09d 09e 1e0 09f 191 09f
1e0 11f 008 098 000 098 001 098
001 118 0ff 098 12d 09d 000 098
071 09e 000 178 11d 09d 001 178
061 09e 000 118 000 098 0c5 09e
001 098 00a 198 095 11d 01c 098
018 178 00c 018 020 098 000 118
001 098 02a 118 000 098 000 018
1f0 01f 198 11f 001 018 1a9 11d
00c 018 1ff 01f 010 098 000 198
100 119 100 019 100 098 002 018
028 099 00d 098 00b 198 008 018
000 1b8 100 1b9 000 098 100 099
000 098 000 098 199 19f 1e0 01f
001 198 008 018 009 018 012 098
013 198 1c0 11f 1c0 11d 100 098
00f 118 000 118 001 178 1a4 11f
028 099 020 198 01c 018 018 178
014 018 010 118 00c 1b8 020 018
000 018 000 098 189 1bc 000 098
02a 098 002 098 00f 098 000 098
000 118 000 018 1ff 09f 00f 098
1b5 11f 1c0 11d 00b 098 1ff 19f
00e 018 1c0 11d 000 098 0b9 09d
1d9 09f 07f 178 00a 098 010 118
010 098 000 018 04b 11f 040 198
000 118 02f 098 000 178 084 11e
000 098 080 178 000 118 00a 178
001 118 010 098 010 098 002 098
1ec 09f 080 098 0ff 198 000 018
000 198 000 098 07f 118 02a 118
100 018 020 098 04b 11f 000 098
000 098 001 098 084 17e 00a 118
100 01f 000 098 000 118 000 018
000 018 08f 018 010 018 000 018
084 01e 010 018 000 018 100 018
00c 018 1bc 018 000 018 1ff 09f
010 018 010 098 04f 138 002 098
004 178 008 018 0ff 098 00d 118
090 018 008 018 02b 098 000 098
060 19e 002 178 00c 118 000 178
000 098 00d 11a 001 098 00a 118
000 118 000 118 000 118 00d 17a
001 098 00d 11a 010 1b8 010 018
1e5 01f 1f0 11f 1f1 11f 1e0 01f
1e9 11f 1d0 11f 1e1 11f 1e6 09f
1d9 11f 008 098 1d1 09f 1b0 17f
1c9 01f 1ff 09f 1a0 139 00e 098
1b9 17f 140 09f 001 118 00c 118
139 11f 001 118 000 118 008 118
00f 098 002 118 003 098 010 098
00e 098 018 098 00f 178 000 098
000 118 000 018 000 018 000 098
001 118 001 178 00a 09a 00c 11a
00d 018 1e0 11f 000 018 010 098
1fe 11f 1fe 01f 00f 018 00a 098
024 178 02b 018 00e 118 000 098
000 178 000 018 000 118 1ff 11f
040 118 000 118 01f 118 03a 118
000 118 001 018 02d 018 1ec 01f
000 018 030 098 1ff 01f 00c 098
002 138 00f 098 00e 118 000 178
000 098 000 178 020 098 000 118
009 118 00f 118 000 118 009 118
000 118 01c 118 018 118 00f 118
020 118 000 118 000 098 1e0 11f
008 098 001 098 000 118 1c0 09f
000 178 1c0 09f 004 118 006 018
1ae 11f 100 018 038 099 001 098
00b 118 004 018 000 018 001 018
00c 198 180 11f 000 098 199 09f
028 1b8 04b 098 100 098 038 119
1e0 01f 008 018 001 098 000 118
00b 018 008 098 02c 098 000 198
001 118 001 118 000 018 00c 118
000 098 001 118 1ff 01f 01c 098
02c 018 018 018 020 018 000 018
000 018 000 018 1f0 01f 008 018
009 018 001 018 1ff 09f 000 138
02f 018 000 018 179 17f 004 178
060 118 02b 099 02a 179 003 118
008 018 00e 098 000 178 055 11d
04e 098 02c 198 000 118 018 018
0ff 198 002 118 000 198 115 01f
040 018 000 098 003 018 1c8 11f
062 138 1ed 11e 020 018 000 098
005 018 1cc 19f 07e 198 1d5 19e
00a 118 001 018 00c 198 000 118
008 178 004 118 010 018 000 098
002 018 1e5 17f 1c0 11f 021 098
028 198 029 118 032 098 033 018
034 098 035 098 036 198 000 198
00b 018 1d5 19e 1ff 09f 0cf 119
100 118 034 179 00c 098 020 098
00c 118 100 118 008 098 000 178
040 118 000 118 038 019 000 018
000 098 000 138 001 098 003 118
040 098 03c 098 038 118 034 118
030 118 02c 118 028 118 024 118
020 118 040 118 000 098 038 179
001 098 004 118 000 018 001 118
1a0 01f 000 118 1bd 09f 000 018
000 118 075 11f 002 018 06f 018
010 098 1f2 118 032 099 000 098
000 198 091 19e 00a 118 010 198
004 018 1f4 19f 010 118 001 198
000 118 003 098 000 098 000 018
029 11f 02a 198 004 118 1f2 09f
004 118 02f 098 00c 178 004 118
00f 098 001 198 13d 09f 001 118
00a 018 00d 118 12d 11f 038 178
037 018 008 118 00e 178 000 019
1ee 19f 043 118 042 178 028 098
008 118 00f 118 000 098 050 018
1f5 01d 000 018 03c 018 012 018
001 018 1ff 01f 013 018 0ff 098
1af 01f 039 098 014 138 180 11f
1ff 01f 014 118 180 09f 03e 118
03d 178 008 198 00f 118 015 178
00f 098 160 11f 040 118 03f 118
008 118 00f 118 000 098 04c 098
185 09d 03b 178 03a 118 008 018
00e 018 140 09f 032 118 004 178
00f 118 013 018 12e 11f 00e 01a
134 09f 034 118 100 018 1f5 01f
109 17f 000 118 1f5 01f 003 098
009 118 000 178 1f5 11f 009 118
001 018 00e 018 002 018 00f 098
02e 138 009 098 016 118 00f 098
003 178 06e 098 057 178 056 098
008 098 00e 118 00f 118 0a0 09f
058 178 0e1 11d 002 118 1ff 018
02a 018 009 098 089 13f 100 098
030 119 014 098 001 098 02f 119
00f 118 100 118 07c 11c 00f 118
1e5 11e 060 11f 00f 118 002 118
00f 118 001 098 1b5 17f 02e 118
001 118 001 018 009 018 1a1 01f
00b 018 171 01e 01b 018 01a 018
000 018 008 018 00d 018 003 098
00f 018 015 098 014 178 008 018
00e 098 010 098 00f 098 000 098
001 018 14b 118 010 098 1e0 17f
009 118 001 018 008 018 012 118
013 018 000 098 04e 098 000 118
002 118 000 098 0ad 118 003 098
0cd 118 02f 118 001 098 01c 118
00b 098 009 018 00f 018 135 11d
020 018 1ff 11f 01c 018 018 018
014 098 010 198 00c 118 000 018
020 098 000 018 01c 098 001 098
009 198 1ff 1b8 012 1b8 00f 098
000 098 02c 098 0e9 09d 1a0 19f
1ff 018 013 198 02c 018 001 018
008 098 012 198 000 118 004 118
199 09f 014 198 014 118 18d 09f
01c 098 008 098 00f 118 0a5 01d

.bram_init 26
0c0 061 000 0e0 000 060 000 1e0
000 060 000 060 000 060 000 060
184 07f 194 07f 198 07f 19c 0ff
1a8 07f 1ac 07f 1b0 07f 1b4 1ff
138 07f 13c 07f 140 07f 144 07f
170 0ff 174 07f 178 1ff 17c 07f
100 07f 0a0 06d 0f0 060 0e0 060
0d0 060 0c0 1e0 0b0 060 0a0 060
090 060 080 060 070 0e0 060 060
050 1e0 040 060 030 060 020 060
010 060 000 060 100 1e0 008 066
000 062 140 07e 000 060 1a1 07e
015 066 000 062 0f1 07e 000 062
071 062 000 060 1c1 060 02d 1e0
001 060 035 060 011 1e0 011 060
1b7 07f 000 1e2 1d1 0e1 000 062
031 1f7 02d 060 001 060 011 060
1d7 07f 000 060 001 071 011 066
194 06d 000 060 001 060 001 060
011 060 140 07f 0a0 060 0a4 060
0c8 0e0 0cc 060 050 060 054 1e0
058 060 05c 060 060 060 064 060
068 060 0e8 1e0 1fc 07f 174 060
07c 060 028 060 034 0e0 020 060
178 1e0 088 060 170 060 1d4 060
001 060 032 060 045 060 002 060
082 0e0 101 065 011 060 1fd 07f
011 1e0 03d 060 1fc 07f 081 065
1d1 07f 035 0e0 1e1 07f 0b5 1e4
1fd 07f 1c1 07f 197 07f 1fa 066
143 061 1f6 1e3 143 060 1de 07f
1fe 061 05c 060 01a 0e0 020 060
04e 1e0 01a 060 006 060 102 062
002 060 041 060 000 060 000 060
01b 067 118 1e6 199 066 11a 066
001 0e7 1fe 07f 041 1e0 1d0 063
0b0 060 11a 07f 001 062 021 060
072 062 012 060 041 060 002 060
004 060 1fe 07f 1c2 1e1 011 060
004 060 1fc 07f 1fe 07f 012 0e0
041 060 102 1e1 1c2 07f 1fc 07f
11a 065 1d2 07f 154 065 1e2 07f
154 065 045 0e0 0e0 061 1ec 060
11a 060 0c0 1e0 16c 060 11a 060
17e 07e 008 060 001 0e1 011 060
1c1 1ff 1fc 07f 010 060 01a 060
002 1e1 0f2 061 1f8 07f 1e0 062
1f4 060 01a 0fe 004 060 181 1e0
137 07f 101 060 011 060 13a 062
006 060 019 060 012 1e0 021 060
055 060 072 060 002 060 070 060
010 060 019 0e0 030 060 006 1e0
05c 0e0 016 07f 040 060 006 060
042 1e0 046 0e0 059 060 005 1e0
001 060 006 0e0 041 060 097 1fc
012 060 170 060 022 060 0f0 060
002 060 1d8 07e 071 060 006 060
046 060 012 060 041 1e0 102 07f
012 060 0f2 060 022 060 072 0e0
055 060 0b7 1ff 1fe 07f 1c2 07f
087 07e 1fe 07f 1c2 07f 147 0ff
006 060 000 060 16c 060 019 060
030 060 019 1e0 002 060 002 060
045 060 1f4 07f 1b0 0e0 076 061
081 1e0 011 060 13a 060 006 060
012 1e0 045 1e0 041 060 00c 0e0
046 060 05a 1e0 01a 060 002 060
021 060 005 060 006 060 082 07e
081 07e 012 060 041 060 032 060
006 1e0 046 060 027 07e 045 060
1fc 07f 0b0 0e0 0a0 060 090 1e0
080 060 070 060 060 060 050 060
040 060 030 0e0 020 060 010 060
0c0 060 000 060 000 060 0d2 1e0
004 060 0b2 061 041 060 041 060
002 0e0 1e0 060 062 1e0 077 060
0bc 060 19b 1e0 006 1e0 047 07e
093 07f 004 0e0 066 060 051 1e0
107 068 066 060 182 07f 117 060
008 060 041 060 018 060 024 060
014 060 132 060 041 060 002 060
082 1e0 142 07f 1ff 061 06b 060
17e 07f 0fe 0ff 1fe 061 057 1e0
045 060 0d7 07b 006 060 041 060
11a 07f 1fe 07f 007 07f 000 0e0
1e7 07e 011 060 1fe 07f 041 1e0
007 07c 1fe 07f 1c2 07f 067 07a
100 0e0 180 07f 006 1e0 05a 060
006 060 082 079 180 07f 1fc 061
09a 1ff 006 060 041 060 1c1 078
047 079 1a4 0ff 027 079 17c 1e1
17e 07f 1f7 078 011 060 0b8 07d
004 060 010 060 055 1e0 019 060
010 060 054 060 044 060 040 0e0
000 060 147 1f8 1fc 07f 001 060
001 060 03d 060 000 060 180 1ff
020 1e0 001 0e0 000 060 024 060
141 0f9 001 060 001 0e0 004 060
030 1e0 034 060 0f4 068 000 060
1e1 079 0c4 068 1c4 064 000 060
101 077 001 066 000 060 000 060
000 1e0 000 060 000 060 000 060
000 060 1d4 0ea 020 060 030 1e0
001 060 001 060 0c7 075 000 060
000 060 100 07d 0b1 0fa 084 062
0a0 062 0d0 062 0a4 062 0c8 062
0cc 062 0d4 1e2 0d8 062 05c 062
060 062 0c4 067 000 0e0 000 060
111 1fa 0f1 063 074 067 001 060
001 060 101 060 000 1fe 001 060
039 060 001 060 101 063 039 0e0
004 060 04d 1e0 031 060 000 060
041 060 038 060 04d 060 002 1e0
001 060 000 060 061 07b 160 064
024 0e1 005 060 0a7 1ff 184 060
081 061 024 060 0bd 07f 101 1e4
195 07f 081 064 022 0e0 041 060
029 1e1 005 060 055 061 000 07e
000 07e 000 060 004 060 042 060
032 060 008 060 000 07e 000 060
00c 060 023 1e0 014 060 001 061
101 060 002 060 000 0fe 001 060
039 1e0 101 1e3 03f 060 04a 060
04a 060 020 06f 028 0e0 005 060
04a 060 002 1e0 101 07f 114 060
160 06f 097 07f 019 07f 005 060
04d 060 0a7 0fe 049 060 140 06e
028 060 127 07f 055 062 100 06e
028 1e0 0e7 07f 0d0 06e 028 060
0b7 07f 04a 060 181 0fe 0a7 07f
03c 060 149 1e0 055 061 101 061
12c 060 1d0 06e 004 060 0f0 062
0e0 062 0d0 1e2 0c0 062 0b0 0e2
0a0 062 090 1e2 080 062 070 062
060 0e2 100 062 000 1e0 040 060
044 060 048 060 061 060 041 060
039 060 04c 060 030 060 021 060
039 060 1f1 07f 050 060 029 060
0c0 1ed 12c 060 000 06e 000 060
127 07d 12c 0e0 1c0 06d 040 1e0
044 1e0 048 060 061 060 041 060
039 1e0 04c 060 021 060 000 060
039 060 035 0e0 000 060 000 1e0
037 07a 154 060 005 060 0b0 1ed
190 060 05d 07e 0d0 06c 030 060
041 0e2 009 060 1a9 1fd 00d 060
021 07d 038 0e0 034 060 005 1e0
021 060 039 060 021 060 021 060
03d 060 041 060 03c 060 041 060
0f4 0e1 121 07d 10c 060 130 06c
005 060 000 062 03d 1fc 000 060
1c1 07a 1c4 061 107 07d 000 0e0
091 07b 184 1e1 000 060 0c7 07d
100 07f 000 060 0a4 060 001 060
141 061 0c8 1e0 001 060 000 060
0c1 07b 0cc 060 0d8 060 068 0e0
084 060 0a0 1e0 0d0 060 0d4 060
05c 0e0 060 060 064 1e0 001 060
074 060 000 060 101 07b 000 060
124 060 0e0 1e0 0f0 060 0d0 0e0
0c0 060 0b0 1e0 0a0 060 090 060
080 060 070 1e0 060 1e0 050 0e0
040 060 000 060 1d1 079 100 060
0d4 060 040 060 001 060 025 060
001 1e0 000 0e0 03e 060 001 0e0
03c 060 011 0e0 035 060 1a1 07f
1fd 07f 1f1 07f 012 060 002 060
003 060 000 1e0 049 060 000 1e0
190 06f 132 07b 050 060 001 1e0
002 060 006 060 130 06f 1d1 07f
000 060 040 060 152 07b 162 060
052 0f9 0c0 06f 000 060 171 1fb
000 060 000 1e0 178 1e0 161 07b
050 060 001 060 181 07f 1fd 061
0be 060 003 060 1f0 06e 006 060
1d1 07f 040 1e0 0de 060 021 0e8
022 060 1b7 07d 002 0e0 160 0ee
006 060 067 1ff 003 060 120 06e
137 07f 000 060 051 079 0e0 06e
006 060 117 07f 1c0 07f 000 0e0
020 060 000 060 0b1 066 0b1 066
029 1e8 004 060 010 06e 0a9 060
001 060 020 060 030 060 000 1e0
181 07b 040 1e0 1b0 06d 001 060
000 060 001 060 1f1 07b 160 1ed
020 060 030 060 000 060 0a1 0fc
040 060 100 1ed 001 1e0 081 060
001 1e0 011 060 1b9 07f 029 1e0
080 1e0 001 060 139 060 001 060
000 060 000 060 005 060 1a7 07f
005 060 0b0 060 001 060 001 060
005 060 001 060 1b9 07f 081 060
005 0e0 009 060 029 060 03d 1e0
001 060 139 07f 101 07f 001 060
000 060 005 1e0 001 060 080 060
000 060 107 07f 000 0e0 140 07f
0a0 1e0 0a4 060 000 060 000 060
0c8 060 04c 060 084 060 001 060
001 0e0 151 061 111 062 025 060
000 1e0 0e0 060 001 060 002 060
030 060 011 0e0 0a0 066 030 1e0
081 060 001 060 002 060 001 060
001 060 001 1e0 001 060 0b0 060
0a0 060 090 060 080 0e0 070 060
0c0 1e0 000 060 011 060 087 07f
1c0 1ff 020 1e0 024 060 000 0e0
000 060 004 1e0 111 062 111 062
025 060 030 0e0 020 060 010 060
040 060 000 060 001 060 011 060
001 060 177 1ff 000 060 000 060
000 060 180 07f 181 1fc 024 060
048 060 04c 0e0 050 060 054 060
004 1e0 020 060 190 06a 000 060
000 1e0 000 060 000 060 112 062
011 07d 000 060 000 0e0 152 061
0c0 0e0 001 060 031 060 0a5 060
021 1e0 011 060 001 1e0 172 07c
002 060 140 069 004 060 011 1e0
149 07f 001 0e0 000 060 1d1 1f9
0d0 069 005 1e0 024 1e0 0bd 07f
070 060 060 060 050 060 040 1e0
030 060 020 060 010 060 080 1e0
000 1e0 1c0 07d 000 1fe 004 0e2
000 060 000 1e0 001 068 001 060
011 0e0 005 060 1b1 1ff 1b5 07f
000 060 001 060 000 060 171 07c
000 060 041 07d 0f0 068 030 1e2
040 062 000 060 028 060 000 060
071 0fd 080 068 001 1e0 001 060
140 07f 070 060 000 060 084 0e0
120 069 070 060 001 060 001 1e0
001 060 000 060 0b1 07d 1a0 067
0b0 0e0 0c0 060 000 1e0 028 060
000 1e0 0f1 1fd 130 0e7 030 0e0
000 1fe 02d 070 167 07f 004 0e0
029 060 000 1e0 151 07d 0a0 067
140 07f 0a0 060 001 060 001 060
000 060 070 060 0a4 1e0 084 060
120 068 070 060 001 060 001 0e0
081 060 000 1e0 1b1 07d 1a0 066
0b0 060 0a0 060 090 0e0 0c0 060
000 060 011 060 000 1e0 070 060
020 068 070 060 001 0e0 001 060
000 1e0 001 07e 117 1ff 028 060
167 0fb 050 069 030 060 001 060
030 1e6 001 060 000 060 051 1fe
010 1e6 077 1ff 000 060 1c0 0ff
1d1 07f 004 1e0 1b0 065 030 060
000 060 041 060 040 060 080 066
140 1ff 0a0 060 084 060 0a4 060
0c8 0e0 04c 060 050 1e0 004 060
0a9 060 0a0 0e0 0b0 060 090 060
080 060 070 0e0 060 060 000 1e0
0a1 061 0c0 060 030 065 001 1e0
001 060 001 0e0 000 060 030 1e0
0e0 066 030 060 001 060 001 1e0

.bram_init 27
06f 000 013 000 013 000 013 000
013 000 013 000 013 000 013 000
023 097 023 096 023 095 023 094
023 093 023 092 023 091 023 090
023 097 023 096 023 095 023 094
023 093 023 092 023 091 023 090
113 080 0ef 028 083 090 083 091
103 091 183 091 103 092 183 092
003 093 083 093 103 093 183 093
003 094 083 094 003 097 083 097
103 097 183 097 113 080 073 000
117 010 113 080 117 002 113 082
073 088 117 002 113 082 197 002
193 0c2 017 053 013 103 063 086
083 113 023 090 113 082 013 103
06f 1f8 117 002 113 082 197 00a
193 0c2 063 084 023 090 113 082
06f 1f8 137 00a 113 082 073 088
0ef 008 06f 000 067 140 193 083
103 092 113 080 023 093 023 092
023 091 023 090 023 097 023 096
023 095 023 094 023 093 023 092
023 091 113 007 013 007 193 007
193 001 013 002 093 002 113 004
193 004 093 007 013 005 093 001
083 1d4 063 07c 033 0c4 003 024
063 00f 063 140 183 1d3 113 1c3
193 1cb 1b3 143 093 003 063 1a2
003 1d3 063 103 003 1d3 063 102
113 183 193 1c3 06f 1f8 063 006
063 1b3 063 003 063 176 013 004
113 039 013 004 063 036 037 004
013 004 033 02c 013 03c 063 00d
013 044 133 0c1 103 1a1 063 185
063 1b3 063 1f3 063 037 063 0bf
063 14a 013 004 023 1d0 06f 000
113 001 0e3 00b 063 146 003 1d4
063 004 013 00c 033 144 003 014
093 004 013 004 063 07e 003 1d4
113 005 093 005 093 004 013 00c
033 144 063 067 103 011 113 181
063 1b5 103 011 063 183 103 011
063 189 023 1d2 06f 000 113 001
063 005 063 1b7 113 001 063 002
0e3 00c 113 005 063 146 103 1d1
013 144 093 185 113 189 033 004
063 16c 063 14c 113 002 06f 000
113 001 0e3 00f 113 005 063 141
06f 1f8 063 146 103 1d5 063 1bd
113 181 023 1d1 093 18d 103 1d1
0b3 145 023 152 023 153 063 186
113 189 133 141 183 195 193 1c5
023 193 013 004 033 01c 013 004
023 150 023 151 023 1d2 113 082
003 1d4 013 004 023 1d0 06f 1f8
103 011 063 181 103 011 063 18f
103 011 0e3 189 023 1d2 093 044
023 012 013 14c 033 144 0e3 161
083 014 063 040 083 014 063 04e
023 1d2 06f 1f8 093 145 013 004
06f 1f8 093 145 013 004 06f 1f8
113 041 113 185 193 005 023 1d0
063 1bc 033 0c4 083 025 063 14c
023 1d0 113 002 06f 000 063 14f
063 144 003 1d4 063 03d 093 004
013 00c 023 1d1 033 144 093 004
023 010 023 011 023 012 023 013
003 1d4 113 082 093 004 0e3 041
0e3 140 013 00c 033 144 083 014
093 044 023 013 06f 1f8 023 1d0
113 002 003 092 083 092 103 094
183 094 003 095 083 095 103 095
183 095 003 096 083 096 103 096
113 080 067 040 013 184 063 14b
013 184 063 03a 023 1d0 0b3 0c5
003 166 063 177 063 1f6 063 003
113 001 063 00b 113 001 06f 1f8
093 006 093 005 0b3 14d 0b7 006
093 046 0b3 17d 0e3 148 063 009
013 184 023 1d0 113 181 013 006
093 006 063 000 0b3 0c5 083 165
063 145 113 146 113 0be 063 03f
093 17d 093 145 093 17d 063 07b
023 1d0 06f 1f8 013 004 023 1d0
0e3 009 013 004 06f 1f8 013 184
06f 1f8 003 1d4 013 004 023 1d2
06f 1f8 093 044 013 004 06f 1f8
0b7 00d 113 185 093 145 0b3 16d
093 17d 0e3 14b 113 181 113 1b9
0e3 0f0 013 004 023 1d0 0e3 10e
06f 1f8 0e3 189 06f 1f8 093 1bd
0e3 14e 06f 1f8 103 1d1 0e3 1b8
093 185 113 189 023 1d1 133 141
093 005 023 190 023 191 023 192
023 193 06f 1f8 193 003 023 090
023 091 023 092 067 040 113 080
023 096 013 082 137 042 023 095
113 082 093 0c2 193 142 023 097
023 093 023 092 0ef 010 137 042
113 082 0ef 010 0ef 020 193 003
073 1c8 073 038 00f 008 013 000
013 000 013 000 013 000 013 000
00f 028 0ef 018 083 093 003 093
193 042 113 002 0ef 1f8 06f 000
137 042 113 080 113 082 023 097
023 096 023 092 023 095 023 094
023 093 023 091 023 090 023 097
023 096 0ef 010 137 042 037 04a
113 082 013 002 0ef 010 013 005
103 022 063 08b 1b7 023 023 1d2
137 073 023 1d1 113 183 023 1d0
193 004 023 1d2 093 1c2 013 002
113 1c4 093 005 023 050 183 093
063 1cf 137 042 113 082 06f 000
0ef 020 013 002 06f 1f8 0ef 020
063 084 0ef 020 193 083 063 1c0
193 083 063 1c6 1b3 103 183 1e3
063 1ca 013 002 063 00a 037 025
1b7 024 093 002 113 004 013 105
193 0c4 093 005 037 026 013 002
193 005 113 005 0ef 020 063 082
063 00e 023 190 1b7 023 023 1d1
1b7 073 193 1c3 023 010 023 190
023 0d0 0ef 020 023 083 013 002
023 0d0 183 113 0e3 1c8 113 002
0ef 020 06f 1f8 113 082 013 09a
023 050 06f 1f8 063 00c 0ef 020
0a3 083 06f 1f8 063 00b 0ef 020
123 083 06f 1f8 0ef 020 1a3 083
06f 1f8 023 0d0 0e3 004 06f 1f8
183 0a3 063 1c2 063 1c3 063 1ca
113 002 0ef 020 113 002 083 090
003 092 083 092 103 094 183 094
003 095 083 095 103 095 183 095
003 096 113 080 067 040 183 0a3
103 0a3 103 0a2 193 1cb 113 18b
1b3 1f3 103 0a3 003 0a3 113 08a
1b3 1f3 013 103 193 082 133 1f2
0ef 010 113 002 0ef 020 093 002
06f 1f8 113 002 0ef 020 183 0a3
103 0a3 083 0a3 193 1cb 113 18b
1b3 1f3 103 0a3 093 14b 013 003
1b3 1f3 0b3 1f3 193 002 113 002
0ef 1f8 113 002 093 042 0ef 020
06f 000 0e3 001 0ef 020 183 0a2
193 003 1b3 1c3 023 1c7 193 0c3
0e3 1cf 183 0a3 103 0a3 193 0c2
193 1cb 133 1f3 013 1ea 193 18b
033 002 013 00a 113 082 013 02a
0ef 018 0e3 083 113 002 0ef 020
093 042 193 003 0e3 04c 137 042
113 082 0ef 010 06f 1f8 137 042
113 082 0ef 010 113 002 06f 1f8
113 080 1b7 053 023 095 093 0c2
183 1d2 023 094 113 084 137 042
113 082 023 093 023 090 023 094
023 097 023 096 023 092 023 091
023 097 023 096 023 095 193 104
0ef 010 1b7 043 113 1c6 137 04d
063 021 003 092 083 090 083 092
103 094 183 094 003 095 083 095
103 095 183 095 003 096 083 096
103 096 137 042 113 082 113 080
06f 010 193 003 013 042 063 1ea
013 1c2 193 003 0b3 083 083 153
133 083 193 1c3 023 190 0e3 1e3
193 003 193 1fb 113 084 193 0c2
113 082 1b7 045 133 1c4 013 005
0ef 010 193 1c5 1b3 083 183 1e2
113 1c2 013 105 0ef 010 0e3 00b
1b7 045 013 006 193 1c5 063 10f
113 182 0ef 010 1b7 043 013 1c6
1b7 043 013 005 193 005 093 1c6
1b3 083 183 1e2 193 0c3 193 1fb
063 1fe 113 042 0ef 010 013 105
0e3 008 193 005 063 10b 0b3 042
1b3 0c4 06f 1f8 113 1c2 0ef 010
013 105 06f 1f8 113 002 0ef 010
06f 1f8 1b7 04b 113 1c2 0ef 010
013 105 06f 1f8 113 080 1b7 052
023 092 113 002 003 0d2 193 0c2
1b3 0c2 023 093 0ef 018 063 008
193 002 003 092 083 090 137 042
113 082 113 080 06f 010 013 083
137 042 193 002 113 082 0ef 010
003 092 083 090 137 042 113 082
113 080 06f 010 193 103 113 103
023 1d0 193 1c3 0e3 1ce 023 0d0
113 003 183 0a3 063 1c7 063 1cb
113 002 067 040 113 082 06f 1f8
193 1c3 06f 000 023 1c0 113 142
193 1c3 083 1e3 0e3 146 063 147
093 083 113 08a 133 102 023 090
183 1e2 0e3 0c5 0e3 0ca 113 142
067 040 193 083 023 080 113 003
113 002 06f 1f8 067 040 113 080
023 092 023 091 037 052 0b7 052
023 090 023 097 023 093 113 084
193 0c4 013 002 093 042 063 00b
113 002 06f 000 183 013 113 082
023 093 183 1d2 0ef 010 003 093
063 08e 183 013 113 0c2 193 102
183 1d3 0e7 1c0 103 012 083 090
003 092 083 092 103 094 183 094
113 080 067 040 013 002 06f 1f8
113 080 023 092 023 091 037 052
0b7 052 023 093 013 002 093 042
063 00e 083 090 003 092 083 092
113 080 067 040 183 013 013 002
0e7 1c0 06f 1f8 00f 028 067 040
137 042 113 080 113 082 023 095
023 094 023 093 023 092 023 091
023 097 023 096 0ef 010 137 054
1b7 043 093 002 1b7 054 113 084
093 1c5 037 045 113 003 013 0c2
06f 000 183 013 083 1d3 063 148
003 1d3 183 1d2 063 10a 013 103
113 142 0ef 010 113 003 013 002
0e3 00d 063 184 137 042 113 082
0ef 010 093 042 193 003 0e3 04b
083 090 003 092 083 092 103 094
183 094 003 095 083 095 113 080
067 040 113 080 1b7 013 023 093
113 083 193 082 093 1c3 003 1d3
193 1c3 113 183 1a3 187 0e3 1cc
183 0a3 063 1cb 1b7 042 193 0c2
137 042 113 082 0ef 010 083 090
113 080 067 040 063 024 137 042
113 082 06f 010 193 0c3 103 1d2
113 080 193 082 013 003 023 093
0ef 010 183 093 193 082 183 1e3
063 1c7 137 042 113 082 0ef 010
083 090 113 080 067 040 023 093
137 042 113 082 0ef 010 183 092
1b7 01b 023 1d0 06f 1f8 193 003
063 1e4 137 042 113 082 06f 010
113 080 023 092 013 0c2 103 012
013 003 193 082 023 091 023 093
0ef 010 183 093 093 082 183 1e3
063 1c1 137 042 113 082 0ef 010
083 090 003 092 083 092 113 080
067 040 103 012 013 003 193 082
0ef 010 183 093 183 1e3 063 1c4
137 042 113 082 06f 1f8 023 093
0ef 1f8 0ef 018 183 092 113 042
0ef 018 193 082 137 042 113 082
0ef 010 06f 1f8 137 042 113 080
113 082 023 093 0ef 010 083 090
137 042 113 082 113 080 06f 010
113 080 023 092 023 093 023 091
023 090 023 097 023 096 013 002
063 023 003 092 083 090 083 092
103 094 183 094 003 095 137 042
113 082 113 080 06f 010 093 0c2
113 084 103 052 013 003 193 082
0ef 010 183 093 013 085 183 1e3

.bram_init 28
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 29
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 30
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 31
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 32
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 33
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 34
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 35
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 36
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 37
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 38
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 39
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 40
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 41
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 42
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 43
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 44
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 45
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 46
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 47
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 48
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 49
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 50
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 51
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 52
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 53
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.tile_group MIB_R34C17:MIB_EBR4 MIB_R34C18:MIB_EBR5 MIB_R34C19:MIB_EBR6
word: EBR2.WID 110100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C24:MIB_EBR2 MIB_R34C25:MIB_EBR3 MIB_R34C26:MIB_EBR4
word: EBR1.WID 010100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R58C15:MIB_EBR2 MIB_R58C16:MIB_EBR3 MIB_R58C17:MIB_EBR4
word: EBR1.WID 100010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C8:MIB_EBR4 MIB_R34C9:MIB_EBR5 MIB_R34C10:MIB_EBR6
word: EBR2.WID 011001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C48:MIB_EBR6 MIB_R10C49:MIB_EBR7 MIB_R10C50:EBR_SPINE_UR0
word: EBR3.WID 111001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C62:MIB_EBR2 MIB_R34C63:MIB_EBR3 MIB_R34C64:MIB_EBR4
word: EBR1.WID 001000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C24:MIB_EBR2 MIB_R10C25:MIB_EBR3 MIB_R10C26:MIB_EBR4
word: EBR1.WID 111000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C17:MIB_EBR4 MIB_R10C18:MIB_EBR5 MIB_R10C19:MIB_EBR6
word: EBR2.WID 001100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C42:EBR_CMUX_UR MIB_R10C43:MIB_EBR1
word: EBR0.WID 000101000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C51:MIB_EBR0 MIB_R34C52:MIB_EBR1
word: EBR0.WID 010010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C6:MIB_EBR2 MIB_R34C7:MIB_EBR3 MIB_R34C8:MIB_EBR4
word: EBR1.WID 101001000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C33:MIB_EBR2 MIB_R34C34:MIB_EBR3 MIB_R34C35:MIB_EBR4
word: EBR1.WID 110010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C15:MIB_EBR2 MIB_R34C16:MIB_EBR3 MIB_R34C17:MIB_EBR4
word: EBR1.WID 101100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C10:MIB_EBR6 MIB_R34C11:MIB_EBR7 MIB_R34C12:MIB_EBR8
word: EBR3.WID 100101000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R58C4:MIB_EBR0 MIB_R58C5:MIB_EBR1
word: EBR0.WID 110001000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C35:MIB_EBR4 MIB_R34C36:MIB_EBR5 MIB_R34C37:MIB_EBR6
word: EBR2.WID 001010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C15:MIB_EBR2 MIB_R10C16:MIB_EBR3 MIB_R10C17:MIB_EBR4
word: EBR1.WID 011100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C6:MIB_EBR2 MIB_R10C7:MIB_EBR3 MIB_R10C8:MIB_EBR4
word: EBR1.WID 010101000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C28:MIB_EBR6 MIB_R34C29:MIB_EBR7 MIB_R34C30:MIB_EBR8
word: EBR3.WID 101010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C42:MIB_EBR0 MIB_R34C43:MIB_EBR1
word: EBR0.WID 110000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX INV
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C46:MIB_EBR4 MIB_R10C47:MIB_EBR5 MIB_R10C48:MIB_EBR6
word: EBR2.WID 110101000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C13:MIB_EBR0 MIB_R34C14:MIB_EBR1
word: EBR0.WID 111100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R58C13:MIB_EBR0 MIB_R58C14:MIB_EBR1
word: EBR0.WID 011010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C55:MIB_EBR4 MIB_R10C56:MIB_EBR5 MIB_R10C57:MIB_EBR6
word: EBR2.WID 001001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C19:MIB_EBR6 MIB_R10C20:MIB_EBR7 MIB_R10C21:MIB_EBR8
word: EBR3.WID 111010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C26:MIB_EBR4 MIB_R34C27:MIB_EBR5 MIB_R34C28:MIB_EBR6
word: EBR2.WID 000110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C22:MIB_EBR0 MIB_R10C23:MIB_EBR1
word: EBR0.WID 100110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C26:MIB_DSP4 MIB_R22C26:MIB2_DSP4 MIB_R22C27:MIB_DSP5 MIB_R22C27:MIB2_DSP5 MIB_R22C28:MIB_DSP6 MIB_R22C28:MIB2_DSP6 MIB_R22C29:MIB_DSP7 MIB_R22C29:MIB2_DSP7 MIB_R22C30:MIB_DSP8 MIB_R22C30:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R22C31:MIB_DSP0 MIB_R22C31:MIB2_DSP0 MIB_R22C32:MIB_DSP1 MIB_R22C32:MIB2_DSP1 MIB_R22C33:MIB_DSP2 MIB_R22C33:MIB2_DSP2 MIB_R22C34:MIB_DSP3 MIB_R22C34:MIB2_DSP3 MIB_R22C35:MIB_DSP4 MIB_R22C35:MIB2_DSP4
enum: MULT18_1.REG_INPUTA_CLK NONE
enum: MULT18_1.REG_INPUTA_CE CE0
enum: MULT18_1.REG_INPUTA_RST RST0
enum: MULT18_1.REG_INPUTB_CLK NONE
enum: MULT18_1.REG_INPUTB_CE CE0
enum: MULT18_1.REG_INPUTB_RST RST0
enum: MULT18_1.REG_INPUTC_CLK NONE
enum: MULT18_1.REG_PIPELINE_CLK NONE
enum: MULT18_1.REG_PIPELINE_CE CE0
enum: MULT18_1.REG_PIPELINE_RST RST0
enum: MULT18_1.REG_OUTPUT_CLK NONE
enum: MULT18_1.CLK0_DIV ENABLED
enum: MULT18_1.CLK1_DIV ENABLED
enum: MULT18_1.CLK2_DIV ENABLED
enum: MULT18_1.CLK3_DIV ENABLED
enum: MULT18_1.GSR ENABLED
enum: MULT18_1.SOURCEB_MODE B_SHIFT
enum: MULT18_1.RESETMODE SYNC
enum: MULT18_1.MODE MULT18X18D
enum: MULT18_1.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_1.CLK0MUX CLK0
enum: MULT18_1.CLK1MUX CLK1
enum: MULT18_1.CLK2MUX CLK2
enum: MULT18_1.CLK3MUX CLK3
enum: MULT18_1.CE0MUX CE0
enum: MULT18_1.CE1MUX CE1
enum: MULT18_1.CE2MUX CE2
enum: MULT18_1.CE3MUX CE3
enum: MULT18_1.RST0MUX RST0
enum: MULT18_1.RST1MUX RST1
enum: MULT18_1.RST2MUX RST2
enum: MULT18_1.RST3MUX RST3

.tile_group MIB_R22C35:MIB_DSP4 MIB_R22C35:MIB2_DSP4 MIB_R22C36:MIB_DSP5 MIB_R22C36:MIB2_DSP5 MIB_R22C37:MIB_DSP6 MIB_R22C37:MIB2_DSP6 MIB_R22C38:MIB_DSP7 MIB_R22C38:MIB2_DSP7 MIB_R22C39:MIB_DSP8 MIB_R22C39:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R22C35:MIB_DSP4 MIB_R22C35:MIB2_DSP4 MIB_R22C36:MIB_DSP5 MIB_R22C36:MIB2_DSP5 MIB_R22C37:MIB_DSP6 MIB_R22C37:MIB2_DSP6 MIB_R22C38:MIB_DSP7 MIB_R22C38:MIB2_DSP7 MIB_R22C39:MIB_DSP8 MIB_R22C39:MIB2_DSP8
enum: MULT18_4.REG_INPUTA_CLK NONE
enum: MULT18_4.REG_INPUTA_CE CE0
enum: MULT18_4.REG_INPUTA_RST RST0
enum: MULT18_4.REG_INPUTB_CLK NONE
enum: MULT18_4.REG_INPUTB_CE CE0
enum: MULT18_4.REG_INPUTB_RST RST0
enum: MULT18_4.REG_INPUTC_CLK NONE
enum: MULT18_4.REG_PIPELINE_CLK NONE
enum: MULT18_4.REG_PIPELINE_CE CE0
enum: MULT18_4.REG_PIPELINE_RST RST0
enum: MULT18_4.REG_OUTPUT_CLK NONE
enum: MULT18_4.REG_OUTPUT_RST RST0
enum: MULT18_4.CLK0_DIV ENABLED
enum: MULT18_4.CLK1_DIV ENABLED
enum: MULT18_4.CLK2_DIV ENABLED
enum: MULT18_4.CLK3_DIV ENABLED
enum: MULT18_4.GSR ENABLED
enum: MULT18_4.SOURCEB_MODE B_SHIFT
enum: MULT18_4.RESETMODE SYNC
enum: MULT18_4.MODE MULT18X18D
enum: MULT18_4.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_4.CLK0MUX CLK0
enum: MULT18_4.CLK1MUX CLK1
enum: MULT18_4.CLK2MUX CLK2
enum: MULT18_4.CLK3MUX CLK3
enum: MULT18_4.CE0MUX CE0
enum: MULT18_4.CE1MUX CE1
enum: MULT18_4.CE2MUX CE2
enum: MULT18_4.CE3MUX CE3
enum: MULT18_4.RST0MUX RST0
enum: MULT18_4.RST1MUX RST1
enum: MULT18_4.RST2MUX RST2
enum: MULT18_4.RST3MUX RST3

.tile_group MIB_R10C13:MIB_EBR0 MIB_R10C14:MIB_EBR1
word: EBR0.WID 010110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C44:MIB_EBR2 MIB_R10C45:MIB_EBR3 MIB_R10C46:MIB_EBR4
word: EBR1.WID 010001000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C10:MIB_EBR6 MIB_R10C11:MIB_EBR7 MIB_R10C12:EBR_SPINE_UL1
word: EBR3.WID 110110000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C48:MIB_EBR6 MIB_R34C49:MIB_EBR7 MIB_R34C50:MIB_EBR8
word: EBR3.WID 001101000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE PDPW16KD
enum: EBR3.PDPW16KD.DATA_WIDTH_R 36
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX INV
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C60:MIB_EBR0 MIB_R34C61:MIB_EBR1
word: EBR0.WID 101101000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 9
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C55:MIB_EBR4 MIB_R34C56:MIB_EBR5 MIB_R34C57:MIB_EBR6
word: EBR2.WID 011101000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 9
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R58C17:MIB_EBR4 MIB_R58C18:MIB_EBR5 MIB_R58C19:MIB_EBR6
word: EBR2.WID 101000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C53:MIB_EBR2 MIB_R34C54:MIB_EBR3 MIB_R34C55:MIB_EBR4
word: EBR1.WID 111101000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 9
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C57:MIB_EBR6 MIB_R34C58:MIB_EBR7 MIB_R34C59:MIB_EBR8
word: EBR3.WID 000011000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 9
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C46:MIB_EBR4 MIB_R34C47:MIB_EBR5 MIB_R34C48:MIB_EBR6
word: EBR2.WID 100011000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE PDPW16KD
enum: EBR2.PDPW16KD.DATA_WIDTH_R 36
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX INV
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C44:MIB_EBR2 MIB_R34C45:MIB_EBR3 MIB_R34C46:MIB_EBR4
word: EBR1.WID 010011000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE PDPW16KD
enum: EBR1.PDPW16KD.DATA_WIDTH_R 36
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX INV
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R58C42:EBR_CMUX_LR MIB_R58C43:MIB_EBR1
word: EBR0.WID 110011000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX INV
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C64:MIB_EBR4 MIB_R34C65:MIB_EBR5 MIB_R34C66:MIB_EBR6
word: EBR2.WID 000010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C8:MIB_EBR4 MIB_R10C9:MIB_EBR5 MIB_R10C10:MIB_EBR6
word: EBR2.WID 001110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C31:MIB_EBR0 MIB_R34C32:MIB_EBR1
word: EBR0.WID 001011000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R58C24:MIB_EBR2 MIB_R58C25:MIB_EBR3 MIB_R58C26:MIB_EBR4
word: EBR1.WID 101011000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C19:MIB_EBR6 MIB_R34C20:MIB_EBR7 MIB_R34C21:MIB_EBR8
word: EBR3.WID 000100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C53:MIB_EBR2 MIB_R10C54:MIB_EBR3 MIB_R10C55:MIB_EBR4
word: EBR1.WID 101110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C37:MIB_EBR6 MIB_R10C38:MIB_EBR7 MIB_R10C39:EBR_CMUX_UL
word: EBR3.WID 011110000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C4:MIB_EBR0 MIB_R34C5:MIB_EBR1
word: EBR0.WID 111110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C37:MIB_EBR6 MIB_R34C38:MIB_EBR7 MIB_R34C39:MIB_EBR8
word: EBR3.WID 011000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C4:MIB_EBR0 MIB_R10C5:MIB_EBR1
word: EBR0.WID 000001000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C22:MIB_EBR0 MIB_R34C23:MIB_EBR1
word: EBR0.WID 100100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C51:MIB_EBR0 MIB_R10C52:MIB_EBR1
word: EBR0.WID 100001000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R71C2:PLL0_LL MIB_R71C3:BANKREF8
word: CLKI_DIV 0000000
word: CLKFB_DIV 0010111
word: CLKOP_DIV 0001001
word: CLKOP_CPHASE 0001001
word: CLKOP_FPHASE 000
word: CLKOS_DIV 0001001
word: CLKOS_CPHASE 0001110
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 0000000
word: CLKOS2_CPHASE 0000000
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 0000111
word: CLKOS3_CPHASE 0000000
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0010000
word: ICP_CURRENT 00110
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 10
word: MFG_ENABLE_FILTEROPAMP 1
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE ENABLED
enum: FEEDBK_PATH INT_OS2
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA DISABLED
enum: INTFB_WAKE DISABLED

