#This file lists all design files for the '<%= @library.name %>' library.
# Syntax:
#    source_file('design_file')
# where design_file is the name of a VHDL/Verilog/SystemVerilog file.
