

================================================================
== Vitis HLS Report for 'process_pre_spike_Pipeline_STDP_LTD_LOOP'
================================================================
* Date:           Mon Dec  8 20:06:20 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.852 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      100|      100|  1.000 us|  1.000 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STDP_LTD_LOOP  |       98|       98|        43|          8|          1|     8|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 8, D = 43, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%post_id = alloca i32 1" [src/snn_top_hls.cpp:93]   --->   Operation 46 'alloca' 'post_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pre_id_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pre_id"   --->   Operation 47 'read' 'pre_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln93_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln93"   --->   Operation 48 'read' 'sext_ln93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln58_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln58"   --->   Operation 49 'read' 'sext_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln48_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln48"   --->   Operation 50 'read' 'sext_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln46"   --->   Operation 51 'read' 'zext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln55_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln55"   --->   Operation 52 'read' 'sext_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%current_time_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_time"   --->   Operation 53 'read' 'current_time_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%params_stdp_window_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_stdp_window_val"   --->   Operation 54 'read' 'params_stdp_window_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln93_cast = sext i16 %sext_ln93_read"   --->   Operation 55 'sext' 'sext_ln93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln58_cast = sext i16 %sext_ln58_read"   --->   Operation 56 'sext' 'sext_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln48_cast = sext i16 %sext_ln48_read"   --->   Operation 57 'sext' 'sext_ln48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln46_cast = zext i16 %zext_ln46_read"   --->   Operation 58 'zext' 'zext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln55_cast = sext i16 %sext_ln55_read"   --->   Operation 59 'sext' 'sext_ln55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_update_fifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i16 %params_stdp_window_val_read" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 69 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.55ns)   --->   "%icmp_ln41 = icmp_eq  i32 %current_time_read, i32 0" [src/snn_top_hls.cpp:41->src/snn_top_hls.cpp:100]   --->   Operation 70 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln93 = store i7 0, i7 %post_id" [src/snn_top_hls.cpp:93]   --->   Operation 71 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%post_id_2 = load i7 %post_id" [src/snn_top_hls.cpp:93]   --->   Operation 73 'load' 'post_id_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %post_id_2, i32 6" [src/snn_top_hls.cpp:93]   --->   Operation 74 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp, void %for.body.split, void %for.end.exitStub" [src/snn_top_hls.cpp:93]   --->   Operation 76 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %post_id_2, i32 3, i32 5" [src/snn_top_hls.cpp:93]   --->   Operation 77 'partselect' 'lshr_ln5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i3 %lshr_ln5" [src/snn_top_hls.cpp:93]   --->   Operation 78 'zext' 'zext_ln93' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_0_addr = getelementptr i32 %p_ZL16post_spike_times_0, i64 0, i64 %zext_ln93" [src/snn_top_hls.cpp:97]   --->   Operation 79 'getelementptr' 'p_ZL16post_spike_times_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%post_time = load i3 %p_ZL16post_spike_times_0_addr" [src/snn_top_hls.cpp:97]   --->   Operation 80 'load' 'post_time' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_1_addr = getelementptr i32 %p_ZL16post_spike_times_1, i64 0, i64 %zext_ln93" [src/snn_top_hls.cpp:97]   --->   Operation 81 'getelementptr' 'p_ZL16post_spike_times_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%post_time_1 = load i3 %p_ZL16post_spike_times_1_addr" [src/snn_top_hls.cpp:97]   --->   Operation 82 'load' 'post_time_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_2_addr = getelementptr i32 %p_ZL16post_spike_times_2, i64 0, i64 %zext_ln93" [src/snn_top_hls.cpp:97]   --->   Operation 83 'getelementptr' 'p_ZL16post_spike_times_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (3.25ns)   --->   "%post_time_2 = load i3 %p_ZL16post_spike_times_2_addr" [src/snn_top_hls.cpp:97]   --->   Operation 84 'load' 'post_time_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_3_addr = getelementptr i32 %p_ZL16post_spike_times_3, i64 0, i64 %zext_ln93" [src/snn_top_hls.cpp:97]   --->   Operation 85 'getelementptr' 'p_ZL16post_spike_times_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (3.25ns)   --->   "%post_time_3 = load i3 %p_ZL16post_spike_times_3_addr" [src/snn_top_hls.cpp:97]   --->   Operation 86 'load' 'post_time_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_4_addr = getelementptr i32 %p_ZL16post_spike_times_4, i64 0, i64 %zext_ln93" [src/snn_top_hls.cpp:97]   --->   Operation 87 'getelementptr' 'p_ZL16post_spike_times_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (3.25ns)   --->   "%post_time_4 = load i3 %p_ZL16post_spike_times_4_addr" [src/snn_top_hls.cpp:97]   --->   Operation 88 'load' 'post_time_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_5_addr = getelementptr i32 %p_ZL16post_spike_times_5, i64 0, i64 %zext_ln93" [src/snn_top_hls.cpp:97]   --->   Operation 89 'getelementptr' 'p_ZL16post_spike_times_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%post_time_5 = load i3 %p_ZL16post_spike_times_5_addr" [src/snn_top_hls.cpp:97]   --->   Operation 90 'load' 'post_time_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_6_addr = getelementptr i32 %p_ZL16post_spike_times_6, i64 0, i64 %zext_ln93" [src/snn_top_hls.cpp:97]   --->   Operation 91 'getelementptr' 'p_ZL16post_spike_times_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%post_time_6 = load i3 %p_ZL16post_spike_times_6_addr" [src/snn_top_hls.cpp:97]   --->   Operation 92 'load' 'post_time_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_7_addr = getelementptr i32 %p_ZL16post_spike_times_7, i64 0, i64 %zext_ln93" [src/snn_top_hls.cpp:97]   --->   Operation 93 'getelementptr' 'p_ZL16post_spike_times_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%post_time_7 = load i3 %p_ZL16post_spike_times_7_addr" [src/snn_top_hls.cpp:97]   --->   Operation 94 'load' 'post_time_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 95 [1/1] (1.87ns)   --->   "%post_id_3 = add i7 %post_id_2, i7 8" [src/snn_top_hls.cpp:93]   --->   Operation 95 'add' 'post_id_3' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln93 = store i7 %post_id_3, i7 %post_id" [src/snn_top_hls.cpp:93]   --->   Operation 96 'store' 'store_ln93' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body" [src/snn_top_hls.cpp:93]   --->   Operation 97 'br' 'br_ln93' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:94]   --->   Operation 98 'specpipeline' 'specpipeline_ln94' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/snn_top_hls.cpp:93]   --->   Operation 99 'specloopname' 'specloopname_ln93' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 100 [1/2] ( I:3.25ns O:3.25ns )   --->   "%post_time = load i3 %p_ZL16post_spike_times_0_addr" [src/snn_top_hls.cpp:97]   --->   Operation 100 'load' 'post_time' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 101 [1/1] (2.55ns)   --->   "%icmp_ln98 = icmp_eq  i32 %post_time, i32 0" [src/snn_top_hls.cpp:98]   --->   Operation 101 'icmp' 'icmp_ln98' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %if.end4, void %cleanup" [src/snn_top_hls.cpp:98]   --->   Operation 102 'br' 'br_ln98' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.55ns)   --->   "%dt = sub i32 %post_time, i32 %current_time_read" [src/snn_top_hls.cpp:43->src/snn_top_hls.cpp:100]   --->   Operation 103 'sub' 'dt' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln113 = br void %cleanup" [src/snn_top_hls.cpp:113]   --->   Operation 104 'br' 'br_ln113' <Predicate = (!tmp & !icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 105 [1/2] ( I:3.25ns O:3.25ns )   --->   "%post_time_1 = load i3 %p_ZL16post_spike_times_1_addr" [src/snn_top_hls.cpp:97]   --->   Operation 105 'load' 'post_time_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln98_1 = icmp_eq  i32 %post_time_1, i32 0" [src/snn_top_hls.cpp:98]   --->   Operation 106 'icmp' 'icmp_ln98_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_1, void %if.end4.1, void %cleanup.1" [src/snn_top_hls.cpp:98]   --->   Operation 107 'br' 'br_ln98' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.55ns)   --->   "%dt_1 = sub i32 %post_time_1, i32 %current_time_read" [src/snn_top_hls.cpp:43->src/snn_top_hls.cpp:100]   --->   Operation 108 'sub' 'dt_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln113 = br void %cleanup.1" [src/snn_top_hls.cpp:113]   --->   Operation 109 'br' 'br_ln113' <Predicate = (!tmp & !icmp_ln98_1)> <Delay = 0.00>
ST_2 : Operation 110 [1/2] ( I:3.25ns O:3.25ns )   --->   "%post_time_2 = load i3 %p_ZL16post_spike_times_2_addr" [src/snn_top_hls.cpp:97]   --->   Operation 110 'load' 'post_time_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 111 [1/1] (2.55ns)   --->   "%icmp_ln98_2 = icmp_eq  i32 %post_time_2, i32 0" [src/snn_top_hls.cpp:98]   --->   Operation 111 'icmp' 'icmp_ln98_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_2, void %if.end4.2, void %cleanup.2" [src/snn_top_hls.cpp:98]   --->   Operation 112 'br' 'br_ln98' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.55ns)   --->   "%dt_2 = sub i32 %post_time_2, i32 %current_time_read" [src/snn_top_hls.cpp:43->src/snn_top_hls.cpp:100]   --->   Operation 113 'sub' 'dt_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln113 = br void %cleanup.2" [src/snn_top_hls.cpp:113]   --->   Operation 114 'br' 'br_ln113' <Predicate = (!tmp & !icmp_ln98_2)> <Delay = 0.00>
ST_2 : Operation 115 [1/2] ( I:3.25ns O:3.25ns )   --->   "%post_time_3 = load i3 %p_ZL16post_spike_times_3_addr" [src/snn_top_hls.cpp:97]   --->   Operation 115 'load' 'post_time_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/1] (2.55ns)   --->   "%icmp_ln98_3 = icmp_eq  i32 %post_time_3, i32 0" [src/snn_top_hls.cpp:98]   --->   Operation 116 'icmp' 'icmp_ln98_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_3, void %if.end4.3, void %cleanup.3" [src/snn_top_hls.cpp:98]   --->   Operation 117 'br' 'br_ln98' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.55ns)   --->   "%dt_3 = sub i32 %post_time_3, i32 %current_time_read" [src/snn_top_hls.cpp:43->src/snn_top_hls.cpp:100]   --->   Operation 118 'sub' 'dt_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln113 = br void %cleanup.3" [src/snn_top_hls.cpp:113]   --->   Operation 119 'br' 'br_ln113' <Predicate = (!tmp & !icmp_ln98_3)> <Delay = 0.00>
ST_2 : Operation 120 [1/2] ( I:3.25ns O:3.25ns )   --->   "%post_time_4 = load i3 %p_ZL16post_spike_times_4_addr" [src/snn_top_hls.cpp:97]   --->   Operation 120 'load' 'post_time_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 121 [1/1] (2.55ns)   --->   "%icmp_ln98_4 = icmp_eq  i32 %post_time_4, i32 0" [src/snn_top_hls.cpp:98]   --->   Operation 121 'icmp' 'icmp_ln98_4' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_4, void %if.end4.4, void %cleanup.4" [src/snn_top_hls.cpp:98]   --->   Operation 122 'br' 'br_ln98' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.55ns)   --->   "%dt_4 = sub i32 %post_time_4, i32 %current_time_read" [src/snn_top_hls.cpp:43->src/snn_top_hls.cpp:100]   --->   Operation 123 'sub' 'dt_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln113 = br void %cleanup.4" [src/snn_top_hls.cpp:113]   --->   Operation 124 'br' 'br_ln113' <Predicate = (!tmp & !icmp_ln98_4)> <Delay = 0.00>
ST_2 : Operation 125 [1/2] ( I:3.25ns O:3.25ns )   --->   "%post_time_5 = load i3 %p_ZL16post_spike_times_5_addr" [src/snn_top_hls.cpp:97]   --->   Operation 125 'load' 'post_time_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 126 [1/1] (2.55ns)   --->   "%icmp_ln98_5 = icmp_eq  i32 %post_time_5, i32 0" [src/snn_top_hls.cpp:98]   --->   Operation 126 'icmp' 'icmp_ln98_5' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_5, void %if.end4.5, void %cleanup.5" [src/snn_top_hls.cpp:98]   --->   Operation 127 'br' 'br_ln98' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.55ns)   --->   "%dt_5 = sub i32 %post_time_5, i32 %current_time_read" [src/snn_top_hls.cpp:43->src/snn_top_hls.cpp:100]   --->   Operation 128 'sub' 'dt_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln113 = br void %cleanup.5" [src/snn_top_hls.cpp:113]   --->   Operation 129 'br' 'br_ln113' <Predicate = (!tmp & !icmp_ln98_5)> <Delay = 0.00>
ST_2 : Operation 130 [1/2] ( I:3.25ns O:3.25ns )   --->   "%post_time_6 = load i3 %p_ZL16post_spike_times_6_addr" [src/snn_top_hls.cpp:97]   --->   Operation 130 'load' 'post_time_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 131 [1/1] (2.55ns)   --->   "%icmp_ln98_6 = icmp_eq  i32 %post_time_6, i32 0" [src/snn_top_hls.cpp:98]   --->   Operation 131 'icmp' 'icmp_ln98_6' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_6, void %if.end4.6, void %cleanup.6" [src/snn_top_hls.cpp:98]   --->   Operation 132 'br' 'br_ln98' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (2.55ns)   --->   "%dt_6 = sub i32 %post_time_6, i32 %current_time_read" [src/snn_top_hls.cpp:43->src/snn_top_hls.cpp:100]   --->   Operation 133 'sub' 'dt_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln113 = br void %cleanup.6" [src/snn_top_hls.cpp:113]   --->   Operation 134 'br' 'br_ln113' <Predicate = (!tmp & !icmp_ln98_6)> <Delay = 0.00>
ST_2 : Operation 135 [1/2] ( I:3.25ns O:3.25ns )   --->   "%post_time_7 = load i3 %p_ZL16post_spike_times_7_addr" [src/snn_top_hls.cpp:97]   --->   Operation 135 'load' 'post_time_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 136 [1/1] (2.55ns)   --->   "%icmp_ln98_7 = icmp_eq  i32 %post_time_7, i32 0" [src/snn_top_hls.cpp:98]   --->   Operation 136 'icmp' 'icmp_ln98_7' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_7, void %if.end4.7, void %cleanup.7" [src/snn_top_hls.cpp:98]   --->   Operation 137 'br' 'br_ln98' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (2.55ns)   --->   "%dt_7 = sub i32 %post_time_7, i32 %current_time_read" [src/snn_top_hls.cpp:43->src/snn_top_hls.cpp:100]   --->   Operation 138 'sub' 'dt_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln113 = br void %cleanup.7" [src/snn_top_hls.cpp:113]   --->   Operation 139 'br' 'br_ln113' <Predicate = (!tmp & !icmp_ln98_7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.85>
ST_3 : Operation 140 [1/1] (1.70ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.end.i, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit" [src/snn_top_hls.cpp:41->src/snn_top_hls.cpp:100]   --->   Operation 140 'br' 'br_ln41' <Predicate = (!tmp & !icmp_ln98)> <Delay = 1.70>
ST_3 : Operation 141 [1/1] (2.55ns)   --->   "%icmp_ln46 = icmp_sgt  i32 %dt, i32 0" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 141 'icmp' 'icmp_ln46' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (2.55ns)   --->   "%icmp_ln46_1 = icmp_slt  i32 %dt, i32 %zext_ln46_cast" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 142 'icmp' 'icmp_ln46_1' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.97ns)   --->   "%and_ln46 = and i1 %icmp_ln46, i1 %icmp_ln46_1" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 143 'and' 'and_ln46' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46, void %if.else.i, void %if.then7.i" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 144 'br' 'br_ln46' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dt, i32 31" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 145 'bitselect' 'tmp_13' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %tmp_13, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit, void %land.rhs20.i" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 146 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46)> <Delay = 1.70>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i32 %dt" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 147 'sext' 'sext_ln53' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i33 0, i33 %sext_ln53" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 148 'sub' 'sub_ln53' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (2.59ns)   --->   "%icmp_ln53 = icmp_sgt  i33 %zext_ln53, i33 %sub_ln53" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 149 'icmp' 'icmp_ln53' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit, void %if.then26.i" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 150 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13)> <Delay = 1.70>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %dt" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 151 'trunc' 'trunc_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln55_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln55, i16 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 152 'bitconcatenate' 'shl_ln55_2' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 153 [28/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 153 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %dt" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 154 'trunc' 'trunc_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln48_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln48, i16 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 155 'bitconcatenate' 'shl_ln48_2' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 0.00>
ST_3 : Operation 156 [28/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 156 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.70ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.end.i.1, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.1" [src/snn_top_hls.cpp:41->src/snn_top_hls.cpp:100]   --->   Operation 157 'br' 'br_ln41' <Predicate = (!tmp & !icmp_ln98_1)> <Delay = 1.70>
ST_3 : Operation 158 [1/1] (2.55ns)   --->   "%icmp_ln46_2 = icmp_sgt  i32 %dt_1, i32 0" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 158 'icmp' 'icmp_ln46_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (2.55ns)   --->   "%icmp_ln46_3 = icmp_slt  i32 %dt_1, i32 %zext_ln46_cast" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 159 'icmp' 'icmp_ln46_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.97ns)   --->   "%and_ln46_1 = and i1 %icmp_ln46_2, i1 %icmp_ln46_3" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 160 'and' 'and_ln46_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46_1, void %if.else.i.1, void %if.then7.i.1" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 161 'br' 'br_ln46' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dt_1, i32 31" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 162 'bitselect' 'tmp_16' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %tmp_16, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.1, void %land.rhs20.i.1" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 163 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1)> <Delay = 1.70>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i32 %dt_1" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 164 'sext' 'sext_ln53_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (2.55ns)   --->   "%sub_ln53_1 = sub i33 0, i33 %sext_ln53_1" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 165 'sub' 'sub_ln53_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (2.59ns)   --->   "%icmp_ln53_1 = icmp_sgt  i33 %zext_ln53, i33 %sub_ln53_1" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 166 'icmp' 'icmp_ln53_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %icmp_ln53_1, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.1, void %if.then26.i.1" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 167 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16)> <Delay = 1.70>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i32 %dt_1" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 168 'trunc' 'trunc_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln55_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln55_2, i16 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 169 'bitconcatenate' 'shl_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 0.00>
ST_3 : Operation 170 [28/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 170 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i32 %dt_1" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 171 'trunc' 'trunc_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln48_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln48_2, i16 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 172 'bitconcatenate' 'shl_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 0.00>
ST_3 : Operation 173 [28/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 173 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (1.70ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.end.i.2, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.2" [src/snn_top_hls.cpp:41->src/snn_top_hls.cpp:100]   --->   Operation 174 'br' 'br_ln41' <Predicate = (!tmp & !icmp_ln98_2)> <Delay = 1.70>
ST_3 : Operation 175 [1/1] (2.55ns)   --->   "%icmp_ln46_4 = icmp_sgt  i32 %dt_2, i32 0" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 175 'icmp' 'icmp_ln46_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (2.55ns)   --->   "%icmp_ln46_5 = icmp_slt  i32 %dt_2, i32 %zext_ln46_cast" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 176 'icmp' 'icmp_ln46_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.97ns)   --->   "%and_ln46_2 = and i1 %icmp_ln46_4, i1 %icmp_ln46_5" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 177 'and' 'and_ln46_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46_2, void %if.else.i.2, void %if.then7.i.2" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 178 'br' 'br_ln46' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dt_2, i32 31" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 179 'bitselect' 'tmp_22' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %tmp_22, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.2, void %land.rhs20.i.2" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 180 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2)> <Delay = 1.70>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln53_2 = sext i32 %dt_2" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 181 'sext' 'sext_ln53_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (2.55ns)   --->   "%sub_ln53_2 = sub i33 0, i33 %sext_ln53_2" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 182 'sub' 'sub_ln53_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (2.59ns)   --->   "%icmp_ln53_2 = icmp_sgt  i33 %zext_ln53, i33 %sub_ln53_2" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 183 'icmp' 'icmp_ln53_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %icmp_ln53_2, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.2, void %if.then26.i.2" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 184 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22)> <Delay = 1.70>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = trunc i32 %dt_2" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 185 'trunc' 'trunc_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = trunc i32 %dt_2" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 186 'trunc' 'trunc_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.70ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.end.i.3, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.3" [src/snn_top_hls.cpp:41->src/snn_top_hls.cpp:100]   --->   Operation 187 'br' 'br_ln41' <Predicate = (!tmp & !icmp_ln98_3)> <Delay = 1.70>
ST_3 : Operation 188 [1/1] (2.55ns)   --->   "%icmp_ln46_6 = icmp_sgt  i32 %dt_3, i32 0" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 188 'icmp' 'icmp_ln46_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (2.55ns)   --->   "%icmp_ln46_7 = icmp_slt  i32 %dt_3, i32 %zext_ln46_cast" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 189 'icmp' 'icmp_ln46_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.97ns)   --->   "%and_ln46_3 = and i1 %icmp_ln46_6, i1 %icmp_ln46_7" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 190 'and' 'and_ln46_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46_3, void %if.else.i.3, void %if.then7.i.3" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 191 'br' 'br_ln46' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dt_3, i32 31" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 192 'bitselect' 'tmp_29' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %tmp_29, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.3, void %land.rhs20.i.3" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 193 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3)> <Delay = 1.70>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln53_3 = sext i32 %dt_3" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 194 'sext' 'sext_ln53_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (2.55ns)   --->   "%sub_ln53_3 = sub i33 0, i33 %sext_ln53_3" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 195 'sub' 'sub_ln53_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (2.59ns)   --->   "%icmp_ln53_3 = icmp_sgt  i33 %zext_ln53, i33 %sub_ln53_3" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 196 'icmp' 'icmp_ln53_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %icmp_ln53_3, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.3, void %if.then26.i.3" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 197 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29)> <Delay = 1.70>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln55_6 = trunc i32 %dt_3" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 198 'trunc' 'trunc_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = trunc i32 %dt_3" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 199 'trunc' 'trunc_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.70ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.end.i.4, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.4" [src/snn_top_hls.cpp:41->src/snn_top_hls.cpp:100]   --->   Operation 200 'br' 'br_ln41' <Predicate = (!tmp & !icmp_ln98_4)> <Delay = 1.70>
ST_3 : Operation 201 [1/1] (2.55ns)   --->   "%icmp_ln46_8 = icmp_sgt  i32 %dt_4, i32 0" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 201 'icmp' 'icmp_ln46_8' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (2.55ns)   --->   "%icmp_ln46_9 = icmp_slt  i32 %dt_4, i32 %zext_ln46_cast" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 202 'icmp' 'icmp_ln46_9' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.97ns)   --->   "%and_ln46_4 = and i1 %icmp_ln46_8, i1 %icmp_ln46_9" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 203 'and' 'and_ln46_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46_4, void %if.else.i.4, void %if.then7.i.4" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 204 'br' 'br_ln46' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dt_4, i32 31" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 205 'bitselect' 'tmp_36' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %tmp_36, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.4, void %land.rhs20.i.4" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 206 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4)> <Delay = 1.70>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln53_4 = sext i32 %dt_4" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 207 'sext' 'sext_ln53_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (2.55ns)   --->   "%sub_ln53_4 = sub i33 0, i33 %sext_ln53_4" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 208 'sub' 'sub_ln53_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (2.59ns)   --->   "%icmp_ln53_4 = icmp_sgt  i33 %zext_ln53, i33 %sub_ln53_4" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 209 'icmp' 'icmp_ln53_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %icmp_ln53_4, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.4, void %if.then26.i.4" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 210 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36)> <Delay = 1.70>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln55_8 = trunc i32 %dt_4" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 211 'trunc' 'trunc_ln55_8' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = trunc i32 %dt_4" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 212 'trunc' 'trunc_ln48_8' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.70ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.end.i.5, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.5" [src/snn_top_hls.cpp:41->src/snn_top_hls.cpp:100]   --->   Operation 213 'br' 'br_ln41' <Predicate = (!tmp & !icmp_ln98_5)> <Delay = 1.70>
ST_3 : Operation 214 [1/1] (2.55ns)   --->   "%icmp_ln46_10 = icmp_sgt  i32 %dt_5, i32 0" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 214 'icmp' 'icmp_ln46_10' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (2.55ns)   --->   "%icmp_ln46_11 = icmp_slt  i32 %dt_5, i32 %zext_ln46_cast" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 215 'icmp' 'icmp_ln46_11' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.97ns)   --->   "%and_ln46_5 = and i1 %icmp_ln46_10, i1 %icmp_ln46_11" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 216 'and' 'and_ln46_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46_5, void %if.else.i.5, void %if.then7.i.5" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 217 'br' 'br_ln46' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dt_5, i32 31" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 218 'bitselect' 'tmp_42' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %tmp_42, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.5, void %land.rhs20.i.5" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 219 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5)> <Delay = 1.70>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln53_5 = sext i32 %dt_5" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 220 'sext' 'sext_ln53_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (2.55ns)   --->   "%sub_ln53_5 = sub i33 0, i33 %sext_ln53_5" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 221 'sub' 'sub_ln53_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (2.59ns)   --->   "%icmp_ln53_5 = icmp_sgt  i33 %zext_ln53, i33 %sub_ln53_5" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 222 'icmp' 'icmp_ln53_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %icmp_ln53_5, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.5, void %if.then26.i.5" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 223 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42)> <Delay = 1.70>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln55_10 = trunc i32 %dt_5" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 224 'trunc' 'trunc_ln55_10' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln48_10 = trunc i32 %dt_5" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 225 'trunc' 'trunc_ln48_10' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.70ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.end.i.6, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.6" [src/snn_top_hls.cpp:41->src/snn_top_hls.cpp:100]   --->   Operation 226 'br' 'br_ln41' <Predicate = (!tmp & !icmp_ln98_6)> <Delay = 1.70>
ST_3 : Operation 227 [1/1] (2.55ns)   --->   "%icmp_ln46_12 = icmp_sgt  i32 %dt_6, i32 0" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 227 'icmp' 'icmp_ln46_12' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (2.55ns)   --->   "%icmp_ln46_13 = icmp_slt  i32 %dt_6, i32 %zext_ln46_cast" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 228 'icmp' 'icmp_ln46_13' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.97ns)   --->   "%and_ln46_6 = and i1 %icmp_ln46_12, i1 %icmp_ln46_13" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 229 'and' 'and_ln46_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46_6, void %if.else.i.6, void %if.then7.i.6" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 230 'br' 'br_ln46' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dt_6, i32 31" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 231 'bitselect' 'tmp_49' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %tmp_49, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.6, void %land.rhs20.i.6" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 232 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6)> <Delay = 1.70>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln53_6 = sext i32 %dt_6" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 233 'sext' 'sext_ln53_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (2.55ns)   --->   "%sub_ln53_6 = sub i33 0, i33 %sext_ln53_6" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 234 'sub' 'sub_ln53_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (2.59ns)   --->   "%icmp_ln53_6 = icmp_sgt  i33 %zext_ln53, i33 %sub_ln53_6" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 235 'icmp' 'icmp_ln53_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %icmp_ln53_6, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.6, void %if.then26.i.6" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 236 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49)> <Delay = 1.70>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln55_12 = trunc i32 %dt_6" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 237 'trunc' 'trunc_ln55_12' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln48_12 = trunc i32 %dt_6" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 238 'trunc' 'trunc_ln48_12' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (1.70ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.end.i.7, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.7" [src/snn_top_hls.cpp:41->src/snn_top_hls.cpp:100]   --->   Operation 239 'br' 'br_ln41' <Predicate = (!tmp & !icmp_ln98_7)> <Delay = 1.70>
ST_3 : Operation 240 [1/1] (2.55ns)   --->   "%icmp_ln46_14 = icmp_sgt  i32 %dt_7, i32 0" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 240 'icmp' 'icmp_ln46_14' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (2.55ns)   --->   "%icmp_ln46_15 = icmp_slt  i32 %dt_7, i32 %zext_ln46_cast" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 241 'icmp' 'icmp_ln46_15' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.97ns)   --->   "%and_ln46_7 = and i1 %icmp_ln46_14, i1 %icmp_ln46_15" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 242 'and' 'and_ln46_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46_7, void %if.else.i.7, void %if.then7.i.7" [src/snn_top_hls.cpp:46->src/snn_top_hls.cpp:100]   --->   Operation 243 'br' 'br_ln46' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dt_7, i32 31" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 244 'bitselect' 'tmp_55' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %tmp_55, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.7, void %land.rhs20.i.7" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 245 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7)> <Delay = 1.70>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln53_7 = sext i32 %dt_7" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 246 'sext' 'sext_ln53_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (2.55ns)   --->   "%sub_ln53_7 = sub i33 0, i33 %sext_ln53_7" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 247 'sub' 'sub_ln53_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (2.59ns)   --->   "%icmp_ln53_7 = icmp_sgt  i33 %zext_ln53, i33 %sub_ln53_7" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 248 'icmp' 'icmp_ln53_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %icmp_ln53_7, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.7, void %if.then26.i.7" [src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100]   --->   Operation 249 'br' 'br_ln53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55)> <Delay = 1.70>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln55_14 = trunc i32 %dt_7" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 250 'trunc' 'trunc_ln55_14' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln48_14 = trunc i32 %dt_7" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 251 'trunc' 'trunc_ln48_14' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 252 [27/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 252 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [27/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 253 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [27/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 254 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [27/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 255 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln55_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln55_4, i16 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 256 'bitconcatenate' 'shl_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 0.00>
ST_4 : Operation 257 [28/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 257 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln48_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln48_4, i16 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 258 'bitconcatenate' 'shl_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 0.00>
ST_4 : Operation 259 [28/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 259 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln55_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln55_6, i16 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 260 'bitconcatenate' 'shl_ln55_8' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 0.00>
ST_4 : Operation 261 [28/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 261 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln48_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln48_6, i16 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 262 'bitconcatenate' 'shl_ln48_8' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 0.00>
ST_4 : Operation 263 [28/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 263 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 264 [26/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 264 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [26/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 265 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [26/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 266 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [26/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 267 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [27/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 268 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [27/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 269 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [27/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 270 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [27/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 271 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln55_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln55_8, i16 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 272 'bitconcatenate' 'shl_ln55_s' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 0.00>
ST_5 : Operation 273 [28/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 273 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln48_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln48_8, i16 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 274 'bitconcatenate' 'shl_ln48_s' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 0.00>
ST_5 : Operation 275 [28/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 275 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln55_10, i16 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 276 'bitconcatenate' 'shl_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 0.00>
ST_5 : Operation 277 [28/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 277 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln48_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln48_10, i16 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 278 'bitconcatenate' 'shl_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 0.00>
ST_5 : Operation 279 [28/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 279 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 280 [25/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 280 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [25/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 281 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [25/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 282 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [25/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 283 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [26/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 284 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [26/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 285 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [26/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 286 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [26/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 287 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [27/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 288 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [27/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 289 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [27/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 290 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [27/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 291 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln55_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln55_12, i16 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 292 'bitconcatenate' 'shl_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 0.00>
ST_6 : Operation 293 [28/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 293 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln48_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln48_12, i16 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 294 'bitconcatenate' 'shl_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 0.00>
ST_6 : Operation 295 [28/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 295 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln55_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln55_14, i16 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 296 'bitconcatenate' 'shl_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 0.00>
ST_6 : Operation 297 [28/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 297 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln48_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln48_14, i16 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 298 'bitconcatenate' 'shl_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 0.00>
ST_6 : Operation 299 [28/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 299 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 300 [24/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 300 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [24/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 301 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [24/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 302 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [24/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 303 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [25/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 304 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [25/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 305 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [25/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 306 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [25/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 307 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [26/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 308 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [26/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 309 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [26/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 310 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [26/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 311 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [27/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 312 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [27/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 313 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [27/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 314 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [27/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 315 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.10>
ST_8 : Operation 316 [23/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 316 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [23/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 317 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [23/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 318 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [23/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 319 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 320 [24/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 320 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 321 [24/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 321 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 322 [24/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 322 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 323 [24/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 323 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 324 [25/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 324 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [25/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 325 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [25/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 326 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [25/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 327 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [26/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 328 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [26/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 329 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [26/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 330 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [26/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 331 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.10>
ST_9 : Operation 332 [22/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 332 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [22/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 333 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [22/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 334 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [22/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 335 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 336 [23/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 336 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 337 [23/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 337 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [23/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 338 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 339 [23/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 339 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [24/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 340 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 341 [24/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 341 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [24/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 342 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 343 [24/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 343 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [25/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 344 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 345 [25/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 345 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [25/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 346 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 347 [25/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 347 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.10>
ST_10 : Operation 348 [21/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 348 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [21/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 349 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [21/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 350 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [21/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 351 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [22/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 352 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [22/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 353 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 354 [22/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 354 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 355 [22/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 355 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [23/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 356 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 357 [23/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 357 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [23/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 358 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [23/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 359 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 360 [24/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 360 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 361 [24/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 361 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 362 [24/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 362 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 363 [24/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 363 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.10>
ST_11 : Operation 364 [20/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 364 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [20/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 365 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [20/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 366 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [20/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 367 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [21/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 368 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [21/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 369 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [21/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 370 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 371 [21/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 371 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [22/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 372 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [22/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 373 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [22/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 374 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [22/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 375 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [23/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 376 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [23/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 377 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [23/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 378 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [23/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 379 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.10>
ST_12 : Operation 380 [19/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 380 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 381 [19/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 381 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 382 [19/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 382 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 383 [19/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 383 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [20/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 384 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [20/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 385 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 386 [20/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 386 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [20/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 387 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [21/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 388 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 389 [21/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 389 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [21/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 390 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [21/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 391 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [22/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 392 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [22/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 393 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [22/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 394 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [22/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 395 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.10>
ST_13 : Operation 396 [18/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 396 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [18/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 397 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [18/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 398 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [18/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 399 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [19/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 400 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [19/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 401 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [19/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 402 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [19/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 403 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [20/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 404 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [20/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 405 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 406 [20/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 406 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [20/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 407 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [21/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 408 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [21/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 409 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 410 [21/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 410 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [21/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 411 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.10>
ST_14 : Operation 412 [17/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 412 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 413 [17/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 413 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 414 [17/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 414 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 415 [17/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 415 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 416 [18/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 416 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 417 [18/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 417 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 418 [18/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 418 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 419 [18/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 419 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 420 [19/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 420 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 421 [19/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 421 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 422 [19/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 422 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [19/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 423 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 424 [20/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 424 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [20/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 425 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 426 [20/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 426 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 427 [20/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 427 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.10>
ST_15 : Operation 428 [16/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 428 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 429 [16/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 429 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 430 [16/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 430 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 431 [16/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 431 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 432 [17/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 432 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 433 [17/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 433 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 434 [17/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 434 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [17/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 435 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 436 [18/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 436 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 437 [18/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 437 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 438 [18/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 438 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 439 [18/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 439 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [19/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 440 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 441 [19/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 441 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 442 [19/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 442 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 443 [19/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 443 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.10>
ST_16 : Operation 444 [15/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 444 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 445 [15/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 445 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [15/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 446 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [15/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 447 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 448 [16/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 448 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 449 [16/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 449 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [16/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 450 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 451 [16/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 451 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 452 [17/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 452 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 453 [17/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 453 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 454 [17/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 454 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 455 [17/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 455 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [18/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 456 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 457 [18/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 457 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 458 [18/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 458 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 459 [18/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 459 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.10>
ST_17 : Operation 460 [14/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 460 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 461 [14/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 461 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 462 [14/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 462 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 463 [14/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 463 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 464 [15/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 464 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 465 [15/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 465 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 466 [15/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 466 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 467 [15/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 467 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 468 [16/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 468 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 469 [16/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 469 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 470 [16/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 470 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 471 [16/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 471 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 472 [17/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 472 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 473 [17/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 473 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 474 [17/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 474 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 475 [17/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 475 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.10>
ST_18 : Operation 476 [13/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 476 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 477 [13/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 477 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 478 [13/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 478 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 479 [13/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 479 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 480 [14/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 480 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 481 [14/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 481 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 482 [14/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 482 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 483 [14/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 483 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 484 [15/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 484 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 485 [15/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 485 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 486 [15/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 486 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 487 [15/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 487 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 488 [16/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 488 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 489 [16/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 489 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 490 [16/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 490 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 491 [16/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 491 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.10>
ST_19 : Operation 492 [12/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 492 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 493 [12/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 493 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 494 [12/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 494 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 495 [12/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 495 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 496 [13/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 496 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 497 [13/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 497 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 498 [13/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 498 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 499 [13/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 499 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 500 [14/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 500 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 501 [14/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 501 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 502 [14/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 502 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 503 [14/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 503 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 504 [15/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 504 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 505 [15/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 505 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 506 [15/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 506 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 507 [15/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 507 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.10>
ST_20 : Operation 508 [11/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 508 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 509 [11/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 509 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 510 [11/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 510 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 511 [11/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 511 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 512 [12/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 512 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 513 [12/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 513 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 514 [12/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 514 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 515 [12/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 515 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 516 [13/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 516 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 517 [13/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 517 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 518 [13/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 518 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 519 [13/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 519 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 520 [14/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 520 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 521 [14/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 521 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 522 [14/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 522 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 523 [14/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 523 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.10>
ST_21 : Operation 524 [10/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 524 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 525 [10/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 525 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 526 [10/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 526 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 527 [10/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 527 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 528 [11/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 528 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 529 [11/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 529 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 530 [11/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 530 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 531 [11/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 531 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 532 [12/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 532 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 533 [12/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 533 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 534 [12/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 534 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 535 [12/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 535 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 536 [13/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 536 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 537 [13/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 537 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 538 [13/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 538 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 539 [13/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 539 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.10>
ST_22 : Operation 540 [9/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 540 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 541 [9/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 541 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 542 [9/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 542 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 543 [9/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 543 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 544 [10/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 544 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 545 [10/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 545 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 546 [10/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 546 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 547 [10/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 547 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 548 [11/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 548 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 549 [11/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 549 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 550 [11/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 550 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 551 [11/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 551 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 552 [12/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 552 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 553 [12/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 553 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 554 [12/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 554 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 555 [12/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 555 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.10>
ST_23 : Operation 556 [8/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 556 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 557 [8/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 557 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 558 [8/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 558 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 559 [8/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 559 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 560 [9/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 560 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 561 [9/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 561 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 562 [9/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 562 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 563 [9/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 563 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 564 [10/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 564 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 565 [10/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 565 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 566 [10/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 566 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 567 [10/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 567 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 568 [11/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 568 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 569 [11/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 569 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 570 [11/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 570 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 571 [11/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 571 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.10>
ST_24 : Operation 572 [7/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 572 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 573 [7/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 573 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 574 [7/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 574 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 575 [7/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 575 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 576 [8/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 576 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 577 [8/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 577 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 578 [8/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 578 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 579 [8/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 579 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 580 [9/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 580 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 581 [9/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 581 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 582 [9/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 582 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 583 [9/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 583 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 584 [10/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 584 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 585 [10/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 585 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 586 [10/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 586 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 587 [10/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 587 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.10>
ST_25 : Operation 588 [6/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 588 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 589 [6/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 589 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 590 [6/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 590 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 591 [6/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 591 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 592 [7/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 592 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 593 [7/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 593 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 594 [7/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 594 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 595 [7/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 595 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 596 [8/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 596 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 597 [8/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 597 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 598 [8/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 598 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 599 [8/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 599 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 600 [9/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 600 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 601 [9/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 601 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 602 [9/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 602 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 603 [9/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 603 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.10>
ST_26 : Operation 604 [5/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 604 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 605 [5/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 605 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 606 [5/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 606 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 607 [5/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 607 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 608 [6/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 608 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 609 [6/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 609 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 610 [6/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 610 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 611 [6/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 611 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 612 [7/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 612 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 613 [7/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 613 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 614 [7/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 614 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 615 [7/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 615 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 616 [8/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 616 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 617 [8/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 617 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 618 [8/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 618 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 619 [8/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 619 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.10>
ST_27 : Operation 620 [4/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 620 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 621 [4/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 621 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 622 [4/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 622 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 623 [4/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 623 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 624 [5/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 624 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 625 [5/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 625 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 626 [5/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 626 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 627 [5/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 627 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 628 [6/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 628 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 629 [6/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 629 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 630 [6/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 630 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 631 [6/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 631 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 632 [7/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 632 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 633 [7/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 633 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 634 [7/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 634 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 635 [7/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 635 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.10>
ST_28 : Operation 636 [3/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 636 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 637 [3/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 637 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 638 [3/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 638 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 639 [3/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 639 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 640 [4/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 640 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 641 [4/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 641 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 642 [4/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 642 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 643 [4/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 643 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 644 [5/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 644 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 645 [5/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 645 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 646 [5/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 646 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 647 [5/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 647 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 648 [6/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 648 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 649 [6/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 649 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 650 [6/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 650 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 651 [6/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 651 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.10>
ST_29 : Operation 652 [2/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 652 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 653 [2/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 653 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 654 [2/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 654 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 655 [2/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 655 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 656 [3/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 656 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 657 [3/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 657 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 658 [3/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 658 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 659 [3/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 659 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 660 [4/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 660 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 661 [4/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 661 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 662 [4/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 662 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 663 [4/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 663 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 664 [5/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 664 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 665 [5/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 665 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 666 [5/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 666 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 667 [5/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 667 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.17>
ST_30 : Operation 668 [1/28] (4.10ns)   --->   "%sdiv_ln55 = sdiv i24 %shl_ln55_2, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 668 'sdiv' 'sdiv_ln55' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 669 [1/28] (4.10ns)   --->   "%sdiv_ln48 = sdiv i24 %shl_ln48_2, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 669 'sdiv' 'sdiv_ln48' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%dt_ratio = trunc i16 %sdiv_ln48" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 670 'trunc' 'dt_ratio' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (2.07ns)   --->   "%exp_decay = sub i16 256, i16 %dt_ratio" [src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100]   --->   Operation 671 'sub' 'exp_decay' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 672 [1/28] (4.10ns)   --->   "%sdiv_ln55_1 = sdiv i24 %shl_ln55_4, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 672 'sdiv' 'sdiv_ln55_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 673 [1/28] (4.10ns)   --->   "%sdiv_ln48_1 = sdiv i24 %shl_ln48_4, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 673 'sdiv' 'sdiv_ln48_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 674 [2/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 674 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 675 [2/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 675 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 676 [2/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 676 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 677 [2/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 677 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 678 [3/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 678 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 679 [3/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 679 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 680 [3/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 680 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 681 [3/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 681 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 682 [4/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 682 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 683 [4/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 683 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 684 [4/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 684 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 685 [4/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 685 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.17>
ST_31 : Operation 686 [1/1] (0.00ns)   --->   "%dt_ratio_1 = trunc i16 %sdiv_ln55" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 686 'trunc' 'dt_ratio_1' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 687 [1/1] (2.07ns)   --->   "%exp_decay_1 = add i16 %dt_ratio_1, i16 256" [src/snn_top_hls.cpp:56->src/snn_top_hls.cpp:100]   --->   Operation 687 'add' 'exp_decay_1' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 688 [1/1] (2.07ns)   --->   "%icmp_ln57 = icmp_sgt  i16 %exp_decay_1, i16 0" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 688 'icmp' 'icmp_ln57' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 689 [1/1] (1.70ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit, void %if.then35.i_ifconv" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 689 'br' 'br_ln57' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53)> <Delay = 1.70>
ST_31 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i16 %exp_decay_1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 690 'zext' 'zext_ln58' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 691 [3/3] (1.05ns) (grouped into DSP with root node sub_ln58)   --->   "%mul_ln58_1 = mul i31 %sext_ln93_cast, i31 %zext_ln58" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 691 'mul' 'mul_ln58_1' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 692 [1/1] (1.70ns)   --->   "%br_ln59 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit" [src/snn_top_hls.cpp:59->src/snn_top_hls.cpp:100]   --->   Operation 692 'br' 'br_ln59' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 1.70>
ST_31 : Operation 693 [1/1] (2.07ns)   --->   "%icmp_ln50 = icmp_sgt  i16 %exp_decay, i16 0" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 693 'icmp' 'icmp_ln50' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 694 [1/1] (1.70ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 694 'br' 'br_ln50' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46)> <Delay = 1.70>
ST_31 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i16 %exp_decay" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 695 'zext' 'zext_ln51' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 696 [1/1] (5.58ns)   --->   "%mul_ln51 = mul i31 %zext_ln51, i31 %sext_ln48_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 696 'mul' 'mul_ln51' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_10_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln51, i32 9, i32 24" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 697 'partselect' 'tmp_10_cast' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i31 %mul_ln51" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 698 'trunc' 'trunc_ln51' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 0.00>
ST_31 : Operation 699 [1/1] (1.70ns)   --->   "%br_ln52 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit" [src/snn_top_hls.cpp:52->src/snn_top_hls.cpp:100]   --->   Operation 699 'br' 'br_ln52' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 1.70>
ST_31 : Operation 700 [1/1] (0.00ns)   --->   "%dt_ratio_3 = trunc i16 %sdiv_ln55_1" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 700 'trunc' 'dt_ratio_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 0.00>
ST_31 : Operation 701 [1/1] (2.07ns)   --->   "%exp_decay_3 = add i16 %dt_ratio_3, i16 256" [src/snn_top_hls.cpp:56->src/snn_top_hls.cpp:100]   --->   Operation 701 'add' 'exp_decay_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 702 [1/1] (2.07ns)   --->   "%icmp_ln57_1 = icmp_sgt  i16 %exp_decay_3, i16 0" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 702 'icmp' 'icmp_ln57_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 703 [1/1] (1.70ns)   --->   "%br_ln57 = br i1 %icmp_ln57_1, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.1, void %if.then35.i.1_ifconv" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 703 'br' 'br_ln57' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1)> <Delay = 1.70>
ST_31 : Operation 704 [1/1] (0.00ns)   --->   "%dt_ratio_2 = trunc i16 %sdiv_ln48_1" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 704 'trunc' 'dt_ratio_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 0.00>
ST_31 : Operation 705 [1/1] (2.07ns)   --->   "%exp_decay_2 = sub i16 256, i16 %dt_ratio_2" [src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100]   --->   Operation 705 'sub' 'exp_decay_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 706 [1/1] (2.07ns)   --->   "%icmp_ln50_1 = icmp_sgt  i16 %exp_decay_2, i16 0" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 706 'icmp' 'icmp_ln50_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 707 [1/1] (1.70ns)   --->   "%br_ln50 = br i1 %icmp_ln50_1, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.1, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.1_ifconv" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 707 'br' 'br_ln50' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1)> <Delay = 1.70>
ST_31 : Operation 708 [1/28] (4.10ns)   --->   "%sdiv_ln55_2 = sdiv i24 %shl_ln55_6, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 708 'sdiv' 'sdiv_ln55_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 709 [1/28] (4.10ns)   --->   "%sdiv_ln48_2 = sdiv i24 %shl_ln48_6, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 709 'sdiv' 'sdiv_ln48_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 710 [1/28] (4.10ns)   --->   "%sdiv_ln55_3 = sdiv i24 %shl_ln55_8, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 710 'sdiv' 'sdiv_ln55_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 711 [1/28] (4.10ns)   --->   "%sdiv_ln48_3 = sdiv i24 %shl_ln48_8, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 711 'sdiv' 'sdiv_ln48_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 712 [1/1] (0.00ns)   --->   "%dt_ratio_6 = trunc i16 %sdiv_ln48_3" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 712 'trunc' 'dt_ratio_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 0.00>
ST_31 : Operation 713 [1/1] (2.07ns)   --->   "%exp_decay_6 = sub i16 256, i16 %dt_ratio_6" [src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100]   --->   Operation 713 'sub' 'exp_decay_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 714 [2/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 714 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 715 [2/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 715 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 716 [2/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 716 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 717 [2/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 717 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 718 [3/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 718 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 719 [3/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 719 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 720 [3/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 720 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 721 [3/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 721 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.17>
ST_32 : Operation 722 [2/3] (1.05ns) (grouped into DSP with root node sub_ln58)   --->   "%mul_ln58_1 = mul i31 %sext_ln93_cast, i31 %zext_ln58" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 722 'mul' 'mul_ln58_1' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node delta)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln51, i32 30" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 723 'bitselect' 'tmp_14' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51, i7 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 724 'bitconcatenate' 'tmp_s' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 0.00>
ST_32 : Operation 725 [1/1] (2.07ns)   --->   "%icmp_ln51 = icmp_ne  i16 %tmp_s, i16 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 725 'icmp' 'icmp_ln51' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 726 [1/1] (2.07ns)   --->   "%add_ln51 = add i16 %tmp_10_cast, i16 1" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 726 'add' 'add_ln51' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node delta)   --->   "%select_ln51 = select i1 %icmp_ln51, i16 %add_ln51, i16 %tmp_10_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 727 'select' 'select_ln51' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 728 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta = select i1 %tmp_14, i16 %select_ln51, i16 %tmp_10_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 728 'select' 'delta' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & and_ln46 & icmp_ln50)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i16 %exp_decay_3" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 729 'zext' 'zext_ln58_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 0.00>
ST_32 : Operation 730 [3/3] (1.05ns) (grouped into DSP with root node sub_ln58_1)   --->   "%mul_ln58 = mul i31 %sext_ln93_cast, i31 %zext_ln58_1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 730 'mul' 'mul_ln58' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 731 [1/1] (1.70ns)   --->   "%br_ln59 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.1" [src/snn_top_hls.cpp:59->src/snn_top_hls.cpp:100]   --->   Operation 731 'br' 'br_ln59' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 1.70>
ST_32 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i16 %exp_decay_2" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 732 'zext' 'zext_ln51_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 0.00>
ST_32 : Operation 733 [1/1] (5.58ns)   --->   "%mul_ln51_1 = mul i31 %zext_ln51_1, i31 %sext_ln48_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 733 'mul' 'mul_ln51_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_13_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln51_1, i32 9, i32 24" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 734 'partselect' 'tmp_13_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 0.00>
ST_32 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i31 %mul_ln51_1" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 735 'trunc' 'trunc_ln51_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 0.00>
ST_32 : Operation 736 [1/1] (1.70ns)   --->   "%br_ln52 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.1" [src/snn_top_hls.cpp:52->src/snn_top_hls.cpp:100]   --->   Operation 736 'br' 'br_ln52' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 1.70>
ST_32 : Operation 737 [1/1] (0.00ns)   --->   "%dt_ratio_5 = trunc i16 %sdiv_ln55_2" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 737 'trunc' 'dt_ratio_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 0.00>
ST_32 : Operation 738 [1/1] (2.07ns)   --->   "%exp_decay_5 = add i16 %dt_ratio_5, i16 256" [src/snn_top_hls.cpp:56->src/snn_top_hls.cpp:100]   --->   Operation 738 'add' 'exp_decay_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 739 [1/1] (2.07ns)   --->   "%icmp_ln57_2 = icmp_sgt  i16 %exp_decay_5, i16 0" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 739 'icmp' 'icmp_ln57_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 740 [1/1] (1.70ns)   --->   "%br_ln57 = br i1 %icmp_ln57_2, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.2, void %if.then35.i.2_ifconv" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 740 'br' 'br_ln57' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2)> <Delay = 1.70>
ST_32 : Operation 741 [1/1] (0.00ns)   --->   "%dt_ratio_4 = trunc i16 %sdiv_ln48_2" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 741 'trunc' 'dt_ratio_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 0.00>
ST_32 : Operation 742 [1/1] (2.07ns)   --->   "%exp_decay_4 = sub i16 256, i16 %dt_ratio_4" [src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100]   --->   Operation 742 'sub' 'exp_decay_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 743 [1/1] (2.07ns)   --->   "%icmp_ln50_2 = icmp_sgt  i16 %exp_decay_4, i16 0" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 743 'icmp' 'icmp_ln50_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 744 [1/1] (1.70ns)   --->   "%br_ln50 = br i1 %icmp_ln50_2, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.2, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.2_ifconv" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 744 'br' 'br_ln50' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2)> <Delay = 1.70>
ST_32 : Operation 745 [1/1] (0.00ns)   --->   "%dt_ratio_7 = trunc i16 %sdiv_ln55_3" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 745 'trunc' 'dt_ratio_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 0.00>
ST_32 : Operation 746 [1/1] (2.07ns)   --->   "%exp_decay_7 = add i16 %dt_ratio_7, i16 256" [src/snn_top_hls.cpp:56->src/snn_top_hls.cpp:100]   --->   Operation 746 'add' 'exp_decay_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 747 [1/1] (2.07ns)   --->   "%icmp_ln57_3 = icmp_sgt  i16 %exp_decay_7, i16 0" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 747 'icmp' 'icmp_ln57_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 748 [1/1] (1.70ns)   --->   "%br_ln57 = br i1 %icmp_ln57_3, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.3, void %if.then35.i.3_ifconv" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 748 'br' 'br_ln57' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3)> <Delay = 1.70>
ST_32 : Operation 749 [1/1] (2.07ns)   --->   "%icmp_ln50_3 = icmp_sgt  i16 %exp_decay_6, i16 0" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 749 'icmp' 'icmp_ln50_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 750 [1/1] (1.70ns)   --->   "%br_ln50 = br i1 %icmp_ln50_3, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.3, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.3_ifconv" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 750 'br' 'br_ln50' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3)> <Delay = 1.70>
ST_32 : Operation 751 [1/28] (4.10ns)   --->   "%sdiv_ln55_4 = sdiv i24 %shl_ln55_s, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 751 'sdiv' 'sdiv_ln55_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 752 [1/28] (4.10ns)   --->   "%sdiv_ln48_4 = sdiv i24 %shl_ln48_s, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 752 'sdiv' 'sdiv_ln48_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 753 [1/1] (0.00ns)   --->   "%dt_ratio_8 = trunc i16 %sdiv_ln48_4" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 753 'trunc' 'dt_ratio_8' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 0.00>
ST_32 : Operation 754 [1/1] (2.07ns)   --->   "%exp_decay_8 = sub i16 256, i16 %dt_ratio_8" [src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100]   --->   Operation 754 'sub' 'exp_decay_8' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 755 [1/28] (4.10ns)   --->   "%sdiv_ln55_5 = sdiv i24 %shl_ln55_1, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 755 'sdiv' 'sdiv_ln55_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 756 [1/28] (4.10ns)   --->   "%sdiv_ln48_5 = sdiv i24 %shl_ln48_1, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 756 'sdiv' 'sdiv_ln48_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 757 [1/1] (0.00ns)   --->   "%dt_ratio_10 = trunc i16 %sdiv_ln48_5" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 757 'trunc' 'dt_ratio_10' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 0.00>
ST_32 : Operation 758 [1/1] (2.07ns)   --->   "%exp_decay_10 = sub i16 256, i16 %dt_ratio_10" [src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100]   --->   Operation 758 'sub' 'exp_decay_10' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 759 [2/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 759 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 760 [2/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 760 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 761 [2/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 761 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 762 [2/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 762 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.17>
ST_33 : Operation 763 [1/3] (0.00ns) (grouped into DSP with root node sub_ln58)   --->   "%mul_ln58_1 = mul i31 %sext_ln93_cast, i31 %zext_ln58" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 763 'mul' 'mul_ln58_1' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 764 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58 = sub i31 0, i31 %mul_ln58_1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 764 'sub' 'sub_ln58' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 765 [2/3] (1.05ns) (grouped into DSP with root node sub_ln58_1)   --->   "%mul_ln58 = mul i31 %sext_ln93_cast, i31 %zext_ln58_1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 765 'mul' 'mul_ln58' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln51_1, i32 30" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 766 'bitselect' 'tmp_17' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 0.00>
ST_33 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_1, i7 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 767 'bitconcatenate' 'tmp_12' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 0.00>
ST_33 : Operation 768 [1/1] (2.07ns)   --->   "%icmp_ln51_1 = icmp_ne  i16 %tmp_12, i16 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 768 'icmp' 'icmp_ln51_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 769 [1/1] (2.07ns)   --->   "%add_ln51_1 = add i16 %tmp_13_cast, i16 1" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 769 'add' 'add_ln51_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%select_ln51_1 = select i1 %icmp_ln51_1, i16 %add_ln51_1, i16 %tmp_13_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 770 'select' 'select_ln51_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 771 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_3 = select i1 %tmp_17, i16 %select_ln51_1, i16 %tmp_13_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 771 'select' 'delta_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & and_ln46_1 & icmp_ln50_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i16 %exp_decay_5" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 772 'zext' 'zext_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 0.00>
ST_33 : Operation 773 [3/3] (1.05ns) (grouped into DSP with root node sub_ln58_2)   --->   "%mul_ln58_2 = mul i31 %sext_ln93_cast, i31 %zext_ln58_2" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 773 'mul' 'mul_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 774 [1/1] (1.70ns)   --->   "%br_ln59 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.2" [src/snn_top_hls.cpp:59->src/snn_top_hls.cpp:100]   --->   Operation 774 'br' 'br_ln59' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 1.70>
ST_33 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i16 %exp_decay_4" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 775 'zext' 'zext_ln51_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 0.00>
ST_33 : Operation 776 [1/1] (5.58ns)   --->   "%mul_ln51_2 = mul i31 %zext_ln51_2, i31 %sext_ln48_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 776 'mul' 'mul_ln51_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_17_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln51_2, i32 9, i32 24" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 777 'partselect' 'tmp_17_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 0.00>
ST_33 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = trunc i31 %mul_ln51_2" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 778 'trunc' 'trunc_ln51_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 0.00>
ST_33 : Operation 779 [1/1] (1.70ns)   --->   "%br_ln52 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.2" [src/snn_top_hls.cpp:52->src/snn_top_hls.cpp:100]   --->   Operation 779 'br' 'br_ln52' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 1.70>
ST_33 : Operation 780 [1/1] (0.00ns)   --->   "%dt_ratio_9 = trunc i16 %sdiv_ln55_4" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 780 'trunc' 'dt_ratio_9' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 0.00>
ST_33 : Operation 781 [1/1] (2.07ns)   --->   "%exp_decay_9 = add i16 %dt_ratio_9, i16 256" [src/snn_top_hls.cpp:56->src/snn_top_hls.cpp:100]   --->   Operation 781 'add' 'exp_decay_9' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 782 [1/1] (2.07ns)   --->   "%icmp_ln57_4 = icmp_sgt  i16 %exp_decay_9, i16 0" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 782 'icmp' 'icmp_ln57_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 783 [1/1] (1.70ns)   --->   "%br_ln57 = br i1 %icmp_ln57_4, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.4, void %if.then35.i.4_ifconv" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 783 'br' 'br_ln57' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4)> <Delay = 1.70>
ST_33 : Operation 784 [1/1] (2.07ns)   --->   "%icmp_ln50_4 = icmp_sgt  i16 %exp_decay_8, i16 0" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 784 'icmp' 'icmp_ln50_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 785 [1/1] (1.70ns)   --->   "%br_ln50 = br i1 %icmp_ln50_4, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.4, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.4_ifconv" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 785 'br' 'br_ln50' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4)> <Delay = 1.70>
ST_33 : Operation 786 [1/1] (0.00ns)   --->   "%dt_ratio_11 = trunc i16 %sdiv_ln55_5" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 786 'trunc' 'dt_ratio_11' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 0.00>
ST_33 : Operation 787 [1/1] (2.07ns)   --->   "%exp_decay_11 = add i16 %dt_ratio_11, i16 256" [src/snn_top_hls.cpp:56->src/snn_top_hls.cpp:100]   --->   Operation 787 'add' 'exp_decay_11' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 788 [1/1] (2.07ns)   --->   "%icmp_ln57_5 = icmp_sgt  i16 %exp_decay_11, i16 0" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 788 'icmp' 'icmp_ln57_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 789 [1/1] (1.70ns)   --->   "%br_ln57 = br i1 %icmp_ln57_5, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.5, void %if.then35.i.5_ifconv" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 789 'br' 'br_ln57' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5)> <Delay = 1.70>
ST_33 : Operation 790 [1/1] (2.07ns)   --->   "%icmp_ln50_5 = icmp_sgt  i16 %exp_decay_10, i16 0" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 790 'icmp' 'icmp_ln50_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 791 [1/1] (1.70ns)   --->   "%br_ln50 = br i1 %icmp_ln50_5, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.5, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.5_ifconv" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 791 'br' 'br_ln50' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5)> <Delay = 1.70>
ST_33 : Operation 792 [1/28] (4.10ns)   --->   "%sdiv_ln55_6 = sdiv i24 %shl_ln55_3, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 792 'sdiv' 'sdiv_ln55_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 793 [1/28] (4.10ns)   --->   "%sdiv_ln48_6 = sdiv i24 %shl_ln48_3, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 793 'sdiv' 'sdiv_ln48_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 794 [1/1] (0.00ns)   --->   "%dt_ratio_12 = trunc i16 %sdiv_ln48_6" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 794 'trunc' 'dt_ratio_12' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 0.00>
ST_33 : Operation 795 [1/1] (2.07ns)   --->   "%exp_decay_12 = sub i16 256, i16 %dt_ratio_12" [src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100]   --->   Operation 795 'sub' 'exp_decay_12' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 796 [1/28] (4.10ns)   --->   "%sdiv_ln55_7 = sdiv i24 %shl_ln55_5, i24 %sext_ln58_cast" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 796 'sdiv' 'sdiv_ln55_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 797 [1/28] (4.10ns)   --->   "%sdiv_ln48_7 = sdiv i24 %shl_ln48_5, i24 %sext_ln55_cast" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 797 'sdiv' 'sdiv_ln48_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 798 [1/1] (0.00ns)   --->   "%dt_ratio_14 = trunc i16 %sdiv_ln48_7" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100]   --->   Operation 798 'trunc' 'dt_ratio_14' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 0.00>
ST_33 : Operation 799 [1/1] (2.07ns)   --->   "%exp_decay_14 = sub i16 256, i16 %dt_ratio_14" [src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100]   --->   Operation 799 'sub' 'exp_decay_14' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.86>
ST_34 : Operation 800 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58 = sub i31 0, i31 %mul_ln58_1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 800 'sub' 'sub_ln58' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_11_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln58, i32 9, i32 24" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 801 'partselect' 'tmp_11_cast' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 0.00>
ST_34 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln58, i32 30" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 802 'bitselect' 'tmp_15' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 0.00>
ST_34 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i31 %sub_ln58" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 803 'trunc' 'trunc_ln58' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 0.00>
ST_34 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln58, i7 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 804 'bitconcatenate' 'tmp_10' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 0.00>
ST_34 : Operation 805 [1/1] (2.07ns)   --->   "%icmp_ln58 = icmp_ne  i16 %tmp_10, i16 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 805 'icmp' 'icmp_ln58' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 806 [1/1] (2.07ns)   --->   "%add_ln58 = add i16 %tmp_11_cast, i16 1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 806 'add' 'add_ln58' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%select_ln58 = select i1 %icmp_ln58, i16 %add_ln58, i16 %tmp_11_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 807 'select' 'select_ln58' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 808 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_1 = select i1 %tmp_15, i16 %select_ln58, i16 %tmp_11_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 808 'select' 'delta_1' <Predicate = (!tmp & !icmp_ln98 & !icmp_ln41 & !and_ln46 & tmp_13 & icmp_ln53 & icmp_ln57)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 809 [1/1] (0.00ns)   --->   "%delta_24 = phi i16 %delta_1, void %if.then35.i_ifconv, i16 %delta, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv, i16 0, void %if.end4, i16 0, void %if.then7.i, i16 0, void %if.else.i, i16 0, void %land.rhs20.i, i16 0, void %if.then26.i"   --->   Operation 809 'phi' 'delta_24' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_34 : Operation 810 [1/3] (0.00ns) (grouped into DSP with root node sub_ln58_1)   --->   "%mul_ln58 = mul i31 %sext_ln93_cast, i31 %zext_ln58_1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 810 'mul' 'mul_ln58' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 811 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_1 = sub i31 0, i31 %mul_ln58" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 811 'sub' 'sub_ln58_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 812 [2/3] (1.05ns) (grouped into DSP with root node sub_ln58_2)   --->   "%mul_ln58_2 = mul i31 %sext_ln93_cast, i31 %zext_ln58_2" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 812 'mul' 'mul_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node delta_6)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln51_2, i32 30" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 813 'bitselect' 'tmp_23' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 0.00>
ST_34 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_2, i7 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 814 'bitconcatenate' 'tmp_24' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 0.00>
ST_34 : Operation 815 [1/1] (2.07ns)   --->   "%icmp_ln51_2 = icmp_ne  i16 %tmp_24, i16 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 815 'icmp' 'icmp_ln51_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 816 [1/1] (2.07ns)   --->   "%add_ln51_2 = add i16 %tmp_17_cast, i16 1" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 816 'add' 'add_ln51_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node delta_6)   --->   "%select_ln51_2 = select i1 %icmp_ln51_2, i16 %add_ln51_2, i16 %tmp_17_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 817 'select' 'select_ln51_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 818 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_6 = select i1 %tmp_23, i16 %select_ln51_2, i16 %tmp_17_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 818 'select' 'delta_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & and_ln46_2 & icmp_ln50_2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i16 %exp_decay_7" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 819 'zext' 'zext_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 0.00>
ST_34 : Operation 820 [3/3] (1.05ns) (grouped into DSP with root node sub_ln58_3)   --->   "%mul_ln58_3 = mul i31 %sext_ln93_cast, i31 %zext_ln58_3" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 820 'mul' 'mul_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 821 [1/1] (1.70ns)   --->   "%br_ln59 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.3" [src/snn_top_hls.cpp:59->src/snn_top_hls.cpp:100]   --->   Operation 821 'br' 'br_ln59' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 1.70>
ST_34 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i16 %exp_decay_6" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 822 'zext' 'zext_ln51_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 0.00>
ST_34 : Operation 823 [1/1] (5.58ns)   --->   "%mul_ln51_3 = mul i31 %zext_ln51_3, i31 %sext_ln48_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 823 'mul' 'mul_ln51_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_21_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln51_3, i32 9, i32 24" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 824 'partselect' 'tmp_21_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 0.00>
ST_34 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = trunc i31 %mul_ln51_3" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 825 'trunc' 'trunc_ln51_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 0.00>
ST_34 : Operation 826 [1/1] (1.70ns)   --->   "%br_ln52 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.3" [src/snn_top_hls.cpp:52->src/snn_top_hls.cpp:100]   --->   Operation 826 'br' 'br_ln52' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 1.70>
ST_34 : Operation 827 [1/1] (0.00ns)   --->   "%dt_ratio_13 = trunc i16 %sdiv_ln55_6" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 827 'trunc' 'dt_ratio_13' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 0.00>
ST_34 : Operation 828 [1/1] (2.07ns)   --->   "%exp_decay_13 = add i16 %dt_ratio_13, i16 256" [src/snn_top_hls.cpp:56->src/snn_top_hls.cpp:100]   --->   Operation 828 'add' 'exp_decay_13' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 829 [1/1] (2.07ns)   --->   "%icmp_ln57_6 = icmp_sgt  i16 %exp_decay_13, i16 0" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 829 'icmp' 'icmp_ln57_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 830 [1/1] (1.70ns)   --->   "%br_ln57 = br i1 %icmp_ln57_6, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.6, void %if.then35.i.6_ifconv" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 830 'br' 'br_ln57' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6)> <Delay = 1.70>
ST_34 : Operation 831 [1/1] (2.07ns)   --->   "%icmp_ln50_6 = icmp_sgt  i16 %exp_decay_12, i16 0" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 831 'icmp' 'icmp_ln50_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 832 [1/1] (1.70ns)   --->   "%br_ln50 = br i1 %icmp_ln50_6, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.6, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.6_ifconv" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 832 'br' 'br_ln50' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6)> <Delay = 1.70>
ST_34 : Operation 833 [1/1] (0.00ns)   --->   "%dt_ratio_15 = trunc i16 %sdiv_ln55_7" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100]   --->   Operation 833 'trunc' 'dt_ratio_15' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 0.00>
ST_34 : Operation 834 [1/1] (2.07ns)   --->   "%exp_decay_15 = add i16 %dt_ratio_15, i16 256" [src/snn_top_hls.cpp:56->src/snn_top_hls.cpp:100]   --->   Operation 834 'add' 'exp_decay_15' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 835 [1/1] (2.07ns)   --->   "%icmp_ln57_7 = icmp_sgt  i16 %exp_decay_15, i16 0" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 835 'icmp' 'icmp_ln57_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 836 [1/1] (1.70ns)   --->   "%br_ln57 = br i1 %icmp_ln57_7, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.7, void %if.then35.i.7_ifconv" [src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100]   --->   Operation 836 'br' 'br_ln57' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7)> <Delay = 1.70>
ST_34 : Operation 837 [1/1] (2.07ns)   --->   "%icmp_ln50_7 = icmp_sgt  i16 %exp_decay_14, i16 0" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 837 'icmp' 'icmp_ln50_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 838 [1/1] (1.70ns)   --->   "%br_ln50 = br i1 %icmp_ln50_7, void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.7, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.7_ifconv" [src/snn_top_hls.cpp:50->src/snn_top_hls.cpp:100]   --->   Operation 838 'br' 'br_ln50' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7)> <Delay = 1.70>

State 35 <SV = 34> <Delay = 5.58>
ST_35 : Operation 839 [1/1] (2.07ns)   --->   "%icmp_ln102 = icmp_eq  i16 %delta_24, i16 0" [src/snn_top_hls.cpp:102]   --->   Operation 839 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln98)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 840 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %if.then7, void %if.end14" [src/snn_top_hls.cpp:102]   --->   Operation 840 'br' 'br_ln102' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_35 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end14" [src/snn_top_hls.cpp:112]   --->   Operation 841 'br' 'br_ln112' <Predicate = (!icmp_ln98 & !icmp_ln102)> <Delay = 0.00>
ST_35 : Operation 842 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_1 = sub i31 0, i31 %mul_ln58" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 842 'sub' 'sub_ln58_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_15_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln58_1, i32 9, i32 24" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 843 'partselect' 'tmp_15_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 0.00>
ST_35 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln58_1, i32 30" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 844 'bitselect' 'tmp_18' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 0.00>
ST_35 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i31 %sub_ln58_1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 845 'trunc' 'trunc_ln58_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 0.00>
ST_35 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln58_1, i7 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 846 'bitconcatenate' 'tmp_19' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 0.00>
ST_35 : Operation 847 [1/1] (2.07ns)   --->   "%icmp_ln58_1 = icmp_ne  i16 %tmp_19, i16 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 847 'icmp' 'icmp_ln58_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 848 [1/1] (2.07ns)   --->   "%add_ln58_1 = add i16 %tmp_15_cast, i16 1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 848 'add' 'add_ln58_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%select_ln58_1 = select i1 %icmp_ln58_1, i16 %add_ln58_1, i16 %tmp_15_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 849 'select' 'select_ln58_1' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 850 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_4 = select i1 %tmp_18, i16 %select_ln58_1, i16 %tmp_15_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 850 'select' 'delta_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_1 & !and_ln46_1 & tmp_16 & icmp_ln53_1 & icmp_ln57_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 851 [1/1] (0.00ns)   --->   "%delta_25 = phi i16 %delta_4, void %if.then35.i.1_ifconv, i16 %delta_3, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.1_ifconv, i16 0, void %if.end4.1, i16 0, void %if.else.i.1, i16 0, void %land.rhs20.i.1, i16 0, void %if.then26.i.1, i16 0, void %if.then7.i.1"   --->   Operation 851 'phi' 'delta_25' <Predicate = (!icmp_ln98_1)> <Delay = 0.00>
ST_35 : Operation 852 [1/3] (0.00ns) (grouped into DSP with root node sub_ln58_2)   --->   "%mul_ln58_2 = mul i31 %sext_ln93_cast, i31 %zext_ln58_2" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 852 'mul' 'mul_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 853 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_2 = sub i31 0, i31 %mul_ln58_2" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 853 'sub' 'sub_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 854 [2/3] (1.05ns) (grouped into DSP with root node sub_ln58_3)   --->   "%mul_ln58_3 = mul i31 %sext_ln93_cast, i31 %zext_ln58_3" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 854 'mul' 'mul_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node delta_9)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln51_3, i32 30" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 855 'bitselect' 'tmp_30' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 0.00>
ST_35 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_3, i7 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 856 'bitconcatenate' 'tmp_31' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 0.00>
ST_35 : Operation 857 [1/1] (2.07ns)   --->   "%icmp_ln51_3 = icmp_ne  i16 %tmp_31, i16 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 857 'icmp' 'icmp_ln51_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 858 [1/1] (2.07ns)   --->   "%add_ln51_3 = add i16 %tmp_21_cast, i16 1" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 858 'add' 'add_ln51_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node delta_9)   --->   "%select_ln51_3 = select i1 %icmp_ln51_3, i16 %add_ln51_3, i16 %tmp_21_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 859 'select' 'select_ln51_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 860 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_9 = select i1 %tmp_30, i16 %select_ln51_3, i16 %tmp_21_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 860 'select' 'delta_9' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & and_ln46_3 & icmp_ln50_3)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln58_4 = zext i16 %exp_decay_9" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 861 'zext' 'zext_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 0.00>
ST_35 : Operation 862 [3/3] (1.05ns) (grouped into DSP with root node sub_ln58_4)   --->   "%mul_ln58_4 = mul i31 %sext_ln93_cast, i31 %zext_ln58_4" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 862 'mul' 'mul_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 863 [1/1] (1.70ns)   --->   "%br_ln59 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.4" [src/snn_top_hls.cpp:59->src/snn_top_hls.cpp:100]   --->   Operation 863 'br' 'br_ln59' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 1.70>
ST_35 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i16 %exp_decay_8" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 864 'zext' 'zext_ln51_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 0.00>
ST_35 : Operation 865 [1/1] (5.58ns)   --->   "%mul_ln51_4 = mul i31 %zext_ln51_4, i31 %sext_ln48_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 865 'mul' 'mul_ln51_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_44_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln51_4, i32 9, i32 24" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 866 'partselect' 'tmp_44_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 0.00>
ST_35 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = trunc i31 %mul_ln51_4" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 867 'trunc' 'trunc_ln51_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 0.00>
ST_35 : Operation 868 [1/1] (1.70ns)   --->   "%br_ln52 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.4" [src/snn_top_hls.cpp:52->src/snn_top_hls.cpp:100]   --->   Operation 868 'br' 'br_ln52' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 1.70>
ST_35 : Operation 1057 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 1057 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.58>

State 36 <SV = 35> <Delay = 5.58>
ST_36 : Operation 869 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_11 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:109]   --->   Operation 869 'nbwritereq' 'tmp_11' <Predicate = (!icmp_ln98 & !icmp_ln102)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_36 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_11, void %if.end13, void %if.then12" [src/snn_top_hls.cpp:109]   --->   Operation 870 'br' 'br_ln109' <Predicate = (!icmp_ln98 & !icmp_ln102)> <Delay = 0.00>
ST_36 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i7 %post_id_2" [src/snn_top_hls.cpp:110]   --->   Operation 871 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln98 & !icmp_ln102 & tmp_11)> <Delay = 0.00>
ST_36 : Operation 872 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i2.i6.i8, i32 %current_time_read, i16 %delta_24, i2 0, i6 %trunc_ln110, i8 %pre_id_read" [src/snn_top_hls.cpp:110]   --->   Operation 872 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln98 & !icmp_ln102 & tmp_11)> <Delay = 0.00>
ST_36 : Operation 873 [1/1] ( I:3.56ns O:3.56ns )   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo, i64 %p_s" [src/snn_top_hls.cpp:110]   --->   Operation 873 'write' 'write_ln110' <Predicate = (!icmp_ln98 & !icmp_ln102 & tmp_11)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_36 : Operation 874 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end13" [src/snn_top_hls.cpp:111]   --->   Operation 874 'br' 'br_ln111' <Predicate = (!icmp_ln98 & !icmp_ln102 & tmp_11)> <Delay = 0.00>
ST_36 : Operation 875 [1/1] (2.07ns)   --->   "%icmp_ln102_1 = icmp_eq  i16 %delta_25, i16 0" [src/snn_top_hls.cpp:102]   --->   Operation 875 'icmp' 'icmp_ln102_1' <Predicate = (!icmp_ln98_1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102_1, void %if.then7.1, void %if.end14.1" [src/snn_top_hls.cpp:102]   --->   Operation 876 'br' 'br_ln102' <Predicate = (!icmp_ln98_1)> <Delay = 0.00>
ST_36 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end14.1" [src/snn_top_hls.cpp:112]   --->   Operation 877 'br' 'br_ln112' <Predicate = (!icmp_ln98_1 & !icmp_ln102_1)> <Delay = 0.00>
ST_36 : Operation 878 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_2 = sub i31 0, i31 %mul_ln58_2" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 878 'sub' 'sub_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_19_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln58_2, i32 9, i32 24" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 879 'partselect' 'tmp_19_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 0.00>
ST_36 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node delta_7)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln58_2, i32 30" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 880 'bitselect' 'tmp_25' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 0.00>
ST_36 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i31 %sub_ln58_2" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 881 'trunc' 'trunc_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 0.00>
ST_36 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln58_2, i7 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 882 'bitconcatenate' 'tmp_26' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 0.00>
ST_36 : Operation 883 [1/1] (2.07ns)   --->   "%icmp_ln58_2 = icmp_ne  i16 %tmp_26, i16 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 883 'icmp' 'icmp_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 884 [1/1] (2.07ns)   --->   "%add_ln58_2 = add i16 %tmp_19_cast, i16 1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 884 'add' 'add_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node delta_7)   --->   "%select_ln58_2 = select i1 %icmp_ln58_2, i16 %add_ln58_2, i16 %tmp_19_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 885 'select' 'select_ln58_2' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 886 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_7 = select i1 %tmp_25, i16 %select_ln58_2, i16 %tmp_19_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 886 'select' 'delta_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_2 & !and_ln46_2 & tmp_22 & icmp_ln53_2 & icmp_ln57_2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 887 [1/1] (0.00ns)   --->   "%delta_26 = phi i16 %delta_7, void %if.then35.i.2_ifconv, i16 %delta_6, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.2_ifconv, i16 0, void %if.end4.2, i16 0, void %if.else.i.2, i16 0, void %land.rhs20.i.2, i16 0, void %if.then26.i.2, i16 0, void %if.then7.i.2"   --->   Operation 887 'phi' 'delta_26' <Predicate = (!icmp_ln98_2)> <Delay = 0.00>
ST_36 : Operation 888 [1/3] (0.00ns) (grouped into DSP with root node sub_ln58_3)   --->   "%mul_ln58_3 = mul i31 %sext_ln93_cast, i31 %zext_ln58_3" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 888 'mul' 'mul_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 889 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_3 = sub i31 0, i31 %mul_ln58_3" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 889 'sub' 'sub_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 890 [2/3] (1.05ns) (grouped into DSP with root node sub_ln58_4)   --->   "%mul_ln58_4 = mul i31 %sext_ln93_cast, i31 %zext_ln58_4" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 890 'mul' 'mul_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node delta_12)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln51_4, i32 30" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 891 'bitselect' 'tmp_37' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 0.00>
ST_36 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_4, i7 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 892 'bitconcatenate' 'tmp_38' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 0.00>
ST_36 : Operation 893 [1/1] (2.07ns)   --->   "%icmp_ln51_4 = icmp_ne  i16 %tmp_38, i16 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 893 'icmp' 'icmp_ln51_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 894 [1/1] (2.07ns)   --->   "%add_ln51_4 = add i16 %tmp_44_cast, i16 1" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 894 'add' 'add_ln51_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node delta_12)   --->   "%select_ln51_4 = select i1 %icmp_ln51_4, i16 %add_ln51_4, i16 %tmp_44_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 895 'select' 'select_ln51_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 896 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_12 = select i1 %tmp_37, i16 %select_ln51_4, i16 %tmp_44_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 896 'select' 'delta_12' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & and_ln46_4 & icmp_ln50_4)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln58_5 = zext i16 %exp_decay_11" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 897 'zext' 'zext_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 0.00>
ST_36 : Operation 898 [3/3] (1.05ns) (grouped into DSP with root node sub_ln58_5)   --->   "%mul_ln58_5 = mul i31 %sext_ln93_cast, i31 %zext_ln58_5" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 898 'mul' 'mul_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 899 [1/1] (1.70ns)   --->   "%br_ln59 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.5" [src/snn_top_hls.cpp:59->src/snn_top_hls.cpp:100]   --->   Operation 899 'br' 'br_ln59' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 1.70>
ST_36 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i16 %exp_decay_10" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 900 'zext' 'zext_ln51_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 0.00>
ST_36 : Operation 901 [1/1] (5.58ns)   --->   "%mul_ln51_5 = mul i31 %zext_ln51_5, i31 %sext_ln48_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 901 'mul' 'mul_ln51_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_53_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln51_5, i32 9, i32 24" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 902 'partselect' 'tmp_53_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 0.00>
ST_36 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln51_5 = trunc i31 %mul_ln51_5" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 903 'trunc' 'trunc_ln51_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 0.00>
ST_36 : Operation 904 [1/1] (1.70ns)   --->   "%br_ln52 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.5" [src/snn_top_hls.cpp:52->src/snn_top_hls.cpp:100]   --->   Operation 904 'br' 'br_ln52' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 1.70>

State 37 <SV = 36> <Delay = 5.58>
ST_37 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %post_id_2, i32 1, i32 5" [src/snn_top_hls.cpp:105]   --->   Operation 905 'partselect' 'tmp_20' <Predicate = (!icmp_ln98_1 & !icmp_ln102_1)> <Delay = 0.00>
ST_37 : Operation 906 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_21 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:109]   --->   Operation 906 'nbwritereq' 'tmp_21' <Predicate = (!icmp_ln98_1 & !icmp_ln102_1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_37 : Operation 907 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_21, void %if.end13.1, void %if.then12.1" [src/snn_top_hls.cpp:109]   --->   Operation 907 'br' 'br_ln109' <Predicate = (!icmp_ln98_1 & !icmp_ln102_1)> <Delay = 0.00>
ST_37 : Operation 908 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i2.i5.i1.i8, i32 %current_time_read, i16 %delta_25, i2 0, i5 %tmp_20, i1 1, i8 %pre_id_read" [src/snn_top_hls.cpp:110]   --->   Operation 908 'bitconcatenate' 'p_1' <Predicate = (!icmp_ln98_1 & !icmp_ln102_1 & tmp_21)> <Delay = 0.00>
ST_37 : Operation 909 [1/1] ( I:3.56ns O:3.56ns )   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo, i64 %p_1" [src/snn_top_hls.cpp:110]   --->   Operation 909 'write' 'write_ln110' <Predicate = (!icmp_ln98_1 & !icmp_ln102_1 & tmp_21)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_37 : Operation 910 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end13.1" [src/snn_top_hls.cpp:111]   --->   Operation 910 'br' 'br_ln111' <Predicate = (!icmp_ln98_1 & !icmp_ln102_1 & tmp_21)> <Delay = 0.00>
ST_37 : Operation 911 [1/1] (2.07ns)   --->   "%icmp_ln102_2 = icmp_eq  i16 %delta_26, i16 0" [src/snn_top_hls.cpp:102]   --->   Operation 911 'icmp' 'icmp_ln102_2' <Predicate = (!icmp_ln98_2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 912 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102_2, void %if.then7.2, void %if.end14.2" [src/snn_top_hls.cpp:102]   --->   Operation 912 'br' 'br_ln102' <Predicate = (!icmp_ln98_2)> <Delay = 0.00>
ST_37 : Operation 913 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end14.2" [src/snn_top_hls.cpp:112]   --->   Operation 913 'br' 'br_ln112' <Predicate = (!icmp_ln98_2 & !icmp_ln102_2)> <Delay = 0.00>
ST_37 : Operation 914 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_3 = sub i31 0, i31 %mul_ln58_3" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 914 'sub' 'sub_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_23_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln58_3, i32 9, i32 24" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 915 'partselect' 'tmp_23_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 0.00>
ST_37 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node delta_10)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln58_3, i32 30" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 916 'bitselect' 'tmp_32' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 0.00>
ST_37 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln58_3 = trunc i31 %sub_ln58_3" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 917 'trunc' 'trunc_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 0.00>
ST_37 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln58_3, i7 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 918 'bitconcatenate' 'tmp_33' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 0.00>
ST_37 : Operation 919 [1/1] (2.07ns)   --->   "%icmp_ln58_3 = icmp_ne  i16 %tmp_33, i16 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 919 'icmp' 'icmp_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 920 [1/1] (2.07ns)   --->   "%add_ln58_3 = add i16 %tmp_23_cast, i16 1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 920 'add' 'add_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node delta_10)   --->   "%select_ln58_3 = select i1 %icmp_ln58_3, i16 %add_ln58_3, i16 %tmp_23_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 921 'select' 'select_ln58_3' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 922 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_10 = select i1 %tmp_32, i16 %select_ln58_3, i16 %tmp_23_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 922 'select' 'delta_10' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_3 & !and_ln46_3 & tmp_29 & icmp_ln53_3 & icmp_ln57_3)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 923 [1/1] (0.00ns)   --->   "%delta_27 = phi i16 %delta_10, void %if.then35.i.3_ifconv, i16 %delta_9, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.3_ifconv, i16 0, void %if.end4.3, i16 0, void %if.else.i.3, i16 0, void %land.rhs20.i.3, i16 0, void %if.then26.i.3, i16 0, void %if.then7.i.3"   --->   Operation 923 'phi' 'delta_27' <Predicate = (!icmp_ln98_3)> <Delay = 0.00>
ST_37 : Operation 924 [1/3] (0.00ns) (grouped into DSP with root node sub_ln58_4)   --->   "%mul_ln58_4 = mul i31 %sext_ln93_cast, i31 %zext_ln58_4" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 924 'mul' 'mul_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 925 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_4 = sub i31 0, i31 %mul_ln58_4" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 925 'sub' 'sub_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 926 [2/3] (1.05ns) (grouped into DSP with root node sub_ln58_5)   --->   "%mul_ln58_5 = mul i31 %sext_ln93_cast, i31 %zext_ln58_5" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 926 'mul' 'mul_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node delta_15)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln51_5, i32 30" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 927 'bitselect' 'tmp_43' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 0.00>
ST_37 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_5, i7 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 928 'bitconcatenate' 'tmp_44' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 0.00>
ST_37 : Operation 929 [1/1] (2.07ns)   --->   "%icmp_ln51_5 = icmp_ne  i16 %tmp_44, i16 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 929 'icmp' 'icmp_ln51_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 930 [1/1] (2.07ns)   --->   "%add_ln51_5 = add i16 %tmp_53_cast, i16 1" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 930 'add' 'add_ln51_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node delta_15)   --->   "%select_ln51_5 = select i1 %icmp_ln51_5, i16 %add_ln51_5, i16 %tmp_53_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 931 'select' 'select_ln51_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 932 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_15 = select i1 %tmp_43, i16 %select_ln51_5, i16 %tmp_53_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 932 'select' 'delta_15' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & and_ln46_5 & icmp_ln50_5)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln58_6 = zext i16 %exp_decay_13" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 933 'zext' 'zext_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 0.00>
ST_37 : Operation 934 [3/3] (1.05ns) (grouped into DSP with root node sub_ln58_6)   --->   "%mul_ln58_6 = mul i31 %sext_ln93_cast, i31 %zext_ln58_6" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 934 'mul' 'mul_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 935 [1/1] (1.70ns)   --->   "%br_ln59 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.6" [src/snn_top_hls.cpp:59->src/snn_top_hls.cpp:100]   --->   Operation 935 'br' 'br_ln59' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 1.70>
ST_37 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i16 %exp_decay_12" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 936 'zext' 'zext_ln51_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 0.00>
ST_37 : Operation 937 [1/1] (5.58ns)   --->   "%mul_ln51_6 = mul i31 %zext_ln51_6, i31 %sext_ln48_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 937 'mul' 'mul_ln51_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_62_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln51_6, i32 9, i32 24" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 938 'partselect' 'tmp_62_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 0.00>
ST_37 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln51_6 = trunc i31 %mul_ln51_6" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 939 'trunc' 'trunc_ln51_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 0.00>
ST_37 : Operation 940 [1/1] (1.70ns)   --->   "%br_ln52 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.6" [src/snn_top_hls.cpp:52->src/snn_top_hls.cpp:100]   --->   Operation 940 'br' 'br_ln52' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 1.70>

State 38 <SV = 37> <Delay = 5.58>
ST_38 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %post_id_2, i32 2, i32 5" [src/snn_top_hls.cpp:105]   --->   Operation 941 'partselect' 'tmp_27' <Predicate = (!icmp_ln98_2 & !icmp_ln102_2)> <Delay = 0.00>
ST_38 : Operation 942 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_28 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:109]   --->   Operation 942 'nbwritereq' 'tmp_28' <Predicate = (!icmp_ln98_2 & !icmp_ln102_2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_38 : Operation 943 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_28, void %if.end13.2, void %if.then12.2" [src/snn_top_hls.cpp:109]   --->   Operation 943 'br' 'br_ln109' <Predicate = (!icmp_ln98_2 & !icmp_ln102_2)> <Delay = 0.00>
ST_38 : Operation 944 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i2.i4.i2.i8, i32 %current_time_read, i16 %delta_26, i2 0, i4 %tmp_27, i2 2, i8 %pre_id_read" [src/snn_top_hls.cpp:110]   --->   Operation 944 'bitconcatenate' 'p_2' <Predicate = (!icmp_ln98_2 & !icmp_ln102_2 & tmp_28)> <Delay = 0.00>
ST_38 : Operation 945 [1/1] ( I:3.56ns O:3.56ns )   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo, i64 %p_2" [src/snn_top_hls.cpp:110]   --->   Operation 945 'write' 'write_ln110' <Predicate = (!icmp_ln98_2 & !icmp_ln102_2 & tmp_28)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_38 : Operation 946 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end13.2" [src/snn_top_hls.cpp:111]   --->   Operation 946 'br' 'br_ln111' <Predicate = (!icmp_ln98_2 & !icmp_ln102_2 & tmp_28)> <Delay = 0.00>
ST_38 : Operation 947 [1/1] (2.07ns)   --->   "%icmp_ln102_3 = icmp_eq  i16 %delta_27, i16 0" [src/snn_top_hls.cpp:102]   --->   Operation 947 'icmp' 'icmp_ln102_3' <Predicate = (!icmp_ln98_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102_3, void %if.then7.3, void %if.end14.3" [src/snn_top_hls.cpp:102]   --->   Operation 948 'br' 'br_ln102' <Predicate = (!icmp_ln98_3)> <Delay = 0.00>
ST_38 : Operation 949 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end14.3" [src/snn_top_hls.cpp:112]   --->   Operation 949 'br' 'br_ln112' <Predicate = (!icmp_ln98_3 & !icmp_ln102_3)> <Delay = 0.00>
ST_38 : Operation 950 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_4 = sub i31 0, i31 %mul_ln58_4" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 950 'sub' 'sub_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_48_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln58_4, i32 9, i32 24" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 951 'partselect' 'tmp_48_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 0.00>
ST_38 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node delta_13)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln58_4, i32 30" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 952 'bitselect' 'tmp_39' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 0.00>
ST_38 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln58_4 = trunc i31 %sub_ln58_4" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 953 'trunc' 'trunc_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 0.00>
ST_38 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln58_4, i7 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 954 'bitconcatenate' 'tmp_40' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 0.00>
ST_38 : Operation 955 [1/1] (2.07ns)   --->   "%icmp_ln58_4 = icmp_ne  i16 %tmp_40, i16 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 955 'icmp' 'icmp_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 956 [1/1] (2.07ns)   --->   "%add_ln58_4 = add i16 %tmp_48_cast, i16 1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 956 'add' 'add_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node delta_13)   --->   "%select_ln58_4 = select i1 %icmp_ln58_4, i16 %add_ln58_4, i16 %tmp_48_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 957 'select' 'select_ln58_4' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 958 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_13 = select i1 %tmp_39, i16 %select_ln58_4, i16 %tmp_48_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 958 'select' 'delta_13' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_4 & !and_ln46_4 & tmp_36 & icmp_ln53_4 & icmp_ln57_4)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 959 [1/1] (0.00ns)   --->   "%delta_28 = phi i16 %delta_13, void %if.then35.i.4_ifconv, i16 %delta_12, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.4_ifconv, i16 0, void %if.end4.4, i16 0, void %if.else.i.4, i16 0, void %land.rhs20.i.4, i16 0, void %if.then26.i.4, i16 0, void %if.then7.i.4"   --->   Operation 959 'phi' 'delta_28' <Predicate = (!icmp_ln98_4)> <Delay = 0.00>
ST_38 : Operation 960 [1/3] (0.00ns) (grouped into DSP with root node sub_ln58_5)   --->   "%mul_ln58_5 = mul i31 %sext_ln93_cast, i31 %zext_ln58_5" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 960 'mul' 'mul_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 961 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_5 = sub i31 0, i31 %mul_ln58_5" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 961 'sub' 'sub_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 962 [2/3] (1.05ns) (grouped into DSP with root node sub_ln58_6)   --->   "%mul_ln58_6 = mul i31 %sext_ln93_cast, i31 %zext_ln58_6" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 962 'mul' 'mul_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node delta_18)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln51_6, i32 30" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 963 'bitselect' 'tmp_50' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 0.00>
ST_38 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_6, i7 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 964 'bitconcatenate' 'tmp_51' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 0.00>
ST_38 : Operation 965 [1/1] (2.07ns)   --->   "%icmp_ln51_6 = icmp_ne  i16 %tmp_51, i16 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 965 'icmp' 'icmp_ln51_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 966 [1/1] (2.07ns)   --->   "%add_ln51_6 = add i16 %tmp_62_cast, i16 1" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 966 'add' 'add_ln51_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node delta_18)   --->   "%select_ln51_6 = select i1 %icmp_ln51_6, i16 %add_ln51_6, i16 %tmp_62_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 967 'select' 'select_ln51_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 968 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_18 = select i1 %tmp_50, i16 %select_ln51_6, i16 %tmp_62_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 968 'select' 'delta_18' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & and_ln46_6 & icmp_ln50_6)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln58_7 = zext i16 %exp_decay_15" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 969 'zext' 'zext_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 0.00>
ST_38 : Operation 970 [3/3] (1.05ns) (grouped into DSP with root node sub_ln58_7)   --->   "%mul_ln58_7 = mul i31 %sext_ln93_cast, i31 %zext_ln58_7" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 970 'mul' 'mul_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 971 [1/1] (1.70ns)   --->   "%br_ln59 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.7" [src/snn_top_hls.cpp:59->src/snn_top_hls.cpp:100]   --->   Operation 971 'br' 'br_ln59' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 1.70>
ST_38 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i16 %exp_decay_14" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 972 'zext' 'zext_ln51_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 0.00>
ST_38 : Operation 973 [1/1] (5.58ns)   --->   "%mul_ln51_7 = mul i31 %zext_ln51_7, i31 %sext_ln48_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 973 'mul' 'mul_ln51_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_76_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln51_7, i32 9, i32 24" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 974 'partselect' 'tmp_76_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 0.00>
ST_38 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln51_7 = trunc i31 %mul_ln51_7" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 975 'trunc' 'trunc_ln51_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 0.00>
ST_38 : Operation 976 [1/1] (1.70ns)   --->   "%br_ln52 = br void %_ZL16calc_stdp_update7ap_uintILi32EES0_RK17learning_params_t.exit.7" [src/snn_top_hls.cpp:52->src/snn_top_hls.cpp:100]   --->   Operation 976 'br' 'br_ln52' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 1.70>

State 39 <SV = 38> <Delay = 4.98>
ST_39 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %post_id_2, i32 2, i32 5" [src/snn_top_hls.cpp:105]   --->   Operation 977 'partselect' 'tmp_34' <Predicate = (!icmp_ln98_3 & !icmp_ln102_3)> <Delay = 0.00>
ST_39 : Operation 978 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_35 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:109]   --->   Operation 978 'nbwritereq' 'tmp_35' <Predicate = (!icmp_ln98_3 & !icmp_ln102_3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_39 : Operation 979 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_35, void %if.end13.3, void %if.then12.3" [src/snn_top_hls.cpp:109]   --->   Operation 979 'br' 'br_ln109' <Predicate = (!icmp_ln98_3 & !icmp_ln102_3)> <Delay = 0.00>
ST_39 : Operation 980 [1/1] (0.00ns)   --->   "%p_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i2.i4.i2.i8, i32 %current_time_read, i16 %delta_27, i2 0, i4 %tmp_34, i2 3, i8 %pre_id_read" [src/snn_top_hls.cpp:110]   --->   Operation 980 'bitconcatenate' 'p_3' <Predicate = (!icmp_ln98_3 & !icmp_ln102_3 & tmp_35)> <Delay = 0.00>
ST_39 : Operation 981 [1/1] ( I:3.56ns O:3.56ns )   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo, i64 %p_3" [src/snn_top_hls.cpp:110]   --->   Operation 981 'write' 'write_ln110' <Predicate = (!icmp_ln98_3 & !icmp_ln102_3 & tmp_35)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_39 : Operation 982 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end13.3" [src/snn_top_hls.cpp:111]   --->   Operation 982 'br' 'br_ln111' <Predicate = (!icmp_ln98_3 & !icmp_ln102_3 & tmp_35)> <Delay = 0.00>
ST_39 : Operation 983 [1/1] (2.07ns)   --->   "%icmp_ln102_4 = icmp_eq  i16 %delta_28, i16 0" [src/snn_top_hls.cpp:102]   --->   Operation 983 'icmp' 'icmp_ln102_4' <Predicate = (!icmp_ln98_4)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 984 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102_4, void %if.then7.4, void %if.end14.4" [src/snn_top_hls.cpp:102]   --->   Operation 984 'br' 'br_ln102' <Predicate = (!icmp_ln98_4)> <Delay = 0.00>
ST_39 : Operation 985 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end14.4" [src/snn_top_hls.cpp:112]   --->   Operation 985 'br' 'br_ln112' <Predicate = (!icmp_ln98_4 & !icmp_ln102_4)> <Delay = 0.00>
ST_39 : Operation 986 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_5 = sub i31 0, i31 %mul_ln58_5" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 986 'sub' 'sub_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_57_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln58_5, i32 9, i32 24" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 987 'partselect' 'tmp_57_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 0.00>
ST_39 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node delta_16)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln58_5, i32 30" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 988 'bitselect' 'tmp_45' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 0.00>
ST_39 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln58_5 = trunc i31 %sub_ln58_5" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 989 'trunc' 'trunc_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 0.00>
ST_39 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln58_5, i7 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 990 'bitconcatenate' 'tmp_46' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 0.00>
ST_39 : Operation 991 [1/1] (2.07ns)   --->   "%icmp_ln58_5 = icmp_ne  i16 %tmp_46, i16 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 991 'icmp' 'icmp_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 992 [1/1] (2.07ns)   --->   "%add_ln58_5 = add i16 %tmp_57_cast, i16 1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 992 'add' 'add_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node delta_16)   --->   "%select_ln58_5 = select i1 %icmp_ln58_5, i16 %add_ln58_5, i16 %tmp_57_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 993 'select' 'select_ln58_5' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 994 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_16 = select i1 %tmp_45, i16 %select_ln58_5, i16 %tmp_57_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 994 'select' 'delta_16' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_5 & !and_ln46_5 & tmp_42 & icmp_ln53_5 & icmp_ln57_5)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 995 [1/1] (0.00ns)   --->   "%delta_29 = phi i16 %delta_16, void %if.then35.i.5_ifconv, i16 %delta_15, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.5_ifconv, i16 0, void %if.end4.5, i16 0, void %if.else.i.5, i16 0, void %land.rhs20.i.5, i16 0, void %if.then26.i.5, i16 0, void %if.then7.i.5"   --->   Operation 995 'phi' 'delta_29' <Predicate = (!icmp_ln98_5)> <Delay = 0.00>
ST_39 : Operation 996 [1/3] (0.00ns) (grouped into DSP with root node sub_ln58_6)   --->   "%mul_ln58_6 = mul i31 %sext_ln93_cast, i31 %zext_ln58_6" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 996 'mul' 'mul_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 997 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_6 = sub i31 0, i31 %mul_ln58_6" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 997 'sub' 'sub_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 998 [2/3] (1.05ns) (grouped into DSP with root node sub_ln58_7)   --->   "%mul_ln58_7 = mul i31 %sext_ln93_cast, i31 %zext_ln58_7" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 998 'mul' 'mul_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node delta_21)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln51_7, i32 30" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 999 'bitselect' 'tmp_56' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 0.00>
ST_39 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_7, i7 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 1000 'bitconcatenate' 'tmp_57' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 0.00>
ST_39 : Operation 1001 [1/1] (2.07ns)   --->   "%icmp_ln51_7 = icmp_ne  i16 %tmp_57, i16 0" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 1001 'icmp' 'icmp_ln51_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1002 [1/1] (2.07ns)   --->   "%add_ln51_7 = add i16 %tmp_76_cast, i16 1" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 1002 'add' 'add_ln51_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node delta_21)   --->   "%select_ln51_7 = select i1 %icmp_ln51_7, i16 %add_ln51_7, i16 %tmp_76_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 1003 'select' 'select_ln51_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1004 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_21 = select i1 %tmp_56, i16 %select_ln51_7, i16 %tmp_76_cast" [src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100]   --->   Operation 1004 'select' 'delta_21' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & and_ln46_7 & icmp_ln50_7)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.98>
ST_40 : Operation 1005 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_41 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:109]   --->   Operation 1005 'nbwritereq' 'tmp_41' <Predicate = (!icmp_ln98_4 & !icmp_ln102_4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_40 : Operation 1006 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_41, void %if.end13.4, void %if.then12.4" [src/snn_top_hls.cpp:109]   --->   Operation 1006 'br' 'br_ln109' <Predicate = (!icmp_ln98_4 & !icmp_ln102_4)> <Delay = 0.00>
ST_40 : Operation 1007 [1/1] (0.00ns)   --->   "%p_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i2.i3.i3.i8, i32 %current_time_read, i16 %delta_28, i2 0, i3 %lshr_ln5, i3 4, i8 %pre_id_read" [src/snn_top_hls.cpp:110]   --->   Operation 1007 'bitconcatenate' 'p_4' <Predicate = (!icmp_ln98_4 & !icmp_ln102_4 & tmp_41)> <Delay = 0.00>
ST_40 : Operation 1008 [1/1] ( I:3.56ns O:3.56ns )   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo, i64 %p_4" [src/snn_top_hls.cpp:110]   --->   Operation 1008 'write' 'write_ln110' <Predicate = (!icmp_ln98_4 & !icmp_ln102_4 & tmp_41)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_40 : Operation 1009 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end13.4" [src/snn_top_hls.cpp:111]   --->   Operation 1009 'br' 'br_ln111' <Predicate = (!icmp_ln98_4 & !icmp_ln102_4 & tmp_41)> <Delay = 0.00>
ST_40 : Operation 1010 [1/1] (2.07ns)   --->   "%icmp_ln102_5 = icmp_eq  i16 %delta_29, i16 0" [src/snn_top_hls.cpp:102]   --->   Operation 1010 'icmp' 'icmp_ln102_5' <Predicate = (!icmp_ln98_5)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1011 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102_5, void %if.then7.5, void %if.end14.5" [src/snn_top_hls.cpp:102]   --->   Operation 1011 'br' 'br_ln102' <Predicate = (!icmp_ln98_5)> <Delay = 0.00>
ST_40 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %post_id_2, i32 1" [src/snn_top_hls.cpp:105]   --->   Operation 1012 'bitselect' 'tmp_47' <Predicate = (!icmp_ln98_5 & !icmp_ln102_5)> <Delay = 0.00>
ST_40 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end14.5" [src/snn_top_hls.cpp:112]   --->   Operation 1013 'br' 'br_ln112' <Predicate = (!icmp_ln98_5 & !icmp_ln102_5)> <Delay = 0.00>
ST_40 : Operation 1014 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_6 = sub i31 0, i31 %mul_ln58_6" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1014 'sub' 'sub_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_66_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln58_6, i32 9, i32 24" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1015 'partselect' 'tmp_66_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 0.00>
ST_40 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node delta_19)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln58_6, i32 30" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1016 'bitselect' 'tmp_52' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 0.00>
ST_40 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln58_6 = trunc i31 %sub_ln58_6" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1017 'trunc' 'trunc_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 0.00>
ST_40 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln58_6, i7 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1018 'bitconcatenate' 'tmp_53' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 0.00>
ST_40 : Operation 1019 [1/1] (2.07ns)   --->   "%icmp_ln58_6 = icmp_ne  i16 %tmp_53, i16 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1019 'icmp' 'icmp_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1020 [1/1] (2.07ns)   --->   "%add_ln58_6 = add i16 %tmp_66_cast, i16 1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1020 'add' 'add_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node delta_19)   --->   "%select_ln58_6 = select i1 %icmp_ln58_6, i16 %add_ln58_6, i16 %tmp_66_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1021 'select' 'select_ln58_6' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1022 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_19 = select i1 %tmp_52, i16 %select_ln58_6, i16 %tmp_66_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1022 'select' 'delta_19' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_6 & !and_ln46_6 & tmp_49 & icmp_ln53_6 & icmp_ln57_6)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1023 [1/1] (0.00ns)   --->   "%delta_30 = phi i16 %delta_19, void %if.then35.i.6_ifconv, i16 %delta_18, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.6_ifconv, i16 0, void %if.end4.6, i16 0, void %if.else.i.6, i16 0, void %land.rhs20.i.6, i16 0, void %if.then26.i.6, i16 0, void %if.then7.i.6"   --->   Operation 1023 'phi' 'delta_30' <Predicate = (!icmp_ln98_6)> <Delay = 0.00>
ST_40 : Operation 1024 [1/3] (0.00ns) (grouped into DSP with root node sub_ln58_7)   --->   "%mul_ln58_7 = mul i31 %sext_ln93_cast, i31 %zext_ln58_7" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1024 'mul' 'mul_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1025 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_7 = sub i31 0, i31 %mul_ln58_7" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1025 'sub' 'sub_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 4.98>
ST_41 : Operation 1026 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_48 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:109]   --->   Operation 1026 'nbwritereq' 'tmp_48' <Predicate = (!icmp_ln98_5 & !icmp_ln102_5)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_41 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_48, void %if.end13.5, void %if.then12.5" [src/snn_top_hls.cpp:109]   --->   Operation 1027 'br' 'br_ln109' <Predicate = (!icmp_ln98_5 & !icmp_ln102_5)> <Delay = 0.00>
ST_41 : Operation 1028 [1/1] (0.00ns)   --->   "%p_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i2.i3.i1.i1.i1.i8, i32 %current_time_read, i16 %delta_29, i2 0, i3 %lshr_ln5, i1 1, i1 %tmp_47, i1 1, i8 %pre_id_read" [src/snn_top_hls.cpp:110]   --->   Operation 1028 'bitconcatenate' 'p_5' <Predicate = (!icmp_ln98_5 & !icmp_ln102_5 & tmp_48)> <Delay = 0.00>
ST_41 : Operation 1029 [1/1] ( I:3.56ns O:3.56ns )   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo, i64 %p_5" [src/snn_top_hls.cpp:110]   --->   Operation 1029 'write' 'write_ln110' <Predicate = (!icmp_ln98_5 & !icmp_ln102_5 & tmp_48)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_41 : Operation 1030 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end13.5" [src/snn_top_hls.cpp:111]   --->   Operation 1030 'br' 'br_ln111' <Predicate = (!icmp_ln98_5 & !icmp_ln102_5 & tmp_48)> <Delay = 0.00>
ST_41 : Operation 1031 [1/1] (2.07ns)   --->   "%icmp_ln102_6 = icmp_eq  i16 %delta_30, i16 0" [src/snn_top_hls.cpp:102]   --->   Operation 1031 'icmp' 'icmp_ln102_6' <Predicate = (!icmp_ln98_6)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1032 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102_6, void %if.then7.6, void %if.end14.6" [src/snn_top_hls.cpp:102]   --->   Operation 1032 'br' 'br_ln102' <Predicate = (!icmp_ln98_6)> <Delay = 0.00>
ST_41 : Operation 1033 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end14.6" [src/snn_top_hls.cpp:112]   --->   Operation 1033 'br' 'br_ln112' <Predicate = (!icmp_ln98_6 & !icmp_ln102_6)> <Delay = 0.00>
ST_41 : Operation 1034 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln58_7 = sub i31 0, i31 %mul_ln58_7" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1034 'sub' 'sub_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_78_cast = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln58_7, i32 9, i32 24" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1035 'partselect' 'tmp_78_cast' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 0.00>
ST_41 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node delta_22)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln58_7, i32 30" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1036 'bitselect' 'tmp_58' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 0.00>
ST_41 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln58_7 = trunc i31 %sub_ln58_7" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1037 'trunc' 'trunc_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 0.00>
ST_41 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln58_7, i7 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1038 'bitconcatenate' 'tmp_59' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 0.00>
ST_41 : Operation 1039 [1/1] (2.07ns)   --->   "%icmp_ln58_7 = icmp_ne  i16 %tmp_59, i16 0" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1039 'icmp' 'icmp_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1040 [1/1] (2.07ns)   --->   "%add_ln58_7 = add i16 %tmp_78_cast, i16 1" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1040 'add' 'add_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node delta_22)   --->   "%select_ln58_7 = select i1 %icmp_ln58_7, i16 %add_ln58_7, i16 %tmp_78_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1041 'select' 'select_ln58_7' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1042 [1/1] (0.80ns) (out node of the LUT)   --->   "%delta_22 = select i1 %tmp_58, i16 %select_ln58_7, i16 %tmp_78_cast" [src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100]   --->   Operation 1042 'select' 'delta_22' <Predicate = (!tmp & !icmp_ln41 & !icmp_ln98_7 & !and_ln46_7 & tmp_55 & icmp_ln53_7 & icmp_ln57_7)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1043 [1/1] (0.00ns)   --->   "%delta_31 = phi i16 %delta_22, void %if.then35.i.7_ifconv, i16 %delta_21, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.7_ifconv, i16 0, void %if.end4.7, i16 0, void %if.else.i.7, i16 0, void %land.rhs20.i.7, i16 0, void %if.then26.i.7, i16 0, void %if.then7.i.7"   --->   Operation 1043 'phi' 'delta_31' <Predicate = (!icmp_ln98_7)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 3.56>
ST_42 : Operation 1044 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_54 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:109]   --->   Operation 1044 'nbwritereq' 'tmp_54' <Predicate = (!icmp_ln98_6 & !icmp_ln102_6)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_42 : Operation 1045 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_54, void %if.end13.6, void %if.then12.6" [src/snn_top_hls.cpp:109]   --->   Operation 1045 'br' 'br_ln109' <Predicate = (!icmp_ln98_6 & !icmp_ln102_6)> <Delay = 0.00>
ST_42 : Operation 1046 [1/1] (0.00ns)   --->   "%p_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i2.i3.i3.i8, i32 %current_time_read, i16 %delta_30, i2 0, i3 %lshr_ln5, i3 6, i8 %pre_id_read" [src/snn_top_hls.cpp:110]   --->   Operation 1046 'bitconcatenate' 'p_6' <Predicate = (!icmp_ln98_6 & !icmp_ln102_6 & tmp_54)> <Delay = 0.00>
ST_42 : Operation 1047 [1/1] ( I:3.56ns O:3.56ns )   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo, i64 %p_6" [src/snn_top_hls.cpp:110]   --->   Operation 1047 'write' 'write_ln110' <Predicate = (!icmp_ln98_6 & !icmp_ln102_6 & tmp_54)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_42 : Operation 1048 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end13.6" [src/snn_top_hls.cpp:111]   --->   Operation 1048 'br' 'br_ln111' <Predicate = (!icmp_ln98_6 & !icmp_ln102_6 & tmp_54)> <Delay = 0.00>
ST_42 : Operation 1049 [1/1] (2.07ns)   --->   "%icmp_ln102_7 = icmp_eq  i16 %delta_31, i16 0" [src/snn_top_hls.cpp:102]   --->   Operation 1049 'icmp' 'icmp_ln102_7' <Predicate = (!icmp_ln98_7)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1050 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102_7, void %if.then7.7, void %if.end14.7" [src/snn_top_hls.cpp:102]   --->   Operation 1050 'br' 'br_ln102' <Predicate = (!icmp_ln98_7)> <Delay = 0.00>
ST_42 : Operation 1051 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end14.7" [src/snn_top_hls.cpp:112]   --->   Operation 1051 'br' 'br_ln112' <Predicate = (!icmp_ln98_7 & !icmp_ln102_7)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.56>
ST_43 : Operation 1052 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_60 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:109]   --->   Operation 1052 'nbwritereq' 'tmp_60' <Predicate = (!icmp_ln98_7 & !icmp_ln102_7)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_43 : Operation 1053 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_60, void %if.end13.7, void %if.then12.7" [src/snn_top_hls.cpp:109]   --->   Operation 1053 'br' 'br_ln109' <Predicate = (!icmp_ln98_7 & !icmp_ln102_7)> <Delay = 0.00>
ST_43 : Operation 1054 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i2.i3.i3.i8, i32 %current_time_read, i16 %delta_31, i2 0, i3 %lshr_ln5, i3 7, i8 %pre_id_read" [src/snn_top_hls.cpp:110]   --->   Operation 1054 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln98_7 & !icmp_ln102_7 & tmp_60)> <Delay = 0.00>
ST_43 : Operation 1055 [1/1] ( I:3.56ns O:3.56ns )   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo, i64 %p_0" [src/snn_top_hls.cpp:110]   --->   Operation 1055 'write' 'write_ln110' <Predicate = (!icmp_ln98_7 & !icmp_ln102_7 & tmp_60)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_43 : Operation 1056 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end13.7" [src/snn_top_hls.cpp:111]   --->   Operation 1056 'br' 'br_ln111' <Predicate = (!icmp_ln98_7 & !icmp_ln102_7 & tmp_60)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation ('store_ln93', src/snn_top_hls.cpp:93) of constant 0 7 bit on local variable 'post_id', src/snn_top_hls.cpp:93 [43]  (1.588 ns)
	'load' operation 7 bit ('post_id', src/snn_top_hls.cpp:93) on local variable 'post_id', src/snn_top_hls.cpp:93 [46]  (0.000 ns)
	'add' operation 7 bit ('post_id', src/snn_top_hls.cpp:93) [676]  (1.870 ns)
	'store' operation ('store_ln93', src/snn_top_hls.cpp:93) of variable 'post_id', src/snn_top_hls.cpp:93 7 bit on local variable 'post_id', src/snn_top_hls.cpp:93 [677]  (1.588 ns)

 <State 2>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('post_time', src/snn_top_hls.cpp:97) on array 'p_ZL16post_spike_times_3' [290]  (3.254 ns)
	'sub' operation 32 bit ('dt', src/snn_top_hls.cpp:43->src/snn_top_hls.cpp:100) [296]  (2.552 ns)

 <State 3>: 6.852ns
The critical path consists of the following:
	'sub' operation 33 bit ('sub_ln53', src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100) [72]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln53', src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100) [73]  (2.593 ns)
	multiplexor before 'phi' operation 16 bit ('delta') with incoming values : ('delta', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) ('delta', src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100) [117]  (1.707 ns)
	'br' operation ('br_ln53', src/snn_top_hls.cpp:53->src/snn_top_hls.cpp:100) [74]  (1.707 ns)

 <State 4>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 5>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55_3', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [312]  (4.102 ns)

 <State 6>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 7>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 8>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 9>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55_1', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [156]  (4.102 ns)

 <State 10>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 11>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 12>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 13>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln48', src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100) [99]  (4.102 ns)

 <State 14>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 15>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 16>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 17>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55_1', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [156]  (4.102 ns)

 <State 18>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 19>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 20>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 21>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln48', src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100) [99]  (4.102 ns)

 <State 22>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 23>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 24>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 25>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55_1', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [156]  (4.102 ns)

 <State 26>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 27>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 28>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln55', src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:100) [78]  (4.102 ns)

 <State 29>: 4.102ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln48', src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100) [99]  (4.102 ns)

 <State 30>: 6.179ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln48', src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100) [99]  (4.102 ns)
	'sub' operation 16 bit ('exp_decay', src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100) [101]  (2.077 ns)

 <State 31>: 6.179ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln48_3', src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100) [333]  (4.102 ns)
	'sub' operation 16 bit ('exp_decay', src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100) [335]  (2.077 ns)

 <State 32>: 6.179ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln48_4', src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100) [411]  (4.102 ns)
	'sub' operation 16 bit ('exp_decay', src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100) [413]  (2.077 ns)

 <State 33>: 6.179ns
The critical path consists of the following:
	'sdiv' operation 16 bit ('sdiv_ln48_6', src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:100) [566]  (4.102 ns)
	'sub' operation 16 bit ('exp_decay', src/snn_top_hls.cpp:49->src/snn_top_hls.cpp:100) [568]  (2.077 ns)

 <State 34>: 5.861ns
The critical path consists of the following:
	'add' operation 16 bit ('exp_decay', src/snn_top_hls.cpp:56->src/snn_top_hls.cpp:100) [547]  (2.077 ns)
	'icmp' operation 1 bit ('icmp_ln57_6', src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100) [548]  (2.077 ns)
	multiplexor before 'phi' operation 16 bit ('delta') with incoming values : ('delta', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) ('delta', src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100) [584]  (1.707 ns)
	'br' operation ('br_ln57', src/snn_top_hls.cpp:57->src/snn_top_hls.cpp:100) [549]  (1.707 ns)

 <State 35>: 5.580ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln51_4', src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100) [418]  (5.580 ns)

 <State 36>: 5.580ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln51_5', src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100) [495]  (5.580 ns)

 <State 37>: 5.580ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln51_6', src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100) [573]  (5.580 ns)

 <State 38>: 5.580ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln51_7', src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100) [650]  (5.580 ns)

 <State 39>: 4.982ns
The critical path consists of the following:
	'sub' operation 31 bit of DSP[475] ('sub_ln58_5', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [475]  (2.100 ns)
	'add' operation 16 bit ('add_ln58_5', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [481]  (2.077 ns)
	'select' operation 16 bit ('select_ln58_5', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [482]  (0.000 ns)
	'select' operation 16 bit ('delta', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [483]  (0.805 ns)
	'phi' operation 16 bit ('delta') with incoming values : ('delta', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) ('delta', src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100) [506]  (0.000 ns)

 <State 40>: 4.982ns
The critical path consists of the following:
	'sub' operation 31 bit of DSP[553] ('sub_ln58_6', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [553]  (2.100 ns)
	'add' operation 16 bit ('add_ln58_6', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [559]  (2.077 ns)
	'select' operation 16 bit ('select_ln58_6', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [560]  (0.000 ns)
	'select' operation 16 bit ('delta', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [561]  (0.805 ns)
	'phi' operation 16 bit ('delta') with incoming values : ('delta', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) ('delta', src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100) [584]  (0.000 ns)

 <State 41>: 4.982ns
The critical path consists of the following:
	'sub' operation 31 bit of DSP[630] ('sub_ln58_7', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [630]  (2.100 ns)
	'add' operation 16 bit ('add_ln58_7', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [636]  (2.077 ns)
	'select' operation 16 bit ('select_ln58_7', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [637]  (0.000 ns)
	'select' operation 16 bit ('delta', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) [638]  (0.805 ns)
	'phi' operation 16 bit ('delta') with incoming values : ('delta', src/snn_top_hls.cpp:58->src/snn_top_hls.cpp:100) ('delta', src/snn_top_hls.cpp:51->src/snn_top_hls.cpp:100) [661]  (0.000 ns)

 <State 42>: 3.561ns
The critical path consists of the following:
	fifo request operation ('tmp_54', src/snn_top_hls.cpp:109) on port 'weight_update_fifo' (src/snn_top_hls.cpp:109) [588]  (0.000 ns)
	fifo write operation ('write_ln110', src/snn_top_hls.cpp:110) on port 'weight_update_fifo' (src/snn_top_hls.cpp:110) [592]  (3.561 ns)

 <State 43>: 3.561ns
The critical path consists of the following:
	fifo request operation ('tmp_60', src/snn_top_hls.cpp:109) on port 'weight_update_fifo' (src/snn_top_hls.cpp:109) [665]  (0.000 ns)
	fifo write operation ('write_ln110', src/snn_top_hls.cpp:110) on port 'weight_update_fifo' (src/snn_top_hls.cpp:110) [669]  (3.561 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
