<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Interlaken_Interface_Lane_Muxing_kiufyszhb" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="topic:1;2:136">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="title:1;3:10">Interlaken Interface SERDES Interface Lanes</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="p:1;6:8">The <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="ph:1;6:51">COPI</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="ph:2;6:85">PIF</ph> Interlaken blocks provide a total of 36
    internal lanes which connect to the device level SERDES physical lane
    mapping logic. The Interlaken interfaces provide lane selection and lane
    order remapping logic for Tx and Rx lanes within each Interlaken
    interface. This allows arbitrary lane reordering before the internal lanes
    are connected to physical pins in the device level SERDES lane mapping
    boundaries. <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="ph:3;12:56">The internal lanes
    assigned to each of the Interlaken interfaces in 1x500G/600G mode and in
    3x200G mode are shown in the following figures.</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="ph:4;14:82">The internal lanes assigned to the Interlaken
    interface in 1x500G/600G mode is shown in the following figure.</ph></p>

    <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="note:1;17:35">[PDOX ID 422639 – HwsIlknLaneMapping]</note>

    <fig audience="DIGIG5_NOKIA DIGIG5_ROW" id="fig_Interlaken_Interface_Lane_Muxing_17iug1ptmz" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="fig:1;19:98">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="title:2;20:14">1x500G/600G Interlaken Internal Lanes</title>

      <image href="COPI_1x500G_Interlaken_SERDES_Lanes2.svg" placement="break" width="5.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="image:1;22:95"/>
    </fig>

    <fig audience="META-600G" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="fig:2;25:31">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="title:3;26:14">1x500G Interlaken Internal Lanes</title>

      <image href="META600G_COPI_1x500G_Interlaken_SERDES_Lanes.svg" placement="break" width="5.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="image:2;28:103"/>
    </fig>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="p:2;31:8"><note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="note:2;31:38">[PDOX ID 422639 –
    HwsIlknLaneMapping]</note><fig audience="DIGIG5_NOKIA DIGIG5_ROW" id="fig_Interlaken_Interface_Lane_Muxing_17iug1ptmz" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="fig:3;32:124">
        <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="title:4;33:16">3x200G Interlaken Internal Lanes</title>

        <image href="COPI_3x200G_Interlaken_SERDES_Lanes.svg" placement="break" width="5.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="image:3;35:96"/>
      </fig></p>

    <p audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="p:3;38:43">Notes:</p>

    <ul audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="ul:1;40:44">
      <li id="d1e1350" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="li:1;41:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="p:4;41:27">The ILKN0 and ILKN1 interfaces use a combined 24
      lanes which are connected to the device level SERDES lane mapping logic.
      In 3x200G mode the first 12 lanes are used for ILKN0 and the second 12
      lanes are used for ILKN1. In 1x500G/600G mode only ILKN0 is used, and it
      uses all of the 24 lanes.</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="li:2;47:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="p:5;47:14">In 1x500G/600G mode, the ILKN0 interface can use up to 24 lanes
      that interface to 25.78125 or 28.125 Gbps rate NRZ SERDES, or up to 12
      lanes that interface to 53.125 or 56.25 Gbps rate PAM-4 SERDES with
      FEC.</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="li:3;52:11"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="p:6;52:14">In 1x500G/600G mode, using PAM-4 SERDES with FEC, the FEC
      encoding is striped across pairs of adjacent lanes: lanes 0/1, 2/3, 4/5,
      6/7, 8/9, and 10/11 are each merged into 6 pairs of encoded lanes that
      require each pair to be subsequently FEC decoded together.</p></li>

      <li id="d1e1356" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="li:4;57:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Interlaken_Interface_Lane_Muxing_kiufyszhb.xml" xtrc="p:7;57:27">Each Interlaken interface must be connected within a
      single SERDES bank in the device level SERDES lane mapping</p></li>
    </ul>
  </body>
</topic>