<stg><name>pad</name>


<trans_list>

<trans id="263" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="24" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="31" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="38" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="45" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %ctx_addr = getelementptr i64 %ctx, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctx_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="4">
<![CDATA[
:4 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="4">
<![CDATA[
:4 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:5 %trunc_ln111 = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="64">
<![CDATA[
:6 %trunc_ln111_1 = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="trunc_ln111_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="8">
<![CDATA[
:7 %zext_ln111 = zext i8 %p_read_1

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="64">
<![CDATA[
:8 %trunc_ln111_2 = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="trunc_ln111_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="3">
<![CDATA[
:9 %zext_ln111_1 = zext i3 %trunc_ln111_2

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %shl_ln111 = shl i8 1, i8 %zext_ln111_1

]]></Node>
<StgValue><ssdm name="shl_ln111"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:11 %shl_ln111_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln111_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
:12 %zext_ln111_2 = zext i6 %shl_ln111_1

]]></Node>
<StgValue><ssdm name="zext_ln111_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %shl_ln111_2 = shl i64 %zext_ln111, i64 %zext_ln111_2

]]></Node>
<StgValue><ssdm name="shl_ln111_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %ctx_load, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:15 %zext_ln111_3 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln111_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %ctx_addr_16 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_3

]]></Node>
<StgValue><ssdm name="ctx_addr_16"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:17 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_16, i64 %shl_ln111_2, i8 %shl_ln111

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19 %add_ln112_7 = add i7 %trunc_ln111_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln112_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %add_ln112 = add i32 %trunc_ln111, i32 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
:20 %zext_ln112 = zext i32 %add_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:21 %store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112, i8 15

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %icmp_ln113 = icmp_eq  i32 %add_ln112, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln113 = br i1 %icmp_ln113, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_17 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_17"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_7 = load i4 %ctx_addr_17

]]></Node>
<StgValue><ssdm name="ctx_load_7"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_7 = load i4 %ctx_addr_17

]]></Node>
<StgValue><ssdm name="ctx_load_7"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln115 = add i64 %ctx_load_7, i64 512

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_17, i64 %add_ln115, i8 255

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln117 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge:0 %empty = phi i7 0, void, i7 %add_ln112_7, void

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge:1 %trunc_ln111_3 = trunc i7 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln111_3"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge:2 %zext_ln111_4 = zext i3 %trunc_ln111_3

]]></Node>
<StgValue><ssdm name="zext_ln111_4"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %shl_ln111_3 = shl i8 1, i8 %zext_ln111_4

]]></Node>
<StgValue><ssdm name="shl_ln111_3"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge:4 %shl_ln111_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln111_4"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge:5 %zext_ln111_5 = zext i6 %shl_ln111_4

]]></Node>
<StgValue><ssdm name="zext_ln111_5"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:6 %shl_ln111_5 = shl i64 %zext_ln111, i64 %zext_ln111_5

]]></Node>
<StgValue><ssdm name="shl_ln111_5"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7 %lshr_ln111_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln111_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:8 %zext_ln111_6 = zext i4 %lshr_ln111_1

]]></Node>
<StgValue><ssdm name="zext_ln111_6"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9 %ctx_addr_18 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_6

]]></Node>
<StgValue><ssdm name="ctx_addr_18"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:10 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_18, i64 %shl_ln111_5, i8 %shl_ln111_3

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:11 %ctx_load_8 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:11 %ctx_load_8 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_8"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:12 %trunc_ln112 = trunc i64 %ctx_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge:13 %trunc_ln112_1 = trunc i64 %ctx_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln112_1"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14 %add_ln112_1 = add i32 %trunc_ln112, i32 1

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:15 %add_ln112_8 = add i7 %trunc_ln112_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln112_8"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:16 %zext_ln112_1 = zext i32 %add_ln112_1

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge:17 %store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_1, i8 15

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18 %icmp_ln113_1 = icmp_eq  i32 %add_ln112_1, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln113_1"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:19 %br_ln113 = br i1 %icmp_ln113_1, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_19 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_19"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_9 = load i4 %ctx_addr_19

]]></Node>
<StgValue><ssdm name="ctx_load_9"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="110" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_9 = load i4 %ctx_addr_19

]]></Node>
<StgValue><ssdm name="ctx_load_9"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln115_1 = add i64 %ctx_load_9, i64 512

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_19, i64 %add_ln115_1, i8 255

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln117 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge1:0 %empty_43 = phi i7 0, void, i7 %add_ln112_8, void %._crit_edge

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge1:1 %trunc_ln111_4 = trunc i7 %empty_43

]]></Node>
<StgValue><ssdm name="trunc_ln111_4"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge1:2 %zext_ln111_7 = zext i3 %trunc_ln111_4

]]></Node>
<StgValue><ssdm name="zext_ln111_7"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1:3 %shl_ln111_6 = shl i8 1, i8 %zext_ln111_7

]]></Node>
<StgValue><ssdm name="shl_ln111_6"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1:4 %shl_ln111_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln111_7"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge1:5 %zext_ln111_8 = zext i6 %shl_ln111_7

]]></Node>
<StgValue><ssdm name="zext_ln111_8"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1:6 %shl_ln111_8 = shl i64 %zext_ln111, i64 %zext_ln111_8

]]></Node>
<StgValue><ssdm name="shl_ln111_8"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1:7 %lshr_ln111_2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_43, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln111_2"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge1:8 %zext_ln111_9 = zext i4 %lshr_ln111_2

]]></Node>
<StgValue><ssdm name="zext_ln111_9"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:9 %ctx_addr_20 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_9

]]></Node>
<StgValue><ssdm name="ctx_addr_20"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
._crit_edge1:10 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_20, i64 %shl_ln111_8, i8 %shl_ln111_6

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="125" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1:11 %ctx_load_10 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="126" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1:11 %ctx_load_10 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_10"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge1:12 %trunc_ln112_2 = trunc i64 %ctx_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln112_2"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge1:13 %trunc_ln112_3 = trunc i64 %ctx_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln112_3"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:14 %add_ln112_2 = add i32 %trunc_ln112_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln112_2"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:15 %add_ln112_9 = add i7 %trunc_ln112_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln112_9"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1:16 %zext_ln112_2 = zext i32 %add_ln112_2

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge1:17 %store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_2, i8 15

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:18 %icmp_ln113_2 = icmp_eq  i32 %add_ln112_2, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln113_2"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:19 %br_ln113 = br i1 %icmp_ln113_2, void %._crit_edge2, void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="135" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="136" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_21 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_21"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_11 = load i4 %ctx_addr_21

]]></Node>
<StgValue><ssdm name="ctx_load_11"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_11 = load i4 %ctx_addr_21

]]></Node>
<StgValue><ssdm name="ctx_load_11"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln115_2 = add i64 %ctx_load_11, i64 512

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_21, i64 %add_ln115_2, i8 255

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln117 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge2:0 %empty_44 = phi i7 0, void, i7 %add_ln112_9, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="145" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge2:1 %trunc_ln111_5 = trunc i7 %empty_44

]]></Node>
<StgValue><ssdm name="trunc_ln111_5"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge2:2 %zext_ln111_10 = zext i3 %trunc_ln111_5

]]></Node>
<StgValue><ssdm name="zext_ln111_10"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2:3 %shl_ln111_9 = shl i8 1, i8 %zext_ln111_10

]]></Node>
<StgValue><ssdm name="shl_ln111_9"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge2:4 %shl_ln111_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_5, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln111_s"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge2:5 %zext_ln111_11 = zext i6 %shl_ln111_s

]]></Node>
<StgValue><ssdm name="zext_ln111_11"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge2:6 %shl_ln111_10 = shl i64 %zext_ln111, i64 %zext_ln111_11

]]></Node>
<StgValue><ssdm name="shl_ln111_10"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2:7 %lshr_ln111_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_44, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln111_3"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge2:8 %zext_ln111_12 = zext i4 %lshr_ln111_3

]]></Node>
<StgValue><ssdm name="zext_ln111_12"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:9 %ctx_addr_22 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_12

]]></Node>
<StgValue><ssdm name="ctx_addr_22"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
._crit_edge2:10 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_22, i64 %shl_ln111_10, i8 %shl_ln111_9

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="155" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge2:11 %ctx_load_12 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_12"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="156" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge2:11 %ctx_load_12 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_12"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge2:12 %trunc_ln112_4 = trunc i64 %ctx_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln112_4"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge2:13 %trunc_ln112_5 = trunc i64 %ctx_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln112_5"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:14 %add_ln112_3 = add i32 %trunc_ln112_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln112_3"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge2:15 %add_ln112_10 = add i7 %trunc_ln112_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln112_10"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge2:16 %zext_ln112_3 = zext i32 %add_ln112_3

]]></Node>
<StgValue><ssdm name="zext_ln112_3"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge2:17 %store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_3, i8 15

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:18 %icmp_ln113_3 = icmp_eq  i32 %add_ln112_3, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln113_3"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:19 %br_ln113 = br i1 %icmp_ln113_3, void %._crit_edge3, void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="165" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="166" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="167" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_23 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_23"/></StgValue>
</operation>

<operation id="168" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_13 = load i4 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="ctx_load_13"/></StgValue>
</operation>

<operation id="169" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="170" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_13 = load i4 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="ctx_load_13"/></StgValue>
</operation>

<operation id="171" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln115_3 = add i64 %ctx_load_13, i64 512

]]></Node>
<StgValue><ssdm name="add_ln115_3"/></StgValue>
</operation>

<operation id="172" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_23, i64 %add_ln115_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln117 = br void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="174" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge3:0 %empty_45 = phi i7 0, void, i7 %add_ln112_10, void %._crit_edge2

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="175" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge3:1 %trunc_ln111_6 = trunc i7 %empty_45

]]></Node>
<StgValue><ssdm name="trunc_ln111_6"/></StgValue>
</operation>

<operation id="176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge3:2 %zext_ln111_13 = zext i3 %trunc_ln111_6

]]></Node>
<StgValue><ssdm name="zext_ln111_13"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge3:3 %shl_ln111_11 = shl i8 1, i8 %zext_ln111_13

]]></Node>
<StgValue><ssdm name="shl_ln111_11"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge3:4 %shl_ln111_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_6, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln111_12"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge3:5 %zext_ln111_14 = zext i6 %shl_ln111_12

]]></Node>
<StgValue><ssdm name="zext_ln111_14"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge3:6 %shl_ln111_13 = shl i64 %zext_ln111, i64 %zext_ln111_14

]]></Node>
<StgValue><ssdm name="shl_ln111_13"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3:7 %lshr_ln111_4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_45, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln111_4"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge3:8 %zext_ln111_15 = zext i4 %lshr_ln111_4

]]></Node>
<StgValue><ssdm name="zext_ln111_15"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3:9 %ctx_addr_24 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_15

]]></Node>
<StgValue><ssdm name="ctx_addr_24"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
._crit_edge3:10 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_24, i64 %shl_ln111_13, i8 %shl_ln111_11

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="185" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge3:11 %ctx_load_14 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="186" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge3:11 %ctx_load_14 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_14"/></StgValue>
</operation>

<operation id="187" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge3:12 %trunc_ln112_6 = trunc i64 %ctx_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln112_6"/></StgValue>
</operation>

<operation id="188" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge3:13 %trunc_ln112_7 = trunc i64 %ctx_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln112_7"/></StgValue>
</operation>

<operation id="189" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:14 %add_ln112_4 = add i32 %trunc_ln112_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln112_4"/></StgValue>
</operation>

<operation id="190" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge3:15 %add_ln112_11 = add i7 %trunc_ln112_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln112_11"/></StgValue>
</operation>

<operation id="191" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge3:16 %zext_ln112_4 = zext i32 %add_ln112_4

]]></Node>
<StgValue><ssdm name="zext_ln112_4"/></StgValue>
</operation>

<operation id="192" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge3:17 %store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_4, i8 15

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="193" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:18 %icmp_ln113_4 = icmp_eq  i32 %add_ln112_4, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln113_4"/></StgValue>
</operation>

<operation id="194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:19 %br_ln113 = br i1 %icmp_ln113_4, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="195" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="196" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="197" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_25 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_25"/></StgValue>
</operation>

<operation id="198" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_15 = load i4 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="ctx_load_15"/></StgValue>
</operation>

<operation id="199" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="200" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_15 = load i4 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="ctx_load_15"/></StgValue>
</operation>

<operation id="201" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln115_4 = add i64 %ctx_load_15, i64 512

]]></Node>
<StgValue><ssdm name="add_ln115_4"/></StgValue>
</operation>

<operation id="202" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_25, i64 %add_ln115_4, i8 255

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="203" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln117 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge4:0 %empty_46 = phi i7 0, void, i7 %add_ln112_11, void %._crit_edge3

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="205" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge4:1 %trunc_ln111_7 = trunc i7 %empty_46

]]></Node>
<StgValue><ssdm name="trunc_ln111_7"/></StgValue>
</operation>

<operation id="206" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge4:2 %zext_ln111_16 = zext i3 %trunc_ln111_7

]]></Node>
<StgValue><ssdm name="zext_ln111_16"/></StgValue>
</operation>

<operation id="207" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge4:3 %shl_ln111_14 = shl i8 1, i8 %zext_ln111_16

]]></Node>
<StgValue><ssdm name="shl_ln111_14"/></StgValue>
</operation>

<operation id="208" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge4:4 %shl_ln111_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln111_15"/></StgValue>
</operation>

<operation id="209" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge4:5 %zext_ln111_17 = zext i6 %shl_ln111_15

]]></Node>
<StgValue><ssdm name="zext_ln111_17"/></StgValue>
</operation>

<operation id="210" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:6 %shl_ln111_16 = shl i64 %zext_ln111, i64 %zext_ln111_17

]]></Node>
<StgValue><ssdm name="shl_ln111_16"/></StgValue>
</operation>

<operation id="211" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge4:7 %lshr_ln111_5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_46, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln111_5"/></StgValue>
</operation>

<operation id="212" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge4:8 %zext_ln111_18 = zext i4 %lshr_ln111_5

]]></Node>
<StgValue><ssdm name="zext_ln111_18"/></StgValue>
</operation>

<operation id="213" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:9 %ctx_addr_26 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_18

]]></Node>
<StgValue><ssdm name="ctx_addr_26"/></StgValue>
</operation>

<operation id="214" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
._crit_edge4:10 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_26, i64 %shl_ln111_16, i8 %shl_ln111_14

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="215" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge4:11 %ctx_load_16 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="216" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge4:11 %ctx_load_16 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_16"/></StgValue>
</operation>

<operation id="217" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge4:12 %trunc_ln112_8 = trunc i64 %ctx_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln112_8"/></StgValue>
</operation>

<operation id="218" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge4:13 %trunc_ln112_9 = trunc i64 %ctx_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln112_9"/></StgValue>
</operation>

<operation id="219" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:14 %add_ln112_5 = add i32 %trunc_ln112_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln112_5"/></StgValue>
</operation>

<operation id="220" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge4:15 %add_ln112_12 = add i7 %trunc_ln112_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln112_12"/></StgValue>
</operation>

<operation id="221" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge4:16 %zext_ln112_5 = zext i32 %add_ln112_5

]]></Node>
<StgValue><ssdm name="zext_ln112_5"/></StgValue>
</operation>

<operation id="222" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge4:17 %store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_5, i8 15

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="223" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:18 %icmp_ln113_5 = icmp_eq  i32 %add_ln112_5, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln113_5"/></StgValue>
</operation>

<operation id="224" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:19 %br_ln113 = br i1 %icmp_ln113_5, void %._crit_edge5, void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="225" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="226" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="227" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_27 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_27"/></StgValue>
</operation>

<operation id="228" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_17 = load i4 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="ctx_load_17"/></StgValue>
</operation>

<operation id="229" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="230" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_17 = load i4 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="ctx_load_17"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln115_5 = add i64 %ctx_load_17, i64 512

]]></Node>
<StgValue><ssdm name="add_ln115_5"/></StgValue>
</operation>

<operation id="232" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_27, i64 %add_ln115_5, i8 255

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="233" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln117 = br void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="234" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge5:0 %empty_47 = phi i7 0, void, i7 %add_ln112_12, void %._crit_edge4

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="235" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge5:1 %trunc_ln111_8 = trunc i7 %empty_47

]]></Node>
<StgValue><ssdm name="trunc_ln111_8"/></StgValue>
</operation>

<operation id="236" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge5:2 %zext_ln111_19 = zext i3 %trunc_ln111_8

]]></Node>
<StgValue><ssdm name="zext_ln111_19"/></StgValue>
</operation>

<operation id="237" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5:3 %shl_ln111_17 = shl i8 1, i8 %zext_ln111_19

]]></Node>
<StgValue><ssdm name="shl_ln111_17"/></StgValue>
</operation>

<operation id="238" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge5:4 %shl_ln111_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln111_18"/></StgValue>
</operation>

<operation id="239" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge5:5 %zext_ln111_20 = zext i6 %shl_ln111_18

]]></Node>
<StgValue><ssdm name="zext_ln111_20"/></StgValue>
</operation>

<operation id="240" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:6 %shl_ln111_19 = shl i64 %zext_ln111, i64 %zext_ln111_20

]]></Node>
<StgValue><ssdm name="shl_ln111_19"/></StgValue>
</operation>

<operation id="241" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:7 %lshr_ln111_6 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_47, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln111_6"/></StgValue>
</operation>

<operation id="242" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge5:8 %zext_ln111_21 = zext i4 %lshr_ln111_6

]]></Node>
<StgValue><ssdm name="zext_ln111_21"/></StgValue>
</operation>

<operation id="243" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:9 %ctx_addr_28 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_21

]]></Node>
<StgValue><ssdm name="ctx_addr_28"/></StgValue>
</operation>

<operation id="244" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0">
<![CDATA[
._crit_edge5:10 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_28, i64 %shl_ln111_19, i8 %shl_ln111_17

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="245" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge5:11 %ctx_load_18 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_18"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="246" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge5:11 %ctx_load_18 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_18"/></StgValue>
</operation>

<operation id="247" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge5:12 %trunc_ln112_10 = trunc i64 %ctx_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln112_10"/></StgValue>
</operation>

<operation id="248" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:13 %add_ln112_6 = add i32 %trunc_ln112_10, i32 1

]]></Node>
<StgValue><ssdm name="add_ln112_6"/></StgValue>
</operation>

<operation id="249" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge5:14 %zext_ln112_6 = zext i32 %add_ln112_6

]]></Node>
<StgValue><ssdm name="zext_ln112_6"/></StgValue>
</operation>

<operation id="250" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge5:15 %store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_6, i8 15

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="251" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:16 %icmp_ln113_6 = icmp_eq  i32 %add_ln112_6, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln113_6"/></StgValue>
</operation>

<operation id="252" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:17 %br_ln113 = br i1 %icmp_ln113_6, void %._crit_edge6, void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="253" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="254" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
:0 %call_ln114 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="255" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_29 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_29"/></StgValue>
</operation>

<operation id="256" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_19 = load i4 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="ctx_load_19"/></StgValue>
</operation>

<operation id="257" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="258" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_19 = load i4 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="ctx_load_19"/></StgValue>
</operation>

<operation id="259" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln115_6 = add i64 %ctx_load_19, i64 512

]]></Node>
<StgValue><ssdm name="add_ln115_6"/></StgValue>
</operation>

<operation id="260" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_29, i64 %add_ln115_6, i8 255

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="261" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln117 = br void %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="262" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0">
<![CDATA[
._crit_edge6:0 %ret_ln119 = ret

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
