# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.tcl
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 19:29:54 on Mar 06,2025
# vlog -reportprogress 300 -sv -cover bcst -f run.f packages.sv interface.sv assertions.sv top_modules.sv 
# -- Compiling module decoder
# -- Compiling module demux
# -- Compiling module dual_port_ram
# -- Compiling module latency
# -- Compiling module hamming
# -- Compiling module hamming_decod
# -- Compiling module hamming_en_decode
# -- Compiling module multibank_controller
# -- Compiling module mux_out
# -- Compiling module latencys
# -- Compiling module top_module
# -- Compiling package dual_package
# ** Warning: generator.sv(19): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: score_board.sv(21): (vlog-2240) Treating stand-alone use of function 'compare' as an implicit VOID cast.
# ** Warning: environment.sv(104): (vlog-2240) Treating stand-alone use of function 'report' as an implicit VOID cast.
# -- Compiling package interface_sv_unit
# -- Importing package dual_package
# -- Compiling interface inf
# -- Compiling module assertions
# -- Compiling interface inf
# ** Warning: ** while parsing file included at top_modules.sv(6)
# ** at interface.sv(5): (vlog-2275) Existing interface 'inf' at line 5 will be overwritten.
# -- Compiling package top_modules_sv_unit
# -- Compiling interface inf
# -- Compiling module dual_tbb
# 
# Top level modules:
# 	decoder
# 	assertions
# 	dual_tbb
# End time: 19:29:54 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vsim -gui -coverage -assertdebug -voptargs="+acc" -onfinish stop work.dual_tbb 
# Start time: 19:29:54 on Mar 06,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.dual_package(fast)
# Loading work.top_modules_sv_unit(fast)
# Loading work.dual_tbb(fast)
# Loading work.inf(fast__2)
# Loading work.top_module(fast)
# Loading work.hamming_en_decode(fast)
# Loading work.hamming(fast)
# Loading work.hamming_decod(fast)
# Loading work.multibank_controller(fast)
# Loading work.dual_port_ram(fast)
# Loading work.latency(fast)
# Loading work.latency(fast__1)
# Loading work.demux(fast)
# Loading work.mux_out(fast)
# Loading work.latencys(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem1/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem1/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem1/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem1/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem2/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem2/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem2/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem2/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem3/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem3/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem3/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem3/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem4/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem4/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem4/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem4/addressB File: ./rtl/dual_ram.sv Line: 114
# captured  0
# test passed port->          0.....  0...  0                 105
# captured  0
# error detected
#          6 thbit
# test passed port->          1.....  0...  0                 115
# captured 40
# error detected
#         14 thbit
# test passed port->          1..... 40... 40                 125
# error detected
#          3 thbit
# captured130
# error detected
#         14 thbit
# error detected
#          2 thbit
# test passed port->          0.....130...130                 145
# captured189
# captured  0
# error detected
#         14 thbit
# test passed port->          1.....189...189                 155
# test passed port->          0.....  0...  0                 155
# error detected
#          2 thbit
# captured  0
# error detected
#          6 thbit
# test passed port->          0.....  0...  0                 175
# captured 40
# error detected
#         14 thbit
# test passed port->          1..... 40... 40                 185
# captured  0
# captured  0
# test passed port->          1.....  0...  0                 195
# test passed port->          0.....  0...  0                 195
# captured  0
# test passed port->          1.....  0...  0                 205
# error detected
#          5 thbit
# captured 47
# error detected
#         14 thbit
# test passed port->          0..... 47... 47                 225
# error detected
#          6 thbit
# error detected
#         14 thbit
# captured  0
# captured  0
# test passed port->          1.....  0...  0                 265
# test passed port->          0.....  0...  0                 265
# captured  0
# test passed port->          1.....  0...  0                 295
# captured  0
# test passed port->          1.....  0...  0                 315
# captured  0
# test passed port->          1.....  0...  0                 325
# captured  0
# test passed port->          0.....  0...  0                 335
# captured  0
# test passed port->          1.....  0...  0                 345
# error detected
#          1 thbit
# captured 54
# captured  0
# error detected
#          3 thbit
# test passed port->          1..... 54... 54                 375
# test passed port->          0.....  0...  0                 375
# captured129
# error detected
#          6 thbit
# test passed port->          1.....129...129                 385
# captured158
# test passed port->          1.....158...158                 395
# error detected
#         14 thbit
# error detected
#          3 thbit
# captured 71
# error detected
#         14 thbit
# test passed port->          1..... 71... 71                 435
# captured  0
# error detected
#          6 thbit
# test passed port->          1.....  0...  0                 445
# captured  0
# error detected
#          0 thbit
# test passed port->          0.....  0...  0                 455
# captured 85
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1..... 85... 85                 465
# captured 16
# captured159
# error detected
#         14 thbit
# error detected
#          6 thbit
# test passed port->          1..... 16... 16                 475
# test passed port->          0.....159...159                 475
# captured  0
# error detected
#          2 thbit
# error detected
#          0 thbit
# test passed port->          0.....  0...  0                 485
# captured143
# error detected
#          6 thbit
# test passed port->          0.....143...143                 495
# error detected
#         14 thbit
# captured  0
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....  0...  0                 515
# error detected
#          0 thbit
# error detected
#          0 thbit
# captured183
# error detected
#          2 thbit
# test passed port->          0.....183...183                 535
# captured189
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....189...189                 545
# captured127
# error detected
#          2 thbit
# test passed port->          0.....127...127                 555
# error detected
#          4 thbit
# captured 43
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0..... 43... 43                 575
# captured 16
# error detected
#         14 thbit
# error detected
#          0 thbit
# test passed port->          1..... 16... 16                 585
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured 39
# error detected
#          5 thbit
# error detected
#          0 thbit
# test passed port->          1..... 39... 39                 605
# error detected
#          7 thbit
# captured202
# error detected
#          3 thbit
# error detected
#         14 thbit
# test passed port->          1.....202...202                 625
# captured129
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          1.....129...129                 635
# captured202
# error detected
#          7 thbit
# test passed port->          1.....202...202                 645
# error detected
#         14 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#         14 thbit
# error detected
#          3 thbit
# captured 71
# captured  0
# error detected
#          5 thbit
# test passed port->          1..... 71... 71                 685
# test passed port->          0.....  0...  0                 685
# error detected
#          7 thbit
# error detected
#          2 thbit
# error detected
#          3 thbit
# captured143
# error detected
#         14 thbit
# error detected
#          7 thbit
# test passed port->          0.....143...143                 715
# error detected
#          4 thbit
# error detected
#          3 thbit
# captured 43
# error detected
#          7 thbit
# test passed port->          0..... 43... 43                 735
# error detected
#          6 thbit
# error detected
#         14 thbit
# error detected
#          3 thbit
# captured  0
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                 775
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured248
# error detected
#         14 thbit
# error detected
#          7 thbit
# test passed port->          0.....248...248                 805
# error detected
#          0 thbit
# captured  6
# captured  0
# error detected
#          7 thbit
# test passed port->          1.....  6...  6                 825
# test passed port->          0.....  0...  0                 825
# captured  0
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                 835
# captured202
# captured126
# error detected
#          7 thbit
# test passed port->          1.....202...202                 845
# test passed port->          0.....126...126                 845
# error detected
#          5 thbit
# error detected
#          3 thbit
# captured  0
# error detected
#         14 thbit
# error detected
#          0 thbit
# test passed port->          0.....  0...  0                 865
# captured  0
# error detected
#          2 thbit
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                 875
# error detected
#          7 thbit
# error detected
#          3 thbit
# error detected
#         14 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured126
# error detected
#          2 thbit
# error detected
#          0 thbit
# test passed port->          0.....126...126                 945
# error detected
#         14 thbit
# error detected
#          5 thbit
# captured 50
# captured  0
# error detected
#          5 thbit
# test passed port->          1..... 50... 50                 965
# test passed port->          0.....  0...  0                 965
# captured  0
# error detected
#         14 thbit
# error detected
#          3 thbit
# test passed port->          0.....  0...  0                 975
# captured  0
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                 985
# captured248
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          0.....248...248                 995
# captured126
# error detected
#         14 thbit
# error detected
#          0 thbit
# test passed port->          0.....126...126                1005
# captured216
# captured  0
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1.....216...216                1015
# test passed port->          0.....  0...  0                1015
# captured244
# error detected
#          7 thbit
# test passed port->          0.....244...244                1025
# captured 39
# error detected
#         14 thbit
# error detected
#          5 thbit
# test passed port->          1..... 39... 39                1035
# error detected
#          5 thbit
# captured190
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1.....190...190                1055
# captured 65
# captured141
# error detected
#          5 thbit
# test passed port->          1..... 65... 65                1065
# test passed port->          0.....141...141                1065
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# captured 81
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          0..... 81... 81                1095
# error detected
#          0 thbit
# error detected
#          2 thbit
# captured243
# captured126
# error detected
#          7 thbit
# test passed port->          1.....243...243                1115
# test passed port->          0.....126...126                1115
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured190
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          1.....190...190                1135
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured 39
# error detected
#          0 thbit
# test passed port->          1..... 39... 39                1155
# error detected
#          4 thbit
# error detected
#          5 thbit
# captured 24
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          0..... 24... 24                1175
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured 92
# error detected
#          4 thbit
# error detected
#          2 thbit
# test passed port->          0..... 92... 92                1195
# captured143
# error detected
#          1 thbit
# test passed port->          1.....143...143                1205
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          6 thbit
# error detected
#          0 thbit
# captured233
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          1.....233...233                1235
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured207
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1.....207...207                1255
# captured233
# captured246
# error detected
#          4 thbit
# test passed port->          1.....233...233                1265
# test passed port->          0.....246...246                1265
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# captured218
# captured244
# error detected
#          4 thbit
# test passed port->          1.....218...218                1295
# test passed port->          0.....244...244                1295
# error detected
#          1 thbit
# error detected
#          6 thbit
# captured 22
# error detected
#         14 thbit
# error detected
#          6 thbit
# test passed port->          1..... 22... 22                1315
# captured  0
# error detected
#          6 thbit
# test passed port->          0.....  0...  0                1325
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured202
# error detected
#          6 thbit
# test passed port->          1.....202...202                1345
# captured233
# test passed port->          1.....233...233                1355
# error detected
#          5 thbit
# error detected
#          5 thbit
# captured 50
# captured244
# error detected
#          1 thbit
# error detected
#          6 thbit
# test passed port->          1..... 50... 50                1375
# test passed port->          0.....244...244                1375
# error detected
#          4 thbit
# error detected
#          1 thbit
# error detected
#          6 thbit
# captured 22
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1..... 22... 22                1405
# error detected
#          6 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# captured 50
# captured115
# test passed port->          1..... 50... 50                1435
# test passed port->          0.....115...115                1435
# captured 50
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1..... 50... 50                1445
# error detected
#         14 thbit
# captured  0
# error detected
#          4 thbit
# test passed port->          0.....  0...  0                1465
# captured162
# error detected
#         14 thbit
# error detected
#          5 thbit
# test passed port->          0.....162...162                1475
# error detected
#          3 thbit
# error detected
#          1 thbit
# captured207
# captured230
# error detected
#         14 thbit
# error detected
#          2 thbit
# test passed port->          1.....207...207                1495
# test passed port->          0.....230...230                1495
# error detected
#          1 thbit
# error detected
#          3 thbit
# captured132
# captured 29
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....132...132                1515
# test passed port->          0..... 29... 29                1515
# captured 36
# error detected
#          4 thbit
# test passed port->          0..... 36... 36                1525
# error detected
#          7 thbit
# error detected
#          1 thbit
# captured113
# captured134
# error detected
#          6 thbit
# test passed port->          1.....113...113                1545
# test passed port->          0.....134...134                1545
# error detected
#          5 thbit
# error detected
#          3 thbit
# captured 36
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          0..... 36... 36                1565
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured195
# test passed port->          1.....195...195                1585
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured143
# error detected
#          1 thbit
# error detected
#          1 thbit
# test passed port->          0.....143...143                1635
# captured113
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....113...113                1645
# captured132
# error detected
#          7 thbit
# error detected
#          3 thbit
# test passed port->          1.....132...132                1655
# captured153
# captured142
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1.....153...153                1665
# test passed port->          0.....142...142                1665
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured244
# error detected
#          5 thbit
# test passed port->          0.....244...244                1695
# error detected
#          5 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured 91
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          0..... 91... 91                1725
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured 97
# captured229
# error detected
#         14 thbit
# error detected
#          7 thbit
# test passed port->          1..... 97... 97                1745
# test passed port->          0.....229...229                1745
# captured  0
# error detected
#          4 thbit
# test passed port->          0.....  0...  0                1755
# error detected
#         14 thbit
# error detected
#          1 thbit
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured207
# captured128
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1.....207...207                1785
# test passed port->          0.....128...128                1785
# captured 59
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          1..... 59... 59                1795
# error detected
#         14 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured 29
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          0..... 29... 29                1825
# captured 59
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          1..... 59... 59                1835
# error detected
#          6 thbit
# captured 22
# error detected
#         14 thbit
# error detected
#          1 thbit
# test passed port->          1..... 22... 22                1855
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured 77
# error detected
#          1 thbit
# error detected
#          1 thbit
# test passed port->          0..... 77... 77                1875
# captured207
# error detected
#          4 thbit
# test passed port->          1.....207...207                1885
# error detected
#          0 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          1 thbit
# error detected
#          1 thbit
# error detected
#          1 thbit
# captured113
# error detected
#          1 thbit
# test passed port->          1.....113...113                1945
# error detected
#          2 thbit
# captured245
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          0.....245...245                1965
# captured 27
# captured 77
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          1..... 27... 27                1975
# test passed port->          0..... 77... 77                1975
# captured245
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          0.....245...245                1985
# captured195
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          1.....195...195                1995
# captured 27
# captured128
# error detected
#          1 thbit
# error detected
#          4 thbit
# test passed port->          1..... 27... 27                2005
# test passed port->          0.....128...128                2005
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          0 thbit
# error detected
#          4 thbit
# captured195
# error detected
#          4 thbit
# test passed port->          1.....195...195                2035
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured225
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          0.....225...225                2075
# captured143
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0.....143...143                2085
# captured 79
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0..... 79... 79                2095
# captured232
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          1.....232...232                2105
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured 79
# error detected
#          2 thbit
# test passed port->          0..... 79... 79                2135
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# captured195
# error detected
#         14 thbit
# error detected
#          5 thbit
# test passed port->          1.....195...195                2175
# captured  0
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                2185
# captured159
# error detected
#          1 thbit
# test passed port->          1.....159...159                2195
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured231
# captured183
# test passed port->          1.....231...231                2245
# test passed port->          0.....183...183                2245
# error detected
#          5 thbit
# error detected
#          5 thbit
# error detected
#         14 thbit
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured225
# error detected
#          2 thbit
# error detected
#          5 thbit
# test passed port->          0.....225...225                2305
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# captured183
# test passed port->          0.....183...183                2335
# captured183
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          0.....183...183                2345
# captured207
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          1.....207...207                2355
# captured198
# error detected
#          2 thbit
# error detected
#          2 thbit
# test passed port->          0.....198...198                2365
# captured234
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          1.....234...234                2375
# error detected
#          2 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured231
# error detected
#          2 thbit
# test passed port->          1.....231...231                2405
# error detected
#          1 thbit
# error detected
#          7 thbit
# captured207
# captured237
# error detected
#          1 thbit
# error detected
#          2 thbit
# test passed port->          1.....207...207                2425
# test passed port->          0.....237...237                2425
# captured 33
# error detected
#          4 thbit
# error detected
#          2 thbit
# test passed port->          0..... 33... 33                2435
# captured237
# captured225
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          1.....237...237                2445
# test passed port->          0.....225...225                2445
# captured183
# error detected
#          2 thbit
# error detected
#          2 thbit
# test passed port->          0.....183...183                2455
# error detected
#          1 thbit
# captured207
# captured198
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....207...207                2475
# test passed port->          0.....198...198                2475
# error detected
#          1 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# captured 12
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          0..... 12... 12                2505
# captured183
# error detected
#          6 thbit
# test passed port->          0.....183...183                2515
# captured105
# captured183
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....105...105                2525
# test passed port->          0.....183...183                2525
# captured237
# error detected
#          6 thbit
# test passed port->          0.....237...237                2535
# captured 53
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1..... 53... 53                2545
# captured146
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          0.....146...146                2555
# error detected
#          6 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# captured 29
# error detected
#          6 thbit
# test passed port->          0..... 29... 29                2585
# error detected
#          5 thbit
# error detected
#          6 thbit
# error detected
#          2 thbit
# error detected
#          2 thbit
# captured183
# error detected
#          5 thbit
# test passed port->          0.....183...183                2615
# error detected
#          1 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# captured105
# error detected
#          1 thbit
# test passed port->          1.....105...105                2655
# error detected
#          2 thbit
# error detected
#          6 thbit
# captured 53
# captured183
# error detected
#          2 thbit
# test passed port->          1..... 53... 53                2675
# test passed port->          0.....183...183                2675
# captured237
# captured183
# error detected
#          2 thbit
# error detected
#          6 thbit
# test passed port->          1.....237...237                2685
# test passed port->          0.....183...183                2685
# error detected
#          2 thbit
# error detected
#          6 thbit
# error detected
#          2 thbit
# error detected
#          3 thbit
# captured238
# error detected
#          2 thbit
# test passed port->          1.....238...238                2725
# error detected
#          3 thbit
# captured238
# error detected
#          1 thbit
# test passed port->          1.....238...238                2745
# captured207
# error detected
#          3 thbit
# test passed port->          1.....207...207                2755
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured 89
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1..... 89... 89                2775
# captured207
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          1.....207...207                2785
# error detected
#          2 thbit
# captured237
# error detected
#          6 thbit
# test passed port->          1.....237...237                2805
# error detected
#          3 thbit
# captured105
# captured230
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          1.....105...105                2825
# test passed port->          0.....230...230                2825
# captured 29
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0..... 29... 29                2835
# captured237
# captured214
# error detected
#          2 thbit
# test passed port->          1.....237...237                2845
# test passed port->          0.....214...214                2845
# error detected
#          3 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# captured251
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          0.....251...251                2885
# captured 41
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          0..... 41... 41                2895
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          3 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured239
# error detected
#          3 thbit
# test passed port->          1.....239...239                2935
# error detected
#          5 thbit
# error detected
#          6 thbit
# captured105
# error detected
#          2 thbit
# error detected
#          2 thbit
# test passed port->          1.....105...105                2965
# error detected
#          7 thbit
# error detected
#          6 thbit
# captured 68
# error detected
#          4 thbit
# test passed port->          0..... 68... 68                2985
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured 68
# error detected
#          2 thbit
# test passed port->          1..... 68... 68                3005
# captured 68
# captured229
# error detected
#          6 thbit
# test passed port->          1..... 68... 68                3015
# test passed port->          0.....229...229                3015
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          0 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# captured  4
# captured 41
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1.....  4...  4                3065
# test passed port->          0..... 41... 41                3065
# captured 68
# captured 86
# error detected
#          2 thbit
# error detected
#          5 thbit
# test passed port->          1..... 68... 68                3075
# test passed port->          0..... 86... 86                3075
# captured237
# error detected
#          7 thbit
# test passed port->          1.....237...237                3085
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured 78
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          0..... 78... 78                3125
# captured 21
# error detected
#          4 thbit
# test passed port->          0..... 21... 21                3135
# error detected
#          6 thbit
# error detected
#          2 thbit
# captured136
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          0.....136...136                3155
# captured 68
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          0..... 68... 68                3165
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured 48
# captured 86
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1..... 48... 48                3185
# test passed port->          0..... 86... 86                3185
# captured184
# error detected
#          6 thbit
# error detected
#          1 thbit
# test passed port->          1.....184...184                3195
# captured251
# error detected
#          4 thbit
# error detected
#          4 thbit
# test passed port->          1.....251...251                3205
# error detected
#          7 thbit
# error detected
#          5 thbit
# error detected
#          7 thbit
# error detected
#          6 thbit
# captured109
# error detected
#          6 thbit
# test passed port->          1.....109...109                3245
# error detected
#          2 thbit
# captured237
# error detected
#          4 thbit
# error detected
#          6 thbit
# test passed port->          1.....237...237                3265
# error detected
#          7 thbit
# error detected
#          2 thbit
# captured237
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1.....237...237                3295
# error detected
#          7 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured 41
# error detected
#          7 thbit
# test passed port->          0..... 41... 41                3325
# captured117
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....117...117                3335
# error detected
#          5 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          2 thbit
# captured230
# error detected
#          5 thbit
# test passed port->          0.....230...230                3375
# captured 78
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0..... 78... 78                3385
# captured 21
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          0..... 21... 21                3395
# captured250
# captured 41
# error detected
#          3 thbit
# error detected
#          2 thbit
# test passed port->          1.....250...250                3405
# test passed port->          0..... 41... 41                3405
# error detected
#          4 thbit
# error detected
#          2 thbit
# captured239
# captured227
# error detected
#          1 thbit
# test passed port->          1.....239...239                3425
# test passed port->          0.....227...227                3425
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured214
# error detected
#          1 thbit
# test passed port->          0.....214...214                3455
# error detected
#          7 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# captured 24
# captured169
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1..... 24... 24                3485
# test passed port->          0.....169...169                3485
# captured230
# error detected
#          7 thbit
# test passed port->          0.....230...230                3495
# error detected
#          6 thbit
# error detected
#          4 thbit
# captured 12
# error detected
#          7 thbit
# test passed port->          1..... 12... 12                3515
# captured117
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....117...117                3525
# error detected
#          5 thbit
# captured 78
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          0..... 78... 78                3545
# captured219
# error detected
#          1 thbit
# error detected
#          5 thbit
# test passed port->          1.....219...219                3555
# captured184
# error detected
#          3 thbit
# test passed port->          1.....184...184                3565
# error detected
#          5 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# captured239
# error detected
#          1 thbit
# test passed port->          1.....239...239                3595
# error detected
#          6 thbit
# error detected
#          1 thbit
# captured167
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0.....167...167                3615
# captured 99
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          0..... 99... 99                3625
# captured227
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          0.....227...227                3635
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          1 thbit
# captured219
# captured142
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1.....219...219                3665
# test passed port->          0.....142...142                3665
# error detected
#          1 thbit
# error detected
#          5 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured219
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1.....219...219                3705
# captured230
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          0.....230...230                3715
# captured116
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1.....116...116                3725
# error detected
#          6 thbit
# captured190
# error detected
#          5 thbit
# error detected
#          5 thbit
# test passed port->          0.....190...190                3745
# captured 87
# error detected
#          3 thbit
# error detected
#          2 thbit
# test passed port->          1..... 87... 87                3755
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# captured 13
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          1..... 13... 13                3805
# captured 41
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          0..... 41... 41                3815
# captured126
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....126...126                3825
# error detected
#          2 thbit
# captured191
# error detected
#          7 thbit
# test passed port->          1.....191...191                3845
# captured 18
# error detected
#          5 thbit
# error detected
#          5 thbit
# test passed port->          0..... 18... 18                3855
# error detected
#          3 thbit
# captured122
# error detected
#          5 thbit
# test passed port->          0.....122...122                3875
# error detected
#          7 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured132
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....132...132                3905
# captured157
# error detected
#          7 thbit
# test passed port->          1.....157...157                3915
# captured 48
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1..... 48... 48                3925
# captured  0
# error detected
#          5 thbit
# test passed port->          0.....  0...  0                3935
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured159
# error detected
#          5 thbit
# test passed port->          1.....159...159                3955
# captured159
# error detected
#          7 thbit
# test passed port->          1.....159...159                3965
# captured 88
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          0..... 88... 88                3975
# error detected
#          0 thbit
# error detected
#          6 thbit
# captured173
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          0.....173...173                3995
# captured 41
# error detected
#          5 thbit
# test passed port->          0..... 41... 41                4005
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# captured 35
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          0..... 35... 35                4035
# captured 18
# error detected
#          5 thbit
# error detected
#          5 thbit
# test passed port->          0..... 18... 18                4045
# captured 87
# error detected
#          7 thbit
# test passed port->          1..... 87... 87                4055
# captured157
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....157...157                4065
# error detected
#          5 thbit
# error detected
#          1 thbit
# captured251
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....251...251                4085
# error detected
#          4 thbit
# error detected
#          2 thbit
# captured 64
# error detected
#          1 thbit
# test passed port->          0..... 64... 64                4105
# error detected
#          7 thbit
# error detected
#          6 thbit
# error detected
#          3 thbit
# captured221
# captured114
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1.....221...221                4135
# test passed port->          0.....114...114                4135
# captured 70
# captured132
# error detected
#          7 thbit
# test passed port->          1..... 70... 70                4145
# test passed port->          0.....132...132                4145
# captured172
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          0.....172...172                4155
# captured  0
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          0.....  0...  0                4165
# captured 78
# error detected
#          6 thbit
# error detected
#          7 thbit
# test passed port->          0..... 78... 78                4175
# error detected
#          1 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured251
# error detected
#          0 thbit
# test passed port->          0.....251...251                4205
# captured173
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....173...173                4215
# error detected
#          5 thbit
# error detected
#          3 thbit
# captured 35
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0..... 35... 35                4235
# captured251
# error detected
#          0 thbit
# error detected
#          3 thbit
# test passed port->          0.....251...251                4245
# error detected
#          5 thbit
# captured 41
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          0..... 41... 41                4265
# captured129
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          1.....129...129                4275
# captured201
# error detected
#          6 thbit
# test passed port->          1.....201...201                4285
# captured 77
# error detected
#          2 thbit
# test passed port->          1..... 77... 77                4295
# error detected
#          0 thbit
# error detected
#          3 thbit
# captured173
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          0.....173...173                4315
# captured118
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1.....118...118                4325
# captured226
# captured238
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          1.....226...226                4335
# test passed port->          0.....238...238                4335
# error detected
#          5 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# captured191
# captured172
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          1.....191...191                4365
# test passed port->          0.....172...172                4365
# captured129
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....129...129                4375
# captured 93
# error detected
#          0 thbit
# test passed port->          1..... 93... 93                4385
# captured 93
# error detected
#          2 thbit
# test passed port->          1..... 93... 93                4395
# captured191
# captured173
# error detected
#          0 thbit
# test passed port->          1.....191...191                4405
# test passed port->          0.....173...173                4405
# error detected
#          1 thbit
# captured219
# error detected
#          7 thbit
# test passed port->          1.....219...219                4425
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured 35
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          0..... 35... 35                4455
# captured124
# error detected
#          3 thbit
# test passed port->          0.....124...124                4465
# captured124
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          0.....124...124                4475
# captured219
# error detected
#          5 thbit
# test passed port->          1.....219...219                4485
# captured  9
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          0.....  9...  9                4495
# error detected
#          1 thbit
# error detected
#          7 thbit
# captured175
# captured 77
# test passed port->          1.....175...175                4515
# test passed port->          0..... 77... 77                4515
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured 82
# error detected
#          2 thbit
# test passed port->          1..... 82... 82                4565
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured  9
# error detected
#          4 thbit
# test passed port->          0.....  9...  9                4585
# captured173
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          1.....173...173                4595
# captured 82
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1..... 82... 82                4605
# captured 83
# captured 68
# test passed port->          1..... 83... 83                4615
# test passed port->          0..... 68... 68                4615
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured124
# captured215
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          1.....124...124                4635
# test passed port->          0.....215...215                4635
# captured 18
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          0..... 18... 18                4645
# error detected
#          6 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# captured 92
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          1..... 92... 92                4675
# captured105
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          0.....105...105                4685
# error detected
#          7 thbit
# error detected
#          6 thbit
# captured 83
# captured199
# error detected
#          2 thbit
# test passed port->          1..... 83... 83                4705
# test passed port->          0.....199...199                4705
# captured167
# error detected
#          0 thbit
# test passed port->          1.....167...167                4715
# captured 12
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          0..... 12... 12                4725
# error detected
#          7 thbit
# captured175
# error detected
#          1 thbit
# error detected
#          6 thbit
# test passed port->          1.....175...175                4745
# captured203
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          0.....203...203                4755
# captured 12
# error detected
#          1 thbit
# error detected
#          7 thbit
# test passed port->          0..... 12... 12                4765
# captured219
# error detected
#          1 thbit
# error detected
#          7 thbit
# test passed port->          1.....219...219                4775
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured  9
# error detected
#          4 thbit
# test passed port->          0.....  9...  9                4795
# captured124
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....124...124                4805
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# captured223
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....223...223                4835
# error detected
#          4 thbit
# captured124
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          1.....124...124                4855
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured201
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          0.....201...201                4885
# captured 82
# captured231
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          1..... 82... 82                4895
# test passed port->          0.....231...231                4895
# captured 83
# captured150
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1..... 83... 83                4905
# test passed port->          0.....150...150                4905
# captured167
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1.....167...167                4915
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured215
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....215...215                4935
# captured100
# error detected
#          1 thbit
# error detected
#          4 thbit
# test passed port->          1.....100...100                4945
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured175
# error detected
#          3 thbit
# error detected
#          3 thbit
# test passed port->          1.....175...175                4965
# captured150
# error detected
#          6 thbit
# error detected
#          7 thbit
# test passed port->          0.....150...150                4975
# captured100
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          0.....100...100                4985
# captured 87
# captured199
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1..... 87... 87                4995
# test passed port->          0.....199...199                4995
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured 37
# error detected
#          6 thbit
# test passed port->          1..... 37... 37                5015
# captured199
# error detected
#          3 thbit
# test passed port->          0.....199...199                5025
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# captured 83
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          1..... 83... 83                5055
# error detected
#          7 thbit
# error detected
#          6 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# captured175
# captured 94
# error detected
#          1 thbit
# test passed port->          1.....175...175                5085
# test passed port->          0..... 94... 94                5085
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured124
# error detected
#          6 thbit
# error detected
#          0 thbit
# test passed port->          0.....124...124                5105
# captured 57
# captured 66
# error detected
#          0 thbit
# error detected
#          7 thbit
# test passed port->          1..... 57... 57                5115
# test passed port->          0..... 66... 66                5115
# error detected
#          0 thbit
# error detected
#          3 thbit
# captured231
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          0.....231...231                5135
# captured234
# captured172
# error detected
#          7 thbit
# test passed port->          1.....234...234                5145
# test passed port->          0.....172...172                5145
# captured 65
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          0..... 65... 65                5155
# error detected
#          6 thbit
# error detected
#          2 thbit
# captured167
# captured100
# error detected
#          2 thbit
# test passed port->          1.....167...167                5175
# test passed port->          0.....100...100                5175
# captured124
# error detected
#          0 thbit
# error detected
#          0 thbit
# test passed port->          0.....124...124                5185
# captured185
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          0.....185...185                5195
# error detected
#          0 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured  0
# error detected
#          0 thbit
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                5265
# error detected
#          4 thbit
# error detected
#          0 thbit
# captured160
# error detected
#          6 thbit
# test passed port->          0.....160...160                5295
# error detected
#          5 thbit
# captured199
# error detected
#          4 thbit
# test passed port->          1.....199...199                5315
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured172
# error detected
#          3 thbit
# test passed port->          0.....172...172                5345
# captured 42
# test passed port->          0..... 42... 42                5355
# error detected
#          7 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# error detected
#          0 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# captured 36
# error detected
#          2 thbit
# test passed port->          1..... 36... 36                5425
# captured110
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          1.....110...110                5435
# error detected
#          6 thbit
# error detected
#          6 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# captured216
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....216...216                5475
# error detected
#          3 thbit
# error detected
#          2 thbit
# captured110
# error detected
#          6 thbit
# error detected
#          5 thbit
# test passed port->          1.....110...110                5495
# error detected
#          6 thbit
# error detected
#          0 thbit
# error detected
#          3 thbit
# captured 51
# error detected
#          3 thbit
# error detected
#          2 thbit
# test passed port->          1..... 51... 51                5525
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          6 thbit
# error detected
#          3 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# captured 18
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          0..... 18... 18                5565
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured216
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1.....216...216                5585
# error detected
#          0 thbit
# error detected
#          3 thbit
# error detected
#          7 thbit
# error detected
#          1 thbit
# captured200
# captured  1
# error detected
#          5 thbit
# test passed port->          1.....200...200                5615
# test passed port->          0.....  1...  1                5615
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured216
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          1.....216...216                5645
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured201
# error detected
#          3 thbit
# error detected
#          3 thbit
# test passed port->          0.....201...201                5675
# captured  4
# test passed port->          1.....  4...  4                5685
# error detected
#          3 thbit
# captured105
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          0.....105...105                5705
# captured 22
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          0..... 22... 22                5715
# error detected
#          1 thbit
# error detected
#          3 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# captured 37
# error detected
#          0 thbit
# test passed port->          1..... 37... 37                5745
# captured219
# error detected
#          3 thbit
# test passed port->          0.....219...219                5755
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# captured128
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          1.....128...128                5785
# captured 77
# captured240
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          1..... 77... 77                5795
# test passed port->          0.....240...240                5795
# captured200
# error detected
#          7 thbit
# test passed port->          1.....200...200                5805
# error detected
#          5 thbit
# captured116
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          0.....116...116                5825
# error detected
#          0 thbit
# error detected
#          5 thbit
# error detected
#          5 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# error detected
#          0 thbit
# captured 83
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          1..... 83... 83                5895
# captured222
# captured 23
# error detected
#          7 thbit
# test passed port->          1.....222...222                5905
# test passed port->          0..... 23... 23                5905
# captured 24
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          0..... 24... 24                5915
# captured105
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          0.....105...105                5925
# captured 24
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          0..... 24... 24                5935
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured130
# error detected
#          7 thbit
# test passed port->          0.....130...130                5955
# captured251
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          1.....251...251                5965
# captured 35
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          1..... 35... 35                5975
# captured 37
# captured230
# error detected
#          7 thbit
# test passed port->          1..... 37... 37                5985
# test passed port->          0.....230...230                5985
# error detected
#          0 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          0 thbit
# captured 26
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1..... 26... 26                6015
# captured116
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          0.....116...116                6025
# captured249
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          0.....249...249                6035
# captured 90
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          1..... 90... 90                6045
# captured 77
# captured172
# error detected
#          0 thbit
# test passed port->          1..... 77... 77                6055
# test passed port->          0.....172...172                6055
# captured219
# error detected
#          4 thbit
# test passed port->          0.....219...219                6065
# error detected
#          3 thbit
# error detected
#          5 thbit
# captured105
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          0.....105...105                6085
# captured151
# captured230
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....151...151                6095
# test passed port->          0.....230...230                6095
# captured 48
# error detected
#          7 thbit
# test passed port->          1..... 48... 48                6105
# error detected
#          0 thbit
# error detected
#          4 thbit
# captured 28
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1..... 28... 28                6125
# error detected
#          7 thbit
# error detected
#          2 thbit
# captured178
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          1.....178...178                6145
# captured 48
# error detected
#          0 thbit
# test passed port->          1..... 48... 48                6155
# error detected
#          4 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured217
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          1.....217...217                6215
# captured 28
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          1..... 28... 28                6225
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured249
# error detected
#          6 thbit
# test passed port->          0.....249...249                6295
# captured149
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....149...149                6305
# error detected
#          2 thbit
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured 26
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1..... 26... 26                6345
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# captured 73
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1..... 73... 73                6375
# captured 90
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1..... 90... 90                6385
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured 48
# captured230
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1..... 48... 48                6405
# test passed port->          0.....230...230                6405
# captured102
# error detected
#          0 thbit
# test passed port->          0.....102...102                6415
# captured 28
# error detected
#          7 thbit
# test passed port->          1..... 28... 28                6425
# captured121
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          0.....121...121                6435
# error detected
#          2 thbit
# error detected
#          1 thbit
# captured140
# error detected
#          6 thbit
# error detected
#          7 thbit
# test passed port->          1.....140...140                6455
# captured 35
# error detected
#          2 thbit
# error detected
#          7 thbit
# test passed port->          0..... 35... 35                6465
# captured 53
# error detected
#          1 thbit
# test passed port->          1..... 53... 53                6475
# captured131
# error detected
#          3 thbit
# test passed port->          1.....131...131                6485
# captured105
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          0.....105...105                6495
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          6 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured  7
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          0.....  7...  7                6555
# captured 83
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          0..... 83... 83                6565
# error detected
#          1 thbit
# error detected
#          1 thbit
# captured171
# error detected
#          6 thbit
# error detected
#          1 thbit
# test passed port->          1.....171...171                6585
# error detected
#          7 thbit
# captured206
# error detected
#          1 thbit
# error detected
#          1 thbit
# test passed port->          1.....206...206                6605
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured 28
# captured 83
# error detected
#          3 thbit
# test passed port->          1..... 28... 28                6625
# test passed port->          0..... 83... 83                6625
# captured 28
# captured105
# error detected
#          7 thbit
# test passed port->          1..... 28... 28                6635
# test passed port->          0.....105...105                6635
# error detected
#          5 thbit
# error detected
#          7 thbit
# captured193
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          0.....193...193                6655
# captured230
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          0.....230...230                6665
# captured131
# error detected
#          7 thbit
# test passed port->          0.....131...131                6675
# captured131
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          0.....131...131                6685
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured148
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          0.....148...148                6715
# captured217
# captured242
# error detected
#          4 thbit
# test passed port->          1.....217...217                6725
# test passed port->          0.....242...242                6725
# captured 72
# error detected
#          5 thbit
# test passed port->          0..... 72... 72                6735
# captured233
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          0.....233...233                6745
# captured 73
# error detected
#          5 thbit
# error detected
#          5 thbit
# test passed port->          1..... 73... 73                6755
# captured233
# error detected
#          7 thbit
# test passed port->          0.....233...233                6765
# captured124
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1.....124...124                6775
# error detected
#          4 thbit
# captured 73
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1..... 73... 73                6795
# captured121
# error detected
#          5 thbit
# test passed port->          0.....121...121                6805
# error detected
#          5 thbit
# error detected
#          7 thbit
# captured 86
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0..... 86... 86                6825
# captured 13
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          1..... 13... 13                6835
# captured124
# captured242
# error detected
#          5 thbit
# test passed port->          1.....124...124                6845
# test passed port->          0.....242...242                6845
# captured176
# error detected
#          3 thbit
# test passed port->          0.....176...176                6855
# captured 66
# error detected
#          7 thbit
# test passed port->          1..... 66... 66                6865
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured191
# error detected
#          5 thbit
# test passed port->          1.....191...191                6885
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured219
# error detected
#          1 thbit
# test passed port->          1.....219...219                6905
# captured 48
# error detected
#          4 thbit
# test passed port->          0..... 48... 48                6915
# captured 72
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          0..... 72... 72                6925
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured191
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          1.....191...191                6975
# captured118
# error detected
#          1 thbit
# test passed port->          0.....118...118                6985
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured 28
# captured 72
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          1..... 28... 28                7005
# test passed port->          0..... 72... 72                7005
# captured 35
# error detected
#          4 thbit
# error detected
#          4 thbit
# test passed port->          1..... 35... 35                7015
# captured 28
# captured131
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 28... 28                7025
# test passed port->          0.....131...131                7025
# captured106
# error detected
#          4 thbit
# test passed port->          0.....106...106                7035
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# captured 38
# captured105
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 38... 38                7065
# test passed port->          0.....105...105                7065
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured 97
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          1..... 97... 97                7085
# captured233
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          0.....233...233                7095
# captured 73
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          1..... 73... 73                7105
# error detected
#          6 thbit
# error detected
#          1 thbit
# captured106
# error detected
#          2 thbit
# error detected
#          5 thbit
# test passed port->          1.....106...106                7125
# captured 26
# error detected
#          1 thbit
# error detected
#          7 thbit
# test passed port->          1..... 26... 26                7135
# error detected
#          3 thbit
# error detected
#          6 thbit
# captured 31
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          1..... 31... 31                7155
# error detected
#          1 thbit
# error detected
#          3 thbit
# captured 55
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          1..... 55... 55                7175
# error detected
#          3 thbit
# error detected
#          7 thbit
# captured 34
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1..... 34... 34                7195
# captured106
# error detected
#          3 thbit
# test passed port->          1.....106...106                7205
# error detected
#          1 thbit
# error detected
#          2 thbit
# captured 97
# captured225
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          1..... 97... 97                7225
# test passed port->          0.....225...225                7225
# captured 48
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          0..... 48... 48                7235
# error detected
#          1 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# error detected
#          4 thbit
# captured115
# error detected
#          7 thbit
# error detected
#          3 thbit
# test passed port->          1.....115...115                7265
# captured121
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....121...121                7275
# captured 35
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          1..... 35... 35                7285
# captured 26
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          1..... 26... 26                7295
# error detected
#          2 thbit
# error detected
#          5 thbit
# captured217
# captured 26
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          1.....217...217                7315
# test passed port->          0..... 26... 26                7315
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured249
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0.....249...249                7335
# captured118
# error detected
#          7 thbit
# error detected
#          3 thbit
# test passed port->          0.....118...118                7345
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured108
# error detected
#          2 thbit
# test passed port->          0.....108...108                7375
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          7 thbit
# captured140
# captured  8
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          1.....140...140                7425
# test passed port->          0.....  8...  8                7425
# captured 10
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          0..... 10... 10                7435
# error detected
#          6 thbit
# error detected
#          5 thbit
# captured107
# error detected
#          1 thbit
# error detected
#          5 thbit
# test passed port->          0.....107...107                7455
# captured214
# error detected
#          6 thbit
# error detected
#          7 thbit
# test passed port->          1.....214...214                7465
# captured161
# test passed port->          1.....161...161                7475
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured 28
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1..... 28... 28                7495
# captured124
# captured107
# error detected
#          1 thbit
# test passed port->          1.....124...124                7505
# test passed port->          0.....107...107                7505
# error detected
#          6 thbit
# error detected
#          1 thbit
# captured214
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....214...214                7525
# captured121
# error detected
#          1 thbit
# error detected
#          2 thbit
# test passed port->          0.....121...121                7535
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# error detected
#          7 thbit
# captured124
# test passed port->          1.....124...124                7565
# error detected
#          1 thbit
# error detected
#          2 thbit
# error detected
#          2 thbit
# error detected
#          7 thbit
# captured161
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....161...161                7595
# captured124
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          1.....124...124                7605
# captured154
# error detected
#          1 thbit
# error detected
#          2 thbit
# test passed port->          1.....154...154                7615
# error detected
#          7 thbit
# error detected
#          5 thbit
# captured 10
# error detected
#          0 thbit
# test passed port->          0..... 10... 10                7645
# error detected
#          2 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured131
# error detected
#          0 thbit
# test passed port->          0.....131...131                7675
# error detected
#          1 thbit
# error detected
#          1 thbit
# error detected
#          0 thbit
# captured129
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          1.....129...129                7705
# captured207
# captured 10
# test passed port->          1.....207...207                7715
# test passed port->          0..... 10... 10                7715
# error detected
#          4 thbit
# captured 63
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          1..... 63... 63                7735
# captured129
# error detected
#          3 thbit
# test passed port->          0.....129...129                7745
# captured 17
# error detected
#          5 thbit
# error detected
#          0 thbit
# test passed port->          1..... 17... 17                7755
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured161
# error detected
#          2 thbit
# test passed port->          1.....161...161                7775
# captured 26
# error detected
#          1 thbit
# test passed port->          1..... 26... 26                7785
# captured214
# error detected
#          2 thbit
# test passed port->          1.....214...214                7795
# error detected
#          7 thbit
# error detected
#          1 thbit
# error detected
#          3 thbit
# captured 17
# error detected
#          1 thbit
# test passed port->          1..... 17... 17                7825
# captured225
# error detected
#          1 thbit
# test passed port->          0.....225...225                7835
# error detected
#          1 thbit
# error detected
#          3 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured 63
# captured 72
# error detected
#          1 thbit
# error detected
#          1 thbit
# test passed port->          1..... 63... 63                7865
# test passed port->          0..... 72... 72                7865
# error detected
#          2 thbit
# captured161
# error detected
#          7 thbit
# test passed port->          0.....161...161                7885
# captured161
# captured161
# error detected
#          1 thbit
# test passed port->          1.....161...161                7895
# test passed port->          0.....161...161                7895
# error detected
#          2 thbit
# error detected
#          3 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured129
# error detected
#          4 thbit
# test passed port->          0.....129...129                7925
# captured170
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          0.....170...170                7935
# error detected
#          2 thbit
# captured 26
# error detected
#          4 thbit
# test passed port->          0..... 26... 26                7955
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# error detected
#          1 thbit
# captured108
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....108...108                7995
# captured212
# error detected
#          1 thbit
# error detected
#          4 thbit
# test passed port->          0.....212...212                8005
# captured 94
# error detected
#          7 thbit
# test passed port->          1..... 94... 94                8015
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured161
# error detected
#          2 thbit
# error detected
#          3 thbit
# test passed port->          1.....161...161                8035
# captured 17
# captured168
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1..... 17... 17                8045
# test passed port->          0.....168...168                8045
# captured161
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          1.....161...161                8055
# captured198
# captured161
# error detected
#          4 thbit
# test passed port->          1.....198...198                8065
# test passed port->          0.....161...161                8065
# captured 94
# error detected
#          4 thbit
# test passed port->          1..... 94... 94                8075
# error detected
#          5 thbit
# error detected
#          4 thbit
# captured162
# error detected
#          0 thbit
# test passed port->          1.....162...162                8095
# captured 98
# test passed port->          0..... 98... 98                8105
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured183
# error detected
#          2 thbit
# error detected
#          7 thbit
# test passed port->          1.....183...183                8125
# captured 34
# error detected
#          4 thbit
# test passed port->          1..... 34... 34                8135
# captured161
# error detected
#          5 thbit
# test passed port->          0.....161...161                8145
# captured220
# error detected
#          0 thbit
# error detected
#          3 thbit
# test passed port->          1.....220...220                8155
# captured 48
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 48... 48                8165
# captured 94
# error detected
#          6 thbit
# test passed port->          0..... 94... 94                8175
# captured  4
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1.....  4...  4                8185
# captured248
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          0.....248...248                8195
# captured 17
# captured143
# error detected
#          4 thbit
# error detected
#          3 thbit
# test passed port->          1..... 17... 17                8205
# test passed port->          0.....143...143                8205
# error detected
#          6 thbit
# error detected
#          1 thbit
# error detected
#          3 thbit
# captured 34
# error detected
#          5 thbit
# test passed port->          0..... 34... 34                8235
# captured212
# error detected
#          1 thbit
# error detected
#          6 thbit
# test passed port->          0.....212...212                8245
# error detected
#          2 thbit
# error detected
#          7 thbit
# captured233
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          0.....233...233                8265
# captured207
# error detected
#          5 thbit
# test passed port->          1.....207...207                8275
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# error detected
#          2 thbit
# error detected
#          6 thbit
# captured  4
# error detected
#          4 thbit
# error detected
#          3 thbit
# test passed port->          1.....  4...  4                8325
# captured248
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          0.....248...248                8335
# captured 98
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          0..... 98... 98                8345
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured  3
# error detected
#          3 thbit
# test passed port->          1.....  3...  3                8365
# error detected
#          6 thbit
# error detected
#          5 thbit
# captured 49
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 49... 49                8395
# captured 17
# error detected
#          5 thbit
# test passed port->          0..... 17... 17                8405
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          2 thbit
# captured224
# captured161
# error detected
#          6 thbit
# test passed port->          1.....224...224                8435
# test passed port->          0.....161...161                8435
# error detected
#          6 thbit
# error detected
#          7 thbit
# captured198
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1.....198...198                8455
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured215
# error detected
#          2 thbit
# error detected
#          2 thbit
# test passed port->          1.....215...215                8535
# captured 26
# error detected
#          6 thbit
# test passed port->          0..... 26... 26                8545
# error detected
#          2 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# error detected
#          1 thbit
# captured238
# error detected
#          6 thbit
# test passed port->          1.....238...238                8585
# captured161
# error detected
#          7 thbit
# test passed port->          0.....161...161                8595
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          2 thbit
# captured224
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          1.....224...224                8635
# error detected
#          6 thbit
# error detected
#          4 thbit
# captured  3
# error detected
#          2 thbit
# test passed port->          1.....  3...  3                8655
# captured224
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1.....224...224                8665
# captured198
# captured101
# test passed port->          1.....198...198                8675
# test passed port->          0.....101...101                8675
# captured198
# captured101
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          1.....198...198                8685
# test passed port->          0.....101...101                8685
# error detected
#          4 thbit
# captured  4
# error detected
#          4 thbit
# error detected
#          0 thbit
# test passed port->          1.....  4...  4                8705
# captured  3
# error detected
#          4 thbit
# error detected
#          2 thbit
# test passed port->          1.....  3...  3                8715
# error detected
#          6 thbit
# error detected
#          4 thbit
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured238
# error detected
#          0 thbit
# test passed port->          1.....238...238                8745
# captured148
# error detected
#          0 thbit
# test passed port->          0.....148...148                8755
# captured 48
# error detected
#          2 thbit
# test passed port->          0..... 48... 48                8765
# error detected
#          6 thbit
# captured114
# error detected
#          4 thbit
# test passed port->          1.....114...114                8785
# error detected
#          4 thbit
# error detected
#          6 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# captured 85
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          1..... 85... 85                8815
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          3 thbit
# captured 48
# captured101
# error detected
#          4 thbit
# error detected
#          3 thbit
# test passed port->          1..... 48... 48                8845
# test passed port->          0.....101...101                8845
# captured183
# error detected
#          2 thbit
# error detected
#          5 thbit
# test passed port->          1.....183...183                8855
# captured 49
# captured133
# error detected
#          3 thbit
# error detected
#          0 thbit
# test passed port->          1..... 49... 49                8865
# test passed port->          0.....133...133                8865
# captured214
# error detected
#          0 thbit
# error detected
#          3 thbit
# test passed port->          1.....214...214                8875
# error detected
#          3 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# error detected
#          3 thbit
# error detected
#          2 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured 69
# error detected
#          3 thbit
# error detected
#          3 thbit
# test passed port->          0..... 69... 69                8925
# captured 23
# error detected
#          6 thbit
# error detected
#          0 thbit
# test passed port->          0..... 23... 23                8935
# captured154
# error detected
#          3 thbit
# test passed port->          1.....154...154                8945
# error detected
#          5 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          4 thbit
# captured  3
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          1.....  3...  3                8985
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured114
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1.....114...114                9005
# captured  3
# error detected
#          4 thbit
# error detected
#          6 thbit
# test passed port->          1.....  3...  3                9015
# captured  4
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          1.....  4...  4                9025
# captured238
# error detected
#          6 thbit
# test passed port->          1.....238...238                9035
# captured 58
# error detected
#          5 thbit
# test passed port->          0..... 58... 58                9045
# error detected
#          6 thbit
# error detected
#          3 thbit
# captured183
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1.....183...183                9075
# error detected
#          3 thbit
# error detected
#          6 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# error detected
#          4 thbit
# captured 85
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1..... 85... 85                9115
# captured135
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1.....135...135                9125
# captured162
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          0.....162...162                9135
# captured  4
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1.....  4...  4                9145
# captured 17
# error detected
#          6 thbit
# error detected
#          3 thbit
# test passed port->          1..... 17... 17                9155
# captured  1
# error detected
#          1 thbit
# error detected
#          4 thbit
# test passed port->          1.....  1...  1                9165
# captured  3
# captured 89
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1.....  3...  3                9175
# test passed port->          0..... 89... 89                9175
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# captured 23
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          0..... 23... 23                9215
# captured 58
# error detected
#          3 thbit
# test passed port->          0..... 58... 58                9225
# captured162
# error detected
#          6 thbit
# test passed port->          0.....162...162                9235
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured 86
# error detected
#          7 thbit
# test passed port->          0..... 86... 86                9255
# captured  1
# captured245
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1.....  1...  1                9265
# test passed port->          0.....245...245                9265
# error detected
#          3 thbit
# error detected
#          4 thbit
# captured 85
# captured 23
# error detected
#          4 thbit
# test passed port->          1..... 85... 85                9285
# test passed port->          0..... 23... 23                9285
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured 17
# captured245
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 17... 17                9305
# test passed port->          0.....245...245                9305
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured183
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          1.....183...183                9325
# captured177
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....177...177                9335
# captured  1
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          1.....  1...  1                9345
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured 86
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          0..... 86... 86                9365
# captured 23
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          0..... 23... 23                9375
# captured 69
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          0..... 69... 69                9385
# captured 95
# error detected
#          6 thbit
# test passed port->          0..... 95... 95                9395
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured114
# error detected
#          0 thbit
# test passed port->          1.....114...114                9415
# captured114
# captured241
# error detected
#          6 thbit
# error detected
#          3 thbit
# test passed port->          1.....114...114                9425
# test passed port->          0.....241...241                9425
# captured 42
# captured183
# error detected
#          3 thbit
# test passed port->          1..... 42... 42                9435
# test passed port->          0.....183...183                9435
# captured 42
# captured141
# error detected
#          0 thbit
# test passed port->          1..... 42... 42                9445
# test passed port->          0.....141...141                9445
# captured241
# error detected
#          6 thbit
# error detected
#          0 thbit
# test passed port->          0.....241...241                9455
# captured251
# error detected
#          4 thbit
# test passed port->          1.....251...251                9465
# captured 85
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1..... 85... 85                9475
# captured109
# captured191
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1.....109...109                9485
# test passed port->          0.....191...191                9485
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured 89
# error detected
#          3 thbit
# error detected
#          4 thbit
# ------------------------------------R E P O R T-------------------------------------------
# no_of_write_transaction==        653
# no_of_read_transaction==        614
# no_of_succeed_transaction==        613
# no_of_failed_transaction==          0
# no_of_total_transaction==        950
# -----------------------------------------------------------------------------------------
# ** Note: $finish    : top_modules.sv(40)
#    Time: 9505 ns  Iteration: 6  Instance: /dual_tbb
# Break in Module dual_tbb at top_modules.sv line 40
# QuestaSim-64 vcover 2021.2_1 Coverage Utility 2021.05 May 15 2021
# Start time: 19:30:00 on Mar 06,2025
# vcover report -html -output covhtmlreport -details -assert -directive -cvg -code bcefst -threshL 50 -threshH 90 cov.ucdb 
# 
# End time: 19:30:02 on Mar 06,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 20308
add wave -position insertpoint  \
sim:/dual_tbb/DUT/i_clka \
sim:/dual_tbb/DUT/i_clkb \
sim:/dual_tbb/DUT/i_ena \
sim:/dual_tbb/DUT/i_enb \
sim:/dual_tbb/DUT/i_wea \
sim:/dual_tbb/DUT/i_web \
sim:/dual_tbb/DUT/i_dina \
sim:/dual_tbb/DUT/i_dinb \
sim:/dual_tbb/DUT/i_addra \
sim:/dual_tbb/DUT/i_addrb \
sim:/dual_tbb/DUT/o_douta \
sim:/dual_tbb/DUT/o_doutb
add wave -position insertpoint  \
sim:/dual_package::reference_model::mem
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.dual_package(fast)
# Loading work.top_modules_sv_unit(fast)
# Loading work.dual_tbb(fast)
# Loading work.inf(fast__2)
# Loading work.top_module(fast)
# Loading work.hamming_en_decode(fast)
# Loading work.hamming(fast)
# Loading work.hamming_decod(fast)
# Loading work.multibank_controller(fast)
# Loading work.dual_port_ram(fast)
# Loading work.latency(fast)
# Loading work.latency(fast__1)
# Loading work.demux(fast)
# Loading work.mux_out(fast)
# Loading work.latencys(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem1/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem1/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem1/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem1/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem2/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem2/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem2/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem2/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem3/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem3/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem3/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem3/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem4/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem4/addressA File: ./rtl/dual_ram.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'in'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem4/addressB File: ./rtl/dual_ram.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (3) for port 'out'. The port definition is at: ./rtl/dual_ram.sv(127).
#    Time: 0 ns  Iteration: 0  Instance: /dual_tbb/DUT/MULTI_MEMORY/mem4/addressB File: ./rtl/dual_ram.sv Line: 114
run -all
# captured  0
# test passed port->          0.....  0...  0                 105
# captured  0
# error detected
#          6 thbit
# test passed port->          1.....  0...  0                 115
# captured 40
# error detected
#         14 thbit
# test passed port->          1..... 40... 40                 125
# error detected
#          3 thbit
# captured130
# error detected
#         14 thbit
# error detected
#          2 thbit
# test passed port->          0.....130...130                 145
# captured189
# captured  0
# error detected
#         14 thbit
# test passed port->          1.....189...189                 155
# test passed port->          0.....  0...  0                 155
# error detected
#          2 thbit
# captured  0
# error detected
#          6 thbit
# test passed port->          0.....  0...  0                 175
# captured 40
# error detected
#         14 thbit
# test passed port->          1..... 40... 40                 185
# captured  0
# captured  0
# test passed port->          1.....  0...  0                 195
# test passed port->          0.....  0...  0                 195
# captured  0
# test passed port->          1.....  0...  0                 205
# error detected
#          5 thbit
# captured 47
# error detected
#         14 thbit
# test passed port->          0..... 47... 47                 225
# error detected
#          6 thbit
# error detected
#         14 thbit
# captured  0
# captured  0
# test passed port->          1.....  0...  0                 265
# test passed port->          0.....  0...  0                 265
# captured  0
# test passed port->          1.....  0...  0                 295
# captured  0
# test passed port->          1.....  0...  0                 315
# captured  0
# test passed port->          1.....  0...  0                 325
# captured  0
# test passed port->          0.....  0...  0                 335
# captured  0
# test passed port->          1.....  0...  0                 345
# error detected
#          1 thbit
# captured 54
# captured  0
# error detected
#          3 thbit
# test passed port->          1..... 54... 54                 375
# test passed port->          0.....  0...  0                 375
# captured129
# error detected
#          6 thbit
# test passed port->          1.....129...129                 385
# captured158
# test passed port->          1.....158...158                 395
# error detected
#         14 thbit
# error detected
#          3 thbit
# captured 71
# error detected
#         14 thbit
# test passed port->          1..... 71... 71                 435
# captured  0
# error detected
#          6 thbit
# test passed port->          1.....  0...  0                 445
# captured  0
# error detected
#          0 thbit
# test passed port->          0.....  0...  0                 455
# captured 85
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1..... 85... 85                 465
# captured 16
# captured159
# error detected
#         14 thbit
# error detected
#          6 thbit
# test passed port->          1..... 16... 16                 475
# test passed port->          0.....159...159                 475
# captured  0
# error detected
#          2 thbit
# error detected
#          0 thbit
# test passed port->          0.....  0...  0                 485
# captured143
# error detected
#          6 thbit
# test passed port->          0.....143...143                 495
# error detected
#         14 thbit
# captured  0
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....  0...  0                 515
# error detected
#          0 thbit
# error detected
#          0 thbit
# captured183
# error detected
#          2 thbit
# test passed port->          0.....183...183                 535
# captured189
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....189...189                 545
# captured127
# error detected
#          2 thbit
# test passed port->          0.....127...127                 555
# error detected
#          4 thbit
# captured 43
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0..... 43... 43                 575
# captured 16
# error detected
#         14 thbit
# error detected
#          0 thbit
# test passed port->          1..... 16... 16                 585
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured 39
# error detected
#          5 thbit
# error detected
#          0 thbit
# test passed port->          1..... 39... 39                 605
# error detected
#          7 thbit
# captured202
# error detected
#          3 thbit
# error detected
#         14 thbit
# test passed port->          1.....202...202                 625
# captured129
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          1.....129...129                 635
# captured202
# error detected
#          7 thbit
# test passed port->          1.....202...202                 645
# error detected
#         14 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#         14 thbit
# error detected
#          3 thbit
# captured 71
# captured  0
# error detected
#          5 thbit
# test passed port->          1..... 71... 71                 685
# test passed port->          0.....  0...  0                 685
# error detected
#          7 thbit
# error detected
#          2 thbit
# error detected
#          3 thbit
# captured143
# error detected
#         14 thbit
# error detected
#          7 thbit
# test passed port->          0.....143...143                 715
# error detected
#          4 thbit
# error detected
#          3 thbit
# captured 43
# error detected
#          7 thbit
# test passed port->          0..... 43... 43                 735
# error detected
#          6 thbit
# error detected
#         14 thbit
# error detected
#          3 thbit
# captured  0
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                 775
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured248
# error detected
#         14 thbit
# error detected
#          7 thbit
# test passed port->          0.....248...248                 805
# error detected
#          0 thbit
# captured  6
# captured  0
# error detected
#          7 thbit
# test passed port->          1.....  6...  6                 825
# test passed port->          0.....  0...  0                 825
# captured  0
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                 835
# captured202
# captured126
# error detected
#          7 thbit
# test passed port->          1.....202...202                 845
# test passed port->          0.....126...126                 845
# error detected
#          5 thbit
# error detected
#          3 thbit
# captured  0
# error detected
#         14 thbit
# error detected
#          0 thbit
# test passed port->          0.....  0...  0                 865
# captured  0
# error detected
#          2 thbit
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                 875
# error detected
#          7 thbit
# error detected
#          3 thbit
# error detected
#         14 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured126
# error detected
#          2 thbit
# error detected
#          0 thbit
# test passed port->          0.....126...126                 945
# error detected
#         14 thbit
# error detected
#          5 thbit
# captured 50
# captured  0
# error detected
#          5 thbit
# test passed port->          1..... 50... 50                 965
# test passed port->          0.....  0...  0                 965
# captured  0
# error detected
#         14 thbit
# error detected
#          3 thbit
# test passed port->          0.....  0...  0                 975
# captured  0
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                 985
# captured248
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          0.....248...248                 995
# captured126
# error detected
#         14 thbit
# error detected
#          0 thbit
# test passed port->          0.....126...126                1005
# captured216
# captured  0
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1.....216...216                1015
# test passed port->          0.....  0...  0                1015
# captured244
# error detected
#          7 thbit
# test passed port->          0.....244...244                1025
# captured 39
# error detected
#         14 thbit
# error detected
#          5 thbit
# test passed port->          1..... 39... 39                1035
# error detected
#          5 thbit
# captured190
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1.....190...190                1055
# captured 65
# captured141
# error detected
#          5 thbit
# test passed port->          1..... 65... 65                1065
# test passed port->          0.....141...141                1065
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# captured 81
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          0..... 81... 81                1095
# error detected
#          0 thbit
# error detected
#          2 thbit
# captured243
# captured126
# error detected
#          7 thbit
# test passed port->          1.....243...243                1115
# test passed port->          0.....126...126                1115
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured190
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          1.....190...190                1135
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured 39
# error detected
#          0 thbit
# test passed port->          1..... 39... 39                1155
# error detected
#          4 thbit
# error detected
#          5 thbit
# captured 24
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          0..... 24... 24                1175
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured 92
# error detected
#          4 thbit
# error detected
#          2 thbit
# test passed port->          0..... 92... 92                1195
# captured143
# error detected
#          1 thbit
# test passed port->          1.....143...143                1205
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          6 thbit
# error detected
#          0 thbit
# captured233
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          1.....233...233                1235
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured207
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1.....207...207                1255
# captured233
# captured246
# error detected
#          4 thbit
# test passed port->          1.....233...233                1265
# test passed port->          0.....246...246                1265
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# captured218
# captured244
# error detected
#          4 thbit
# test passed port->          1.....218...218                1295
# test passed port->          0.....244...244                1295
# error detected
#          1 thbit
# error detected
#          6 thbit
# captured 22
# error detected
#         14 thbit
# error detected
#          6 thbit
# test passed port->          1..... 22... 22                1315
# captured  0
# error detected
#          6 thbit
# test passed port->          0.....  0...  0                1325
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured202
# error detected
#          6 thbit
# test passed port->          1.....202...202                1345
# captured233
# test passed port->          1.....233...233                1355
# error detected
#          5 thbit
# error detected
#          5 thbit
# captured 50
# captured244
# error detected
#          1 thbit
# error detected
#          6 thbit
# test passed port->          1..... 50... 50                1375
# test passed port->          0.....244...244                1375
# error detected
#          4 thbit
# error detected
#          1 thbit
# error detected
#          6 thbit
# captured 22
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1..... 22... 22                1405
# error detected
#          6 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# captured 50
# captured115
# test passed port->          1..... 50... 50                1435
# test passed port->          0.....115...115                1435
# captured 50
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1..... 50... 50                1445
# error detected
#         14 thbit
# captured  0
# error detected
#          4 thbit
# test passed port->          0.....  0...  0                1465
# captured162
# error detected
#         14 thbit
# error detected
#          5 thbit
# test passed port->          0.....162...162                1475
# error detected
#          3 thbit
# error detected
#          1 thbit
# captured207
# captured230
# error detected
#         14 thbit
# error detected
#          2 thbit
# test passed port->          1.....207...207                1495
# test passed port->          0.....230...230                1495
# error detected
#          1 thbit
# error detected
#          3 thbit
# captured132
# captured 29
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....132...132                1515
# test passed port->          0..... 29... 29                1515
# captured 36
# error detected
#          4 thbit
# test passed port->          0..... 36... 36                1525
# error detected
#          7 thbit
# error detected
#          1 thbit
# captured113
# captured134
# error detected
#          6 thbit
# test passed port->          1.....113...113                1545
# test passed port->          0.....134...134                1545
# error detected
#          5 thbit
# error detected
#          3 thbit
# captured 36
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          0..... 36... 36                1565
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured195
# test passed port->          1.....195...195                1585
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured143
# error detected
#          1 thbit
# error detected
#          1 thbit
# test passed port->          0.....143...143                1635
# captured113
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....113...113                1645
# captured132
# error detected
#          7 thbit
# error detected
#          3 thbit
# test passed port->          1.....132...132                1655
# captured153
# captured142
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1.....153...153                1665
# test passed port->          0.....142...142                1665
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured244
# error detected
#          5 thbit
# test passed port->          0.....244...244                1695
# error detected
#          5 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured 91
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          0..... 91... 91                1725
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured 97
# captured229
# error detected
#         14 thbit
# error detected
#          7 thbit
# test passed port->          1..... 97... 97                1745
# test passed port->          0.....229...229                1745
# captured  0
# error detected
#          4 thbit
# test passed port->          0.....  0...  0                1755
# error detected
#         14 thbit
# error detected
#          1 thbit
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured207
# captured128
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1.....207...207                1785
# test passed port->          0.....128...128                1785
# captured 59
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          1..... 59... 59                1795
# error detected
#         14 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured 29
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          0..... 29... 29                1825
# captured 59
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          1..... 59... 59                1835
# error detected
#          6 thbit
# captured 22
# error detected
#         14 thbit
# error detected
#          1 thbit
# test passed port->          1..... 22... 22                1855
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured 77
# error detected
#          1 thbit
# error detected
#          1 thbit
# test passed port->          0..... 77... 77                1875
# captured207
# error detected
#          4 thbit
# test passed port->          1.....207...207                1885
# error detected
#          0 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          1 thbit
# error detected
#          1 thbit
# error detected
#          1 thbit
# captured113
# error detected
#          1 thbit
# test passed port->          1.....113...113                1945
# error detected
#          2 thbit
# captured245
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          0.....245...245                1965
# captured 27
# captured 77
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          1..... 27... 27                1975
# test passed port->          0..... 77... 77                1975
# captured245
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          0.....245...245                1985
# captured195
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          1.....195...195                1995
# captured 27
# captured128
# error detected
#          1 thbit
# error detected
#          4 thbit
# test passed port->          1..... 27... 27                2005
# test passed port->          0.....128...128                2005
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          0 thbit
# error detected
#          4 thbit
# captured195
# error detected
#          4 thbit
# test passed port->          1.....195...195                2035
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured225
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          0.....225...225                2075
# captured143
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0.....143...143                2085
# captured 79
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0..... 79... 79                2095
# captured232
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          1.....232...232                2105
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured 79
# error detected
#          2 thbit
# test passed port->          0..... 79... 79                2135
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# captured195
# error detected
#         14 thbit
# error detected
#          5 thbit
# test passed port->          1.....195...195                2175
# captured  0
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                2185
# captured159
# error detected
#          1 thbit
# test passed port->          1.....159...159                2195
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured231
# captured183
# test passed port->          1.....231...231                2245
# test passed port->          0.....183...183                2245
# error detected
#          5 thbit
# error detected
#          5 thbit
# error detected
#         14 thbit
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured225
# error detected
#          2 thbit
# error detected
#          5 thbit
# test passed port->          0.....225...225                2305
# error detected
#          2 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# captured183
# test passed port->          0.....183...183                2335
# captured183
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          0.....183...183                2345
# captured207
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          1.....207...207                2355
# captured198
# error detected
#          2 thbit
# error detected
#          2 thbit
# test passed port->          0.....198...198                2365
# captured234
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          1.....234...234                2375
# error detected
#          2 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured231
# error detected
#          2 thbit
# test passed port->          1.....231...231                2405
# error detected
#          1 thbit
# error detected
#          7 thbit
# captured207
# captured237
# error detected
#          1 thbit
# error detected
#          2 thbit
# test passed port->          1.....207...207                2425
# test passed port->          0.....237...237                2425
# captured 33
# error detected
#          4 thbit
# error detected
#          2 thbit
# test passed port->          0..... 33... 33                2435
# captured237
# captured225
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          1.....237...237                2445
# test passed port->          0.....225...225                2445
# captured183
# error detected
#          2 thbit
# error detected
#          2 thbit
# test passed port->          0.....183...183                2455
# error detected
#          1 thbit
# captured207
# captured198
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....207...207                2475
# test passed port->          0.....198...198                2475
# error detected
#          1 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# captured 12
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          0..... 12... 12                2505
# captured183
# error detected
#          6 thbit
# test passed port->          0.....183...183                2515
# captured105
# captured183
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....105...105                2525
# test passed port->          0.....183...183                2525
# captured237
# error detected
#          6 thbit
# test passed port->          0.....237...237                2535
# captured 53
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1..... 53... 53                2545
# captured146
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          0.....146...146                2555
# error detected
#          6 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# captured 29
# error detected
#          6 thbit
# test passed port->          0..... 29... 29                2585
# error detected
#          5 thbit
# error detected
#          6 thbit
# error detected
#          2 thbit
# error detected
#          2 thbit
# captured183
# error detected
#          5 thbit
# test passed port->          0.....183...183                2615
# error detected
#          1 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# captured105
# error detected
#          1 thbit
# test passed port->          1.....105...105                2655
# error detected
#          2 thbit
# error detected
#          6 thbit
# captured 53
# captured183
# error detected
#          2 thbit
# test passed port->          1..... 53... 53                2675
# test passed port->          0.....183...183                2675
# captured237
# captured183
# error detected
#          2 thbit
# error detected
#          6 thbit
# test passed port->          1.....237...237                2685
# test passed port->          0.....183...183                2685
# error detected
#          2 thbit
# error detected
#          6 thbit
# error detected
#          2 thbit
# error detected
#          3 thbit
# captured238
# error detected
#          2 thbit
# test passed port->          1.....238...238                2725
# error detected
#          3 thbit
# captured238
# error detected
#          1 thbit
# test passed port->          1.....238...238                2745
# captured207
# error detected
#          3 thbit
# test passed port->          1.....207...207                2755
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured 89
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1..... 89... 89                2775
# captured207
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          1.....207...207                2785
# error detected
#          2 thbit
# captured237
# error detected
#          6 thbit
# test passed port->          1.....237...237                2805
# error detected
#          3 thbit
# captured105
# captured230
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          1.....105...105                2825
# test passed port->          0.....230...230                2825
# captured 29
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0..... 29... 29                2835
# captured237
# captured214
# error detected
#          2 thbit
# test passed port->          1.....237...237                2845
# test passed port->          0.....214...214                2845
# error detected
#          3 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# captured251
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          0.....251...251                2885
# captured 41
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          0..... 41... 41                2895
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          3 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured239
# error detected
#          3 thbit
# test passed port->          1.....239...239                2935
# error detected
#          5 thbit
# error detected
#          6 thbit
# captured105
# error detected
#          2 thbit
# error detected
#          2 thbit
# test passed port->          1.....105...105                2965
# error detected
#          7 thbit
# error detected
#          6 thbit
# captured 68
# error detected
#          4 thbit
# test passed port->          0..... 68... 68                2985
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured 68
# error detected
#          2 thbit
# test passed port->          1..... 68... 68                3005
# captured 68
# captured229
# error detected
#          6 thbit
# test passed port->          1..... 68... 68                3015
# test passed port->          0.....229...229                3015
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          0 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# captured  4
# captured 41
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1.....  4...  4                3065
# test passed port->          0..... 41... 41                3065
# captured 68
# captured 86
# error detected
#          2 thbit
# error detected
#          5 thbit
# test passed port->          1..... 68... 68                3075
# test passed port->          0..... 86... 86                3075
# captured237
# error detected
#          7 thbit
# test passed port->          1.....237...237                3085
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured 78
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          0..... 78... 78                3125
# captured 21
# error detected
#          4 thbit
# test passed port->          0..... 21... 21                3135
# error detected
#          6 thbit
# error detected
#          2 thbit
# captured136
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          0.....136...136                3155
# captured 68
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          0..... 68... 68                3165
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured 48
# captured 86
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1..... 48... 48                3185
# test passed port->          0..... 86... 86                3185
# captured184
# error detected
#          6 thbit
# error detected
#          1 thbit
# test passed port->          1.....184...184                3195
# captured251
# error detected
#          4 thbit
# error detected
#          4 thbit
# test passed port->          1.....251...251                3205
# error detected
#          7 thbit
# error detected
#          5 thbit
# error detected
#          7 thbit
# error detected
#          6 thbit
# captured109
# error detected
#          6 thbit
# test passed port->          1.....109...109                3245
# error detected
#          2 thbit
# captured237
# error detected
#          4 thbit
# error detected
#          6 thbit
# test passed port->          1.....237...237                3265
# error detected
#          7 thbit
# error detected
#          2 thbit
# captured237
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1.....237...237                3295
# error detected
#          7 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured 41
# error detected
#          7 thbit
# test passed port->          0..... 41... 41                3325
# captured117
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....117...117                3335
# error detected
#          5 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          2 thbit
# captured230
# error detected
#          5 thbit
# test passed port->          0.....230...230                3375
# captured 78
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0..... 78... 78                3385
# captured 21
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          0..... 21... 21                3395
# captured250
# captured 41
# error detected
#          3 thbit
# error detected
#          2 thbit
# test passed port->          1.....250...250                3405
# test passed port->          0..... 41... 41                3405
# error detected
#          4 thbit
# error detected
#          2 thbit
# captured239
# captured227
# error detected
#          1 thbit
# test passed port->          1.....239...239                3425
# test passed port->          0.....227...227                3425
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured214
# error detected
#          1 thbit
# test passed port->          0.....214...214                3455
# error detected
#          7 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# captured 24
# captured169
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1..... 24... 24                3485
# test passed port->          0.....169...169                3485
# captured230
# error detected
#          7 thbit
# test passed port->          0.....230...230                3495
# error detected
#          6 thbit
# error detected
#          4 thbit
# captured 12
# error detected
#          7 thbit
# test passed port->          1..... 12... 12                3515
# captured117
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....117...117                3525
# error detected
#          5 thbit
# captured 78
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          0..... 78... 78                3545
# captured219
# error detected
#          1 thbit
# error detected
#          5 thbit
# test passed port->          1.....219...219                3555
# captured184
# error detected
#          3 thbit
# test passed port->          1.....184...184                3565
# error detected
#          5 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# captured239
# error detected
#          1 thbit
# test passed port->          1.....239...239                3595
# error detected
#          6 thbit
# error detected
#          1 thbit
# captured167
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0.....167...167                3615
# captured 99
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          0..... 99... 99                3625
# captured227
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          0.....227...227                3635
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          1 thbit
# captured219
# captured142
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1.....219...219                3665
# test passed port->          0.....142...142                3665
# error detected
#          1 thbit
# error detected
#          5 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured219
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1.....219...219                3705
# captured230
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          0.....230...230                3715
# captured116
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1.....116...116                3725
# error detected
#          6 thbit
# captured190
# error detected
#          5 thbit
# error detected
#          5 thbit
# test passed port->          0.....190...190                3745
# captured 87
# error detected
#          3 thbit
# error detected
#          2 thbit
# test passed port->          1..... 87... 87                3755
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# captured 13
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          1..... 13... 13                3805
# captured 41
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          0..... 41... 41                3815
# captured126
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1.....126...126                3825
# error detected
#          2 thbit
# captured191
# error detected
#          7 thbit
# test passed port->          1.....191...191                3845
# captured 18
# error detected
#          5 thbit
# error detected
#          5 thbit
# test passed port->          0..... 18... 18                3855
# error detected
#          3 thbit
# captured122
# error detected
#          5 thbit
# test passed port->          0.....122...122                3875
# error detected
#          7 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured132
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....132...132                3905
# captured157
# error detected
#          7 thbit
# test passed port->          1.....157...157                3915
# captured 48
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1..... 48... 48                3925
# captured  0
# error detected
#          5 thbit
# test passed port->          0.....  0...  0                3935
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured159
# error detected
#          5 thbit
# test passed port->          1.....159...159                3955
# captured159
# error detected
#          7 thbit
# test passed port->          1.....159...159                3965
# captured 88
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          0..... 88... 88                3975
# error detected
#          0 thbit
# error detected
#          6 thbit
# captured173
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          0.....173...173                3995
# captured 41
# error detected
#          5 thbit
# test passed port->          0..... 41... 41                4005
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# captured 35
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          0..... 35... 35                4035
# captured 18
# error detected
#          5 thbit
# error detected
#          5 thbit
# test passed port->          0..... 18... 18                4045
# captured 87
# error detected
#          7 thbit
# test passed port->          1..... 87... 87                4055
# captured157
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....157...157                4065
# error detected
#          5 thbit
# error detected
#          1 thbit
# captured251
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....251...251                4085
# error detected
#          4 thbit
# error detected
#          2 thbit
# captured 64
# error detected
#          1 thbit
# test passed port->          0..... 64... 64                4105
# error detected
#          7 thbit
# error detected
#          6 thbit
# error detected
#          3 thbit
# captured221
# captured114
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1.....221...221                4135
# test passed port->          0.....114...114                4135
# captured 70
# captured132
# error detected
#          7 thbit
# test passed port->          1..... 70... 70                4145
# test passed port->          0.....132...132                4145
# captured172
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          0.....172...172                4155
# captured  0
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          0.....  0...  0                4165
# captured 78
# error detected
#          6 thbit
# error detected
#          7 thbit
# test passed port->          0..... 78... 78                4175
# error detected
#          1 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured251
# error detected
#          0 thbit
# test passed port->          0.....251...251                4205
# captured173
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....173...173                4215
# error detected
#          5 thbit
# error detected
#          3 thbit
# captured 35
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0..... 35... 35                4235
# captured251
# error detected
#          0 thbit
# error detected
#          3 thbit
# test passed port->          0.....251...251                4245
# error detected
#          5 thbit
# captured 41
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          0..... 41... 41                4265
# captured129
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          1.....129...129                4275
# captured201
# error detected
#          6 thbit
# test passed port->          1.....201...201                4285
# captured 77
# error detected
#          2 thbit
# test passed port->          1..... 77... 77                4295
# error detected
#          0 thbit
# error detected
#          3 thbit
# captured173
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          0.....173...173                4315
# captured118
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1.....118...118                4325
# captured226
# captured238
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          1.....226...226                4335
# test passed port->          0.....238...238                4335
# error detected
#          5 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# captured191
# captured172
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          1.....191...191                4365
# test passed port->          0.....172...172                4365
# captured129
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....129...129                4375
# captured 93
# error detected
#          0 thbit
# test passed port->          1..... 93... 93                4385
# captured 93
# error detected
#          2 thbit
# test passed port->          1..... 93... 93                4395
# captured191
# captured173
# error detected
#          0 thbit
# test passed port->          1.....191...191                4405
# test passed port->          0.....173...173                4405
# error detected
#          1 thbit
# captured219
# error detected
#          7 thbit
# test passed port->          1.....219...219                4425
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured 35
# error detected
#          2 thbit
# error detected
#          1 thbit
# test passed port->          0..... 35... 35                4455
# captured124
# error detected
#          3 thbit
# test passed port->          0.....124...124                4465
# captured124
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          0.....124...124                4475
# captured219
# error detected
#          5 thbit
# test passed port->          1.....219...219                4485
# captured  9
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          0.....  9...  9                4495
# error detected
#          1 thbit
# error detected
#          7 thbit
# captured175
# captured 77
# test passed port->          1.....175...175                4515
# test passed port->          0..... 77... 77                4515
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured 82
# error detected
#          2 thbit
# test passed port->          1..... 82... 82                4565
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured  9
# error detected
#          4 thbit
# test passed port->          0.....  9...  9                4585
# captured173
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          1.....173...173                4595
# captured 82
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1..... 82... 82                4605
# captured 83
# captured 68
# test passed port->          1..... 83... 83                4615
# test passed port->          0..... 68... 68                4615
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured124
# captured215
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          1.....124...124                4635
# test passed port->          0.....215...215                4635
# captured 18
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          0..... 18... 18                4645
# error detected
#          6 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# captured 92
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          1..... 92... 92                4675
# captured105
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          0.....105...105                4685
# error detected
#          7 thbit
# error detected
#          6 thbit
# captured 83
# captured199
# error detected
#          2 thbit
# test passed port->          1..... 83... 83                4705
# test passed port->          0.....199...199                4705
# captured167
# error detected
#          0 thbit
# test passed port->          1.....167...167                4715
# captured 12
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          0..... 12... 12                4725
# error detected
#          7 thbit
# captured175
# error detected
#          1 thbit
# error detected
#          6 thbit
# test passed port->          1.....175...175                4745
# captured203
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          0.....203...203                4755
# captured 12
# error detected
#          1 thbit
# error detected
#          7 thbit
# test passed port->          0..... 12... 12                4765
# captured219
# error detected
#          1 thbit
# error detected
#          7 thbit
# test passed port->          1.....219...219                4775
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured  9
# error detected
#          4 thbit
# test passed port->          0.....  9...  9                4795
# captured124
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1.....124...124                4805
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          4 thbit
# captured223
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....223...223                4835
# error detected
#          4 thbit
# captured124
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          1.....124...124                4855
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured201
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          0.....201...201                4885
# captured 82
# captured231
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          1..... 82... 82                4895
# test passed port->          0.....231...231                4895
# captured 83
# captured150
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1..... 83... 83                4905
# test passed port->          0.....150...150                4905
# captured167
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1.....167...167                4915
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured215
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....215...215                4935
# captured100
# error detected
#          1 thbit
# error detected
#          4 thbit
# test passed port->          1.....100...100                4945
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured175
# error detected
#          3 thbit
# error detected
#          3 thbit
# test passed port->          1.....175...175                4965
# captured150
# error detected
#          6 thbit
# error detected
#          7 thbit
# test passed port->          0.....150...150                4975
# captured100
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          0.....100...100                4985
# captured 87
# captured199
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1..... 87... 87                4995
# test passed port->          0.....199...199                4995
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured 37
# error detected
#          6 thbit
# test passed port->          1..... 37... 37                5015
# captured199
# error detected
#          3 thbit
# test passed port->          0.....199...199                5025
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# captured 83
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          1..... 83... 83                5055
# error detected
#          7 thbit
# error detected
#          6 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# captured175
# captured 94
# error detected
#          1 thbit
# test passed port->          1.....175...175                5085
# test passed port->          0..... 94... 94                5085
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured124
# error detected
#          6 thbit
# error detected
#          0 thbit
# test passed port->          0.....124...124                5105
# captured 57
# captured 66
# error detected
#          0 thbit
# error detected
#          7 thbit
# test passed port->          1..... 57... 57                5115
# test passed port->          0..... 66... 66                5115
# error detected
#          0 thbit
# error detected
#          3 thbit
# captured231
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          0.....231...231                5135
# captured234
# captured172
# error detected
#          7 thbit
# test passed port->          1.....234...234                5145
# test passed port->          0.....172...172                5145
# captured 65
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          0..... 65... 65                5155
# error detected
#          6 thbit
# error detected
#          2 thbit
# captured167
# captured100
# error detected
#          2 thbit
# test passed port->          1.....167...167                5175
# test passed port->          0.....100...100                5175
# captured124
# error detected
#          0 thbit
# error detected
#          0 thbit
# test passed port->          0.....124...124                5185
# captured185
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          0.....185...185                5195
# error detected
#          0 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# captured  0
# error detected
#          0 thbit
# error detected
#          7 thbit
# test passed port->          0.....  0...  0                5265
# error detected
#          4 thbit
# error detected
#          0 thbit
# captured160
# error detected
#          6 thbit
# test passed port->          0.....160...160                5295
# error detected
#          5 thbit
# captured199
# error detected
#          4 thbit
# test passed port->          1.....199...199                5315
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured172
# error detected
#          3 thbit
# test passed port->          0.....172...172                5345
# captured 42
# test passed port->          0..... 42... 42                5355
# error detected
#          7 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# error detected
#          0 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# captured 36
# error detected
#          2 thbit
# test passed port->          1..... 36... 36                5425
# captured110
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          1.....110...110                5435
# error detected
#          6 thbit
# error detected
#          6 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# captured216
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....216...216                5475
# error detected
#          3 thbit
# error detected
#          2 thbit
# captured110
# error detected
#          6 thbit
# error detected
#          5 thbit
# test passed port->          1.....110...110                5495
# error detected
#          6 thbit
# error detected
#          0 thbit
# error detected
#          3 thbit
# captured 51
# error detected
#          3 thbit
# error detected
#          2 thbit
# test passed port->          1..... 51... 51                5525
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          6 thbit
# error detected
#          3 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# captured 18
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          0..... 18... 18                5565
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured216
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1.....216...216                5585
# error detected
#          0 thbit
# error detected
#          3 thbit
# error detected
#          7 thbit
# error detected
#          1 thbit
# captured200
# captured  1
# error detected
#          5 thbit
# test passed port->          1.....200...200                5615
# test passed port->          0.....  1...  1                5615
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured216
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          1.....216...216                5645
# error detected
#          0 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured201
# error detected
#          3 thbit
# error detected
#          3 thbit
# test passed port->          0.....201...201                5675
# captured  4
# test passed port->          1.....  4...  4                5685
# error detected
#          3 thbit
# captured105
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          0.....105...105                5705
# captured 22
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          0..... 22... 22                5715
# error detected
#          1 thbit
# error detected
#          3 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# captured 37
# error detected
#          0 thbit
# test passed port->          1..... 37... 37                5745
# captured219
# error detected
#          3 thbit
# test passed port->          0.....219...219                5755
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# captured128
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          1.....128...128                5785
# captured 77
# captured240
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          1..... 77... 77                5795
# test passed port->          0.....240...240                5795
# captured200
# error detected
#          7 thbit
# test passed port->          1.....200...200                5805
# error detected
#          5 thbit
# captured116
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          0.....116...116                5825
# error detected
#          0 thbit
# error detected
#          5 thbit
# error detected
#          5 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# error detected
#          0 thbit
# captured 83
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          1..... 83... 83                5895
# captured222
# captured 23
# error detected
#          7 thbit
# test passed port->          1.....222...222                5905
# test passed port->          0..... 23... 23                5905
# captured 24
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          0..... 24... 24                5915
# captured105
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          0.....105...105                5925
# captured 24
# error detected
#          0 thbit
# error detected
#          1 thbit
# test passed port->          0..... 24... 24                5935
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured130
# error detected
#          7 thbit
# test passed port->          0.....130...130                5955
# captured251
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          1.....251...251                5965
# captured 35
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          1..... 35... 35                5975
# captured 37
# captured230
# error detected
#          7 thbit
# test passed port->          1..... 37... 37                5985
# test passed port->          0.....230...230                5985
# error detected
#          0 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          0 thbit
# captured 26
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1..... 26... 26                6015
# captured116
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          0.....116...116                6025
# captured249
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          0.....249...249                6035
# captured 90
# error detected
#          7 thbit
# error detected
#          5 thbit
# test passed port->          1..... 90... 90                6045
# captured 77
# captured172
# error detected
#          0 thbit
# test passed port->          1..... 77... 77                6055
# test passed port->          0.....172...172                6055
# captured219
# error detected
#          4 thbit
# test passed port->          0.....219...219                6065
# error detected
#          3 thbit
# error detected
#          5 thbit
# captured105
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          0.....105...105                6085
# captured151
# captured230
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....151...151                6095
# test passed port->          0.....230...230                6095
# captured 48
# error detected
#          7 thbit
# test passed port->          1..... 48... 48                6105
# error detected
#          0 thbit
# error detected
#          4 thbit
# captured 28
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1..... 28... 28                6125
# error detected
#          7 thbit
# error detected
#          2 thbit
# captured178
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          1.....178...178                6145
# captured 48
# error detected
#          0 thbit
# test passed port->          1..... 48... 48                6155
# error detected
#          4 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured217
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          1.....217...217                6215
# captured 28
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          1..... 28... 28                6225
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured249
# error detected
#          6 thbit
# test passed port->          0.....249...249                6295
# captured149
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....149...149                6305
# error detected
#          2 thbit
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured 26
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          1..... 26... 26                6345
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          7 thbit
# captured 73
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1..... 73... 73                6375
# captured 90
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1..... 90... 90                6385
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured 48
# captured230
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1..... 48... 48                6405
# test passed port->          0.....230...230                6405
# captured102
# error detected
#          0 thbit
# test passed port->          0.....102...102                6415
# captured 28
# error detected
#          7 thbit
# test passed port->          1..... 28... 28                6425
# captured121
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          0.....121...121                6435
# error detected
#          2 thbit
# error detected
#          1 thbit
# captured140
# error detected
#          6 thbit
# error detected
#          7 thbit
# test passed port->          1.....140...140                6455
# captured 35
# error detected
#          2 thbit
# error detected
#          7 thbit
# test passed port->          0..... 35... 35                6465
# captured 53
# error detected
#          1 thbit
# test passed port->          1..... 53... 53                6475
# captured131
# error detected
#          3 thbit
# test passed port->          1.....131...131                6485
# captured105
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          0.....105...105                6495
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          6 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured  7
# error detected
#          4 thbit
# error detected
#          1 thbit
# test passed port->          0.....  7...  7                6555
# captured 83
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          0..... 83... 83                6565
# error detected
#          1 thbit
# error detected
#          1 thbit
# captured171
# error detected
#          6 thbit
# error detected
#          1 thbit
# test passed port->          1.....171...171                6585
# error detected
#          7 thbit
# captured206
# error detected
#          1 thbit
# error detected
#          1 thbit
# test passed port->          1.....206...206                6605
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured 28
# captured 83
# error detected
#          3 thbit
# test passed port->          1..... 28... 28                6625
# test passed port->          0..... 83... 83                6625
# captured 28
# captured105
# error detected
#          7 thbit
# test passed port->          1..... 28... 28                6635
# test passed port->          0.....105...105                6635
# error detected
#          5 thbit
# error detected
#          7 thbit
# captured193
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          0.....193...193                6655
# captured230
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          0.....230...230                6665
# captured131
# error detected
#          7 thbit
# test passed port->          0.....131...131                6675
# captured131
# error detected
#          7 thbit
# error detected
#          4 thbit
# test passed port->          0.....131...131                6685
# error detected
#          7 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured148
# error detected
#          3 thbit
# error detected
#          5 thbit
# test passed port->          0.....148...148                6715
# captured217
# captured242
# error detected
#          4 thbit
# test passed port->          1.....217...217                6725
# test passed port->          0.....242...242                6725
# captured 72
# error detected
#          5 thbit
# test passed port->          0..... 72... 72                6735
# captured233
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          0.....233...233                6745
# captured 73
# error detected
#          5 thbit
# error detected
#          5 thbit
# test passed port->          1..... 73... 73                6755
# captured233
# error detected
#          7 thbit
# test passed port->          0.....233...233                6765
# captured124
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1.....124...124                6775
# error detected
#          4 thbit
# captured 73
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1..... 73... 73                6795
# captured121
# error detected
#          5 thbit
# test passed port->          0.....121...121                6805
# error detected
#          5 thbit
# error detected
#          7 thbit
# captured 86
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0..... 86... 86                6825
# captured 13
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          1..... 13... 13                6835
# captured124
# captured242
# error detected
#          5 thbit
# test passed port->          1.....124...124                6845
# test passed port->          0.....242...242                6845
# captured176
# error detected
#          3 thbit
# test passed port->          0.....176...176                6855
# captured 66
# error detected
#          7 thbit
# test passed port->          1..... 66... 66                6865
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured191
# error detected
#          5 thbit
# test passed port->          1.....191...191                6885
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured219
# error detected
#          1 thbit
# test passed port->          1.....219...219                6905
# captured 48
# error detected
#          4 thbit
# test passed port->          0..... 48... 48                6915
# captured 72
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          0..... 72... 72                6925
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured191
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          1.....191...191                6975
# captured118
# error detected
#          1 thbit
# test passed port->          0.....118...118                6985
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured 28
# captured 72
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          1..... 28... 28                7005
# test passed port->          0..... 72... 72                7005
# captured 35
# error detected
#          4 thbit
# error detected
#          4 thbit
# test passed port->          1..... 35... 35                7015
# captured 28
# captured131
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 28... 28                7025
# test passed port->          0.....131...131                7025
# captured106
# error detected
#          4 thbit
# test passed port->          0.....106...106                7035
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# captured 38
# captured105
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 38... 38                7065
# test passed port->          0.....105...105                7065
# error detected
#          2 thbit
# error detected
#          4 thbit
# captured 97
# error detected
#          5 thbit
# error detected
#          4 thbit
# test passed port->          1..... 97... 97                7085
# captured233
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          0.....233...233                7095
# captured 73
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          1..... 73... 73                7105
# error detected
#          6 thbit
# error detected
#          1 thbit
# captured106
# error detected
#          2 thbit
# error detected
#          5 thbit
# test passed port->          1.....106...106                7125
# captured 26
# error detected
#          1 thbit
# error detected
#          7 thbit
# test passed port->          1..... 26... 26                7135
# error detected
#          3 thbit
# error detected
#          6 thbit
# captured 31
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          1..... 31... 31                7155
# error detected
#          1 thbit
# error detected
#          3 thbit
# captured 55
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          1..... 55... 55                7175
# error detected
#          3 thbit
# error detected
#          7 thbit
# captured 34
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          1..... 34... 34                7195
# captured106
# error detected
#          3 thbit
# test passed port->          1.....106...106                7205
# error detected
#          1 thbit
# error detected
#          2 thbit
# captured 97
# captured225
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          1..... 97... 97                7225
# test passed port->          0.....225...225                7225
# captured 48
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          0..... 48... 48                7235
# error detected
#          1 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# error detected
#          4 thbit
# captured115
# error detected
#          7 thbit
# error detected
#          3 thbit
# test passed port->          1.....115...115                7265
# captured121
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....121...121                7275
# captured 35
# error detected
#          6 thbit
# error detected
#          2 thbit
# test passed port->          1..... 35... 35                7285
# captured 26
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          1..... 26... 26                7295
# error detected
#          2 thbit
# error detected
#          5 thbit
# captured217
# captured 26
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          1.....217...217                7315
# test passed port->          0..... 26... 26                7315
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured249
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          0.....249...249                7335
# captured118
# error detected
#          7 thbit
# error detected
#          3 thbit
# test passed port->          0.....118...118                7345
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          1 thbit
# error detected
#          5 thbit
# captured108
# error detected
#          2 thbit
# test passed port->          0.....108...108                7375
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          2 thbit
# error detected
#          7 thbit
# captured140
# captured  8
# error detected
#          5 thbit
# error detected
#          2 thbit
# test passed port->          1.....140...140                7425
# test passed port->          0.....  8...  8                7425
# captured 10
# error detected
#          3 thbit
# error detected
#          7 thbit
# test passed port->          0..... 10... 10                7435
# error detected
#          6 thbit
# error detected
#          5 thbit
# captured107
# error detected
#          1 thbit
# error detected
#          5 thbit
# test passed port->          0.....107...107                7455
# captured214
# error detected
#          6 thbit
# error detected
#          7 thbit
# test passed port->          1.....214...214                7465
# captured161
# test passed port->          1.....161...161                7475
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured 28
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1..... 28... 28                7495
# captured124
# captured107
# error detected
#          1 thbit
# test passed port->          1.....124...124                7505
# test passed port->          0.....107...107                7505
# error detected
#          6 thbit
# error detected
#          1 thbit
# captured214
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....214...214                7525
# captured121
# error detected
#          1 thbit
# error detected
#          2 thbit
# test passed port->          0.....121...121                7535
# error detected
#          6 thbit
# error detected
#          7 thbit
# error detected
#          2 thbit
# error detected
#          7 thbit
# captured124
# test passed port->          1.....124...124                7565
# error detected
#          1 thbit
# error detected
#          2 thbit
# error detected
#          2 thbit
# error detected
#          7 thbit
# captured161
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1.....161...161                7595
# captured124
# error detected
#          0 thbit
# error detected
#          2 thbit
# test passed port->          1.....124...124                7605
# captured154
# error detected
#          1 thbit
# error detected
#          2 thbit
# test passed port->          1.....154...154                7615
# error detected
#          7 thbit
# error detected
#          5 thbit
# captured 10
# error detected
#          0 thbit
# test passed port->          0..... 10... 10                7645
# error detected
#          2 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# captured131
# error detected
#          0 thbit
# test passed port->          0.....131...131                7675
# error detected
#          1 thbit
# error detected
#          1 thbit
# error detected
#          0 thbit
# captured129
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          1.....129...129                7705
# captured207
# captured 10
# test passed port->          1.....207...207                7715
# test passed port->          0..... 10... 10                7715
# error detected
#          4 thbit
# captured 63
# error detected
#          7 thbit
# error detected
#          1 thbit
# test passed port->          1..... 63... 63                7735
# captured129
# error detected
#          3 thbit
# test passed port->          0.....129...129                7745
# captured 17
# error detected
#          5 thbit
# error detected
#          0 thbit
# test passed port->          1..... 17... 17                7755
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured161
# error detected
#          2 thbit
# test passed port->          1.....161...161                7775
# captured 26
# error detected
#          1 thbit
# test passed port->          1..... 26... 26                7785
# captured214
# error detected
#          2 thbit
# test passed port->          1.....214...214                7795
# error detected
#          7 thbit
# error detected
#          1 thbit
# error detected
#          3 thbit
# captured 17
# error detected
#          1 thbit
# test passed port->          1..... 17... 17                7825
# captured225
# error detected
#          1 thbit
# test passed port->          0.....225...225                7835
# error detected
#          1 thbit
# error detected
#          3 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured 63
# captured 72
# error detected
#          1 thbit
# error detected
#          1 thbit
# test passed port->          1..... 63... 63                7865
# test passed port->          0..... 72... 72                7865
# error detected
#          2 thbit
# captured161
# error detected
#          7 thbit
# test passed port->          0.....161...161                7885
# captured161
# captured161
# error detected
#          1 thbit
# test passed port->          1.....161...161                7895
# test passed port->          0.....161...161                7895
# error detected
#          2 thbit
# error detected
#          3 thbit
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured129
# error detected
#          4 thbit
# test passed port->          0.....129...129                7925
# captured170
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          0.....170...170                7935
# error detected
#          2 thbit
# captured 26
# error detected
#          4 thbit
# test passed port->          0..... 26... 26                7955
# error detected
#          1 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          1 thbit
# error detected
#          1 thbit
# captured108
# error detected
#          5 thbit
# error detected
#          7 thbit
# test passed port->          0.....108...108                7995
# captured212
# error detected
#          1 thbit
# error detected
#          4 thbit
# test passed port->          0.....212...212                8005
# captured 94
# error detected
#          7 thbit
# test passed port->          1..... 94... 94                8015
# error detected
#          4 thbit
# error detected
#          7 thbit
# captured161
# error detected
#          2 thbit
# error detected
#          3 thbit
# test passed port->          1.....161...161                8035
# captured 17
# captured168
# error detected
#          7 thbit
# error detected
#          7 thbit
# test passed port->          1..... 17... 17                8045
# test passed port->          0.....168...168                8045
# captured161
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          1.....161...161                8055
# captured198
# captured161
# error detected
#          4 thbit
# test passed port->          1.....198...198                8065
# test passed port->          0.....161...161                8065
# captured 94
# error detected
#          4 thbit
# test passed port->          1..... 94... 94                8075
# error detected
#          5 thbit
# error detected
#          4 thbit
# captured162
# error detected
#          0 thbit
# test passed port->          1.....162...162                8095
# captured 98
# test passed port->          0..... 98... 98                8105
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured183
# error detected
#          2 thbit
# error detected
#          7 thbit
# test passed port->          1.....183...183                8125
# captured 34
# error detected
#          4 thbit
# test passed port->          1..... 34... 34                8135
# captured161
# error detected
#          5 thbit
# test passed port->          0.....161...161                8145
# captured220
# error detected
#          0 thbit
# error detected
#          3 thbit
# test passed port->          1.....220...220                8155
# captured 48
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 48... 48                8165
# captured 94
# error detected
#          6 thbit
# test passed port->          0..... 94... 94                8175
# captured  4
# error detected
#          4 thbit
# error detected
#          7 thbit
# test passed port->          1.....  4...  4                8185
# captured248
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          0.....248...248                8195
# captured 17
# captured143
# error detected
#          4 thbit
# error detected
#          3 thbit
# test passed port->          1..... 17... 17                8205
# test passed port->          0.....143...143                8205
# error detected
#          6 thbit
# error detected
#          1 thbit
# error detected
#          3 thbit
# captured 34
# error detected
#          5 thbit
# test passed port->          0..... 34... 34                8235
# captured212
# error detected
#          1 thbit
# error detected
#          6 thbit
# test passed port->          0.....212...212                8245
# error detected
#          2 thbit
# error detected
#          7 thbit
# captured233
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          0.....233...233                8265
# captured207
# error detected
#          5 thbit
# test passed port->          1.....207...207                8275
# error detected
#          3 thbit
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          2 thbit
# error detected
#          2 thbit
# error detected
#          6 thbit
# captured  4
# error detected
#          4 thbit
# error detected
#          3 thbit
# test passed port->          1.....  4...  4                8325
# captured248
# error detected
#          0 thbit
# error detected
#          6 thbit
# test passed port->          0.....248...248                8335
# captured 98
# error detected
#          2 thbit
# error detected
#          4 thbit
# test passed port->          0..... 98... 98                8345
# error detected
#          4 thbit
# error detected
#          4 thbit
# captured  3
# error detected
#          3 thbit
# test passed port->          1.....  3...  3                8365
# error detected
#          6 thbit
# error detected
#          5 thbit
# captured 49
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 49... 49                8395
# captured 17
# error detected
#          5 thbit
# test passed port->          0..... 17... 17                8405
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          2 thbit
# captured224
# captured161
# error detected
#          6 thbit
# test passed port->          1.....224...224                8435
# test passed port->          0.....161...161                8435
# error detected
#          6 thbit
# error detected
#          7 thbit
# captured198
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1.....198...198                8455
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          7 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# error detected
#          0 thbit
# error detected
#          2 thbit
# error detected
#          4 thbit
# error detected
#          0 thbit
# error detected
#          5 thbit
# captured215
# error detected
#          2 thbit
# error detected
#          2 thbit
# test passed port->          1.....215...215                8535
# captured 26
# error detected
#          6 thbit
# test passed port->          0..... 26... 26                8545
# error detected
#          2 thbit
# error detected
#          7 thbit
# error detected
#          4 thbit
# error detected
#          5 thbit
# error detected
#          6 thbit
# error detected
#          1 thbit
# captured238
# error detected
#          6 thbit
# test passed port->          1.....238...238                8585
# captured161
# error detected
#          7 thbit
# test passed port->          0.....161...161                8595
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          2 thbit
# captured224
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          1.....224...224                8635
# error detected
#          6 thbit
# error detected
#          4 thbit
# captured  3
# error detected
#          2 thbit
# test passed port->          1.....  3...  3                8655
# captured224
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1.....224...224                8665
# captured198
# captured101
# test passed port->          1.....198...198                8675
# test passed port->          0.....101...101                8675
# captured198
# captured101
# error detected
#          4 thbit
# error detected
#          5 thbit
# test passed port->          1.....198...198                8685
# test passed port->          0.....101...101                8685
# error detected
#          4 thbit
# captured  4
# error detected
#          4 thbit
# error detected
#          0 thbit
# test passed port->          1.....  4...  4                8705
# captured  3
# error detected
#          4 thbit
# error detected
#          2 thbit
# test passed port->          1.....  3...  3                8715
# error detected
#          6 thbit
# error detected
#          4 thbit
# error detected
#          0 thbit
# error detected
#          1 thbit
# captured238
# error detected
#          0 thbit
# test passed port->          1.....238...238                8745
# captured148
# error detected
#          0 thbit
# test passed port->          0.....148...148                8755
# captured 48
# error detected
#          2 thbit
# test passed port->          0..... 48... 48                8765
# error detected
#          6 thbit
# captured114
# error detected
#          4 thbit
# test passed port->          1.....114...114                8785
# error detected
#          4 thbit
# error detected
#          6 thbit
# error detected
#          4 thbit
# error detected
#          6 thbit
# captured 85
# error detected
#          0 thbit
# error detected
#          5 thbit
# test passed port->          1..... 85... 85                8815
# error detected
#          4 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          3 thbit
# captured 48
# captured101
# error detected
#          4 thbit
# error detected
#          3 thbit
# test passed port->          1..... 48... 48                8845
# test passed port->          0.....101...101                8845
# captured183
# error detected
#          2 thbit
# error detected
#          5 thbit
# test passed port->          1.....183...183                8855
# captured 49
# captured133
# error detected
#          3 thbit
# error detected
#          0 thbit
# test passed port->          1..... 49... 49                8865
# test passed port->          0.....133...133                8865
# captured214
# error detected
#          0 thbit
# error detected
#          3 thbit
# test passed port->          1.....214...214                8875
# error detected
#          3 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# error detected
#          3 thbit
# error detected
#          2 thbit
# error detected
#          3 thbit
# error detected
#          5 thbit
# error detected
#          0 thbit
# captured 69
# error detected
#          3 thbit
# error detected
#          3 thbit
# test passed port->          0..... 69... 69                8925
# captured 23
# error detected
#          6 thbit
# error detected
#          0 thbit
# test passed port->          0..... 23... 23                8935
# captured154
# error detected
#          3 thbit
# test passed port->          1.....154...154                8945
# error detected
#          5 thbit
# error detected
#          0 thbit
# error detected
#          6 thbit
# error detected
#          4 thbit
# captured  3
# error detected
#          5 thbit
# error detected
#          3 thbit
# test passed port->          1.....  3...  3                8985
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured114
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          1.....114...114                9005
# captured  3
# error detected
#          4 thbit
# error detected
#          6 thbit
# test passed port->          1.....  3...  3                9015
# captured  4
# error detected
#          1 thbit
# error detected
#          3 thbit
# test passed port->          1.....  4...  4                9025
# captured238
# error detected
#          6 thbit
# test passed port->          1.....238...238                9035
# captured 58
# error detected
#          5 thbit
# test passed port->          0..... 58... 58                9045
# error detected
#          6 thbit
# error detected
#          3 thbit
# captured183
# error detected
#          5 thbit
# error detected
#          1 thbit
# test passed port->          1.....183...183                9075
# error detected
#          3 thbit
# error detected
#          6 thbit
# error detected
#          5 thbit
# error detected
#          3 thbit
# error detected
#          4 thbit
# captured 85
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1..... 85... 85                9115
# captured135
# error detected
#          3 thbit
# error detected
#          1 thbit
# test passed port->          1.....135...135                9125
# captured162
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          0.....162...162                9135
# captured  4
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1.....  4...  4                9145
# captured 17
# error detected
#          6 thbit
# error detected
#          3 thbit
# test passed port->          1..... 17... 17                9155
# captured  1
# error detected
#          1 thbit
# error detected
#          4 thbit
# test passed port->          1.....  1...  1                9165
# captured  3
# captured 89
# error detected
#          6 thbit
# error detected
#          6 thbit
# test passed port->          1.....  3...  3                9175
# test passed port->          0..... 89... 89                9175
# error detected
#          1 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          4 thbit
# error detected
#          3 thbit
# error detected
#          6 thbit
# captured 23
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          0..... 23... 23                9215
# captured 58
# error detected
#          3 thbit
# test passed port->          0..... 58... 58                9225
# captured162
# error detected
#          6 thbit
# test passed port->          0.....162...162                9235
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured 86
# error detected
#          7 thbit
# test passed port->          0..... 86... 86                9255
# captured  1
# captured245
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1.....  1...  1                9265
# test passed port->          0.....245...245                9265
# error detected
#          3 thbit
# error detected
#          4 thbit
# captured 85
# captured 23
# error detected
#          4 thbit
# test passed port->          1..... 85... 85                9285
# test passed port->          0..... 23... 23                9285
# error detected
#          7 thbit
# error detected
#          4 thbit
# captured 17
# captured245
# error detected
#          6 thbit
# error detected
#          4 thbit
# test passed port->          1..... 17... 17                9305
# test passed port->          0.....245...245                9305
# error detected
#          7 thbit
# error detected
#          3 thbit
# captured183
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          1.....183...183                9325
# captured177
# error detected
#          7 thbit
# error detected
#          6 thbit
# test passed port->          1.....177...177                9335
# captured  1
# error detected
#          3 thbit
# error detected
#          6 thbit
# test passed port->          1.....  1...  1                9345
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured 86
# error detected
#          3 thbit
# error detected
#          4 thbit
# test passed port->          0..... 86... 86                9365
# captured 23
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          0..... 23... 23                9375
# captured 69
# error detected
#          5 thbit
# error detected
#          6 thbit
# test passed port->          0..... 69... 69                9385
# captured 95
# error detected
#          6 thbit
# test passed port->          0..... 95... 95                9395
# error detected
#          6 thbit
# error detected
#          6 thbit
# captured114
# error detected
#          0 thbit
# test passed port->          1.....114...114                9415
# captured114
# captured241
# error detected
#          6 thbit
# error detected
#          3 thbit
# test passed port->          1.....114...114                9425
# test passed port->          0.....241...241                9425
# captured 42
# captured183
# error detected
#          3 thbit
# test passed port->          1..... 42... 42                9435
# test passed port->          0.....183...183                9435
# captured 42
# captured141
# error detected
#          0 thbit
# test passed port->          1..... 42... 42                9445
# test passed port->          0.....141...141                9445
# captured241
# error detected
#          6 thbit
# error detected
#          0 thbit
# test passed port->          0.....241...241                9455
# captured251
# error detected
#          4 thbit
# test passed port->          1.....251...251                9465
# captured 85
# error detected
#          7 thbit
# error detected
#          2 thbit
# test passed port->          1..... 85... 85                9475
# captured109
# captured191
# error detected
#          0 thbit
# error detected
#          4 thbit
# test passed port->          1.....109...109                9485
# test passed port->          0.....191...191                9485
# error detected
#          7 thbit
# error detected
#          7 thbit
# captured 89
# error detected
#          3 thbit
# error detected
#          4 thbit
# ------------------------------------R E P O R T-------------------------------------------
# no_of_write_transaction==        653
# no_of_read_transaction==        614
# no_of_succeed_transaction==        613
# no_of_failed_transaction==          0
# no_of_total_transaction==        950
# -----------------------------------------------------------------------------------------
# ** Note: $finish    : top_modules.sv(40)
#    Time: 9505 ns  Iteration: 6  Instance: /dual_tbb
# Break in Module dual_tbb at top_modules.sv line 40
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/shyam/DUAL_PORT_SV_TB-2/peer_tb/bala_murgan/hamming_code_and_banking/debug/wave.do
# End time: 19:39:44 on Mar 06,2025, Elapsed time: 0:09:50
# Errors: 0, Warnings: 16
