<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>digilentinc.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>dvi2rgb</spirit:name>
  <spirit:version>2.2</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>TMDS</spirit:name>
      <spirit:busType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="tmds" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="tmds_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Data_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Data_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TMDS.BOARD.ASSOCIATED_PARAM">TMDS_BOARD_INTERFACE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:enablement>
                <xilinx:presence>required</xilinx:presence>
              </xilinx:enablement>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SerialClk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SerialClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SerialClk" xilinx:dependency="$kEnableSerialClkOutput">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RefClk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RefClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.REFCLK.FREQ_HZ">200000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SyncRst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pRst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYNCRST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="BUSIF_ENABLEMENT.SyncRst">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AsyncRst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aRst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ASYNCRST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="BUSIF_ENABLEMENT.AsyncRst">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AsyncRst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aRst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ASYNCRST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SyncRst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pRst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYNCRST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RGB</spirit:name>
      <spirit:displayName>RGB Video Output</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vid_pData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vid_pHSync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vid_pVSync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vid_pVDE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PixelClk</spirit:name>
      <spirit:displayName>Pixel clock for RGB video output</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PixelClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>TMDS_Clk_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TMDS_CLK_N.ASSOCIATED_RESET">aRst_n:AsyncRst_n</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>TMDS_Clk_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TMDS_CLK_P.ASSOCIATED_RESET">pRst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DDC</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:connectionRequired>true</spirit:connectionRequired>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCL_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCL_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCL_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SDA_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SDA_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SDA_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DDC.BOARD.ASSOCIATED_PARAM">IIC_BOARD_INTERFACE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:enablement>
                <xilinx:presence>required</xilinx:presence>
              </xilinx:enablement>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.DDC" xilinx:dependency="$kEmulateDDC">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d6deee6a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>102ef7f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f5eec011</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>dvi2rgb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a3859212</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>dvi2rgb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>65a6a662</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2694399e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>TMDS_Clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_Clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_Data_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_Data_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RefClk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aRst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.aRst" xilinx:dependency="$kRstActiveHigh">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>aRst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.aRst_n" xilinx:dependency="()not ($kRstActiveHigh)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_pData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_pVDE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_pHSync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_pVSync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PixelClk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SerialClk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aPixelClkLckd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pLocked</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDA_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDA_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDA_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCL_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCL_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCL_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pRst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pRst" xilinx:dependency="$kRstActiveHigh">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pRst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pRst_n" xilinx:dependency="()not ($kRstActiveHigh)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="boolean">
        <spirit:name>kEmulateDDC</spirit:name>
        <spirit:displayName>Enable DDC ROM</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kEmulateDDC">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kRstActiveHigh</spirit:name>
        <spirit:displayName>Resets active high</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kRstActiveHigh">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>kClkRange</spirit:name>
        <spirit:displayName>Kclkrange</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kClkRange" spirit:minimum="0" spirit:rangeType="long">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>kIDLY_TapValuePs</spirit:name>
        <spirit:displayName>Kidly Tapvalueps</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kIDLY_TapValuePs" spirit:minimum="0" spirit:rangeType="long">78</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>kIDLY_TapWidth</spirit:name>
        <spirit:displayName>Kidly Tapwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kIDLY_TapWidth" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kAddBUFG</spirit:name>
        <spirit:displayName>Kaddbufg</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kAddBUFG">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>kEdidFileName</spirit:name>
        <spirit:displayName>Kedidfilename</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kEdidFileName">dgl_720p_cea.data</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kDebug</spirit:name>
        <spirit:displayName>Kdebug</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kDebug">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kD0Swap</spirit:name>
        <spirit:displayName>Kd0swap</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kD0Swap">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kD1Swap</spirit:name>
        <spirit:displayName>Kd1swap</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kD1Swap">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kD2Swap</spirit:name>
        <spirit:displayName>Kd2swap</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kD2Swap">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kClkSwap</spirit:name>
        <spirit:displayName>Kclkswap</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kClkSwap">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ac75ef1e</spirit:name>
      <spirit:enumeration>Custom</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_6203f2c8</spirit:name>
      <spirit:enumeration spirit:text="1920x1080">dgl_1080p_cea.data</spirit:enumeration>
      <spirit:enumeration spirit:text="1280x1024">dgl_1280_1024_cea.data</spirit:enumeration>
      <spirit:enumeration spirit:text="1280x720">dgl_720p_cea.data</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_d63e43ca</spirit:name>
      <spirit:enumeration spirit:text=">=120 MHz (1080p)">1</spirit:enumeration>
      <spirit:enumeration spirit:text="&lt; 120 MHz">2</spirit:enumeration>
      <spirit:enumeration spirit:text="&lt; 80 MHz (720p)">3</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/dvi2rgb_v2_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b40fbfd8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>docs/dvi2rgb.pdf</spirit:name>
        <spirit:userFileType>pdf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/dvi2rgb_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_pixclk/ila_pixclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_refclk/ila_refclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DVI_Constants.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ChannelBond.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/GlitchFilter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWI_SlaveCtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EEPROM_8b.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/InputSERDES.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PhaseAlign.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ResyncToBUFG.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsyncReset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncBase.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Clocking.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_1080p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_1280_1024_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_720p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi2rgb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_pixclk/ila_pixclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_refclk/ila_refclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_timing_workaround.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>late</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi2rgb.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi2rgb_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DVI_Constants.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ChannelBond.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/GlitchFilter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWI_SlaveCtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EEPROM_8b.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/InputSERDES.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PhaseAlign.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ResyncToBUFG.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsyncReset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncBase.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Clocking.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_1080p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_1280_1024_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_720p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi2rgb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6422c404</spirit:userFileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>utils/board/board.xit</spirit:name>
        <spirit:userFileType>xit</spirit:userFileType>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Decodes DVI 1.0 spec video stream to a parallel 24-bit RGB video output.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:displayName>Component Name</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dvi2rgb_v1_3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USE_BOARD_FLOW</spirit:name>
      <spirit:displayName>Generate Board based IO Constraints</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.USE_BOARD_FLOW" spirit:order="100" spirit:configGroups="0 Board">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kEmulateDDC</spirit:name>
      <spirit:displayName>Enable DDC ROM</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kEmulateDDC" spirit:order="1400">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kEnableSerialClkOutput</spirit:name>
      <spirit:displayName>Enable serial clock output</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kEnableSerialClkOutput">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kRstActiveHigh</spirit:name>
      <spirit:displayName>Resets active high</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kRstActiveHigh" spirit:order="1300">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kClkRange</spirit:name>
      <spirit:displayName>TMDS clock range</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.kClkRange" spirit:choiceRef="choice_pairs_d63e43ca">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kAddBUFG</spirit:name>
      <spirit:displayName>Add BUFG to PixelClk</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kAddBUFG">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kEdidFileName</spirit:name>
      <spirit:displayName>Preferred resolution</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.kEdidFileName" spirit:choiceRef="choice_pairs_6203f2c8">dgl_720p_cea.data</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.kEdidFileName">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TMDS_BOARD_INTERFACE</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.TMDS_BOARD_INTERFACE" spirit:choiceRef="choice_list_ac75ef1e" spirit:order="110" spirit:configGroups="0 Board">Custom</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IIC_BOARD_INTERFACE</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.IIC_BOARD_INTERFACE" spirit:choiceRef="choice_list_ac75ef1e" spirit:order="110" spirit:configGroups="0 Board">Custom</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kDebug</spirit:name>
      <spirit:displayName>Debug module</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kDebug">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kD0Swap</spirit:name>
      <spirit:displayName>Data0</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kD0Swap">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kD1Swap</spirit:name>
      <spirit:displayName>Data1</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kD1Swap">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kD2Swap</spirit:name>
      <spirit:displayName>Data2</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kD2Swap">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kClkSwap</spirit:name>
      <spirit:displayName>Clock</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kClkSwap">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Video_&amp;_Image_Processing</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>DVI to RGB Video Decoder (Sink)</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>Digilent, Inc.</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.digilentinc.com</xilinx:vendorURL>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.3</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.4</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.5</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.6</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.7</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.8</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.9</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:2.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:2.1</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-02-03T15:05:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:1.6_ARCHIVE_LOCATION">c:/git/xcam/common-repo/vivado-library/ip/dvi2rgb_v1_7</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:1.7_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb_v1_7</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:1.8_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:1.9_ARCHIVE_LOCATION">c:/git/Nexys-Video-HDMI/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:2.0_ARCHIVE_LOCATION">c:/git/Nexys-Video-HDMI/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6283ef78_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18095914_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5a7ce2_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce56167_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0254dd_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa7f1e3_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccf903a_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3548a209_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3326c55e_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfb2b62_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8feb30_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117c3225_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5bbd2b_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318abccb_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2c15bd_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a8ef8a_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560bd7cb_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff708cd_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b72622_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fb59a8_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eed06e9_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdaa830_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce67517_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6788c7dc_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ac0a1c_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3961587_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcc2bcb_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ef0306_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d16760b_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a987b4_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bdf6e2c_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7bf4dc_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef120e7_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48eb006d_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79412851_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc304cd_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719e9fa6_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e5d90d_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319b4589_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a3076d_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7274b98a_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1124da56_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fd33cb_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d80f28_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d11227a_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55139a8f_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef1352f_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3cfd5c_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37263287_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecd274b_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d4c597_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c64e5aa_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4038144d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fe96e2_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0fa7c0_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@971970a_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231e05c2_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708403d8_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7944b80d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564814aa_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548973fb_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410a5646_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118f7238_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c2c794_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f04b858_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e25ad3_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4664e993_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c77c30_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea260f_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19be29c3_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea0a669_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e287c96_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58bef670_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135a2ab9_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f73445d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2363b366_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82cc63d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a6169f_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2918bc_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239237ae_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7384bc_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463a3f3d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701e35dc_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480af93b_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bdf010_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42dfe7e2_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6556bf91_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71994dc_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54922d58_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23147b97_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc37c81_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48476e8f_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8244ea_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a79e1f7_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d664d0_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5567ad94_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a7dbec_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a40585c_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd61a01_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28aef19d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643bede0_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f65d95a_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff146c3_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68de11cf_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34146095_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b67c821_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e9137e_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467dc85_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3da1bf_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43aac621_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e180c31_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfb2186_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7019316b_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11539b3f_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdf855_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af1fe9e_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b7b4_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbb753f_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e5ca3e_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a17aec6_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed5a48e_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de5c993_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c66f89_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc810db_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7c6766_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57474f64_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3329a41f_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160aaf6c_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c7a278_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2dbd96_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273aa6e9_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f32395_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3811ba36_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a01450d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1befdb54_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2802a88d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0a4b24_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b72258d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a9c67e_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d0a903_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74142b05_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bb312e_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b844eb7_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3563dc0d_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a66377_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7aa2dd_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58606112_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63571ba9_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199be8e_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35704c1b_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214e55dd_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c38953_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec3faad_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18903d2e_ARCHIVE_LOCATION">c:/dev/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ceb1179_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c656ed_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b7cd9d_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd325a1_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f1dbcb_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c45b7e_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c64d53e_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321938e8_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64afa9f3_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91d2057_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2437f2b3_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cd1ce1_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8fc416_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f2a7ba_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b92d26_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1b00fe_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269eb99d_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200402c9_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6406299b_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fab494_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec1f482_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c2545d_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18670564_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9a4060_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bb9695_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6a048d_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d2b249_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2717c848_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2009cf7c_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381aeafb_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7065b87c_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3faf371c_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1cdd08_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c6f169_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216618bd_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19be1a51_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9424e9_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76328421_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f22dd5_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d71154_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f6406_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb34a67_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187afd37_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8853f8_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8a6296_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3f7dc2_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@952a78e_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645b2f79_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1c9504_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30594e32_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b45b714_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ab8823_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c02b6_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f759710_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19722cff_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bd8438_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a00f6d2_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16602851_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26972ecf_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5221e707_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e090f6_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e42b4e4_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404d44d6_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a710087_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2954d0a8_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e55042_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8a8d2b_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b519f68_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb2e33c_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba916b8_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d91e26_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2dca06_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e11e523_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcef0b0_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6cf280c1"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1ae7d566"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="36dbc747"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a3a78d31"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="89ce3dc7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
