

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Mon Oct  4 14:20:45 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |      130|      130|         5|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     165|     50|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     189|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|     354|    192|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |mul_5s_32s_32_2_1_U1  |mul_5s_32s_32_2_1  |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U    |fir_Pipeline_VITIS_LOOP_27_1_c  |        1|  0|   0|    0|   128|    5|     1|          640|
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                |        1|  0|   0|    0|   128|    5|     1|          640|
    +-------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_145_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln27_fu_118_p2   |         +|   0|  0|  14|           7|           2|
    |icmp_ln27_fu_107_p2  |      icmp|   0|  0|  10|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          47|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_40                |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_44                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   48|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_40                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_load_reg_198                    |   5|   0|    5|          0|
    |i_fu_44                           |   7|   0|    7|          0|
    |icmp_ln27_reg_174                 |   1|   0|    1|          0|
    |mul_ln30_reg_208                  |  32|   0|   32|          0|
    |shift_reg_load_reg_193            |  32|   0|   32|          0|
    |zext_ln27_reg_178                 |   7|   0|   64|         57|
    |icmp_ln27_reg_174                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 189|  32|  183|         57|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_27_1|  return value|
|acc_out             |  out|   32|      ap_vld|                       acc_out|       pointer|
|acc_out_ap_vld      |  out|    1|      ap_vld|                       acc_out|       pointer|
|shift_reg_address0  |  out|    7|   ap_memory|                     shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|                     shift_reg|         array|
|shift_reg_q0        |   in|   32|   ap_memory|                     shift_reg|         array|
|shift_reg_address1  |  out|    7|   ap_memory|                     shift_reg|         array|
|shift_reg_ce1       |  out|    1|   ap_memory|                     shift_reg|         array|
|shift_reg_we1       |  out|    1|   ap_memory|                     shift_reg|         array|
|shift_reg_d1        |  out|   32|   ap_memory|                     shift_reg|         array|
+--------------------+-----+-----+------------+------------------------------+--------------+

