@W: MT530 :"c:\pid project\spi_recieveer\hdl\spi_clk.v":30:0:30:5|Found inferred clock spi_clk|clk which controls 7 sequential elements including counter[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
