Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan  9 13:40:35 2023
| Host         : LAPTOP-8NMV4H17 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           10 |
| No           | No                    | Yes                    |              32 |           14 |
| No           | Yes                   | No                     |              33 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            7 |
| Yes          | Yes                   | No                     |             132 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal    |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------+-------------------------------------+------------------+----------------+--------------+
|  i10/EDGE_in   |                     | i4/FSM_onehot_state_reg_reg[2]_0    |                1 |              2 |         2.00 |
|  i3/p_0_in     |                     |                                     |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG | i1/ECC_20C/i2/E[0]  | i4/FSM_onehot_state_reg_reg[4]_0[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | i1/ECC_50C/i2/E[0]  | i4/FSM_onehot_state_reg_reg[4]_0[0] |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | i1/ECC_100C/i2/E[0] | i4/FSM_onehot_state_reg_reg[4]_0[0] |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | i1/ECC_10C/i2/E[0]  | i4/FSM_onehot_state_reg_reg[4]_0[0] |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG |                     | i4/AR[0]                            |                7 |             10 |         1.43 |
|  CLK_IBUF_BUFG |                     | i4/FSM_onehot_state_reg_reg[4]_0[0] |                6 |             20 |         3.33 |
|  CLK_IBUF_BUFG | i4/count0_1         | i4/FSM_onehot_state_reg_reg[4]_3    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG | i4/count0_2         | i4/FSM_onehot_state_reg_reg[4]_4    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG | i4/count0_0         | i4/FSM_onehot_state_reg_reg[4]_2    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG | i4/count0           | i4/FSM_onehot_state_reg_reg[4]_1    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG | i9/count0           | i9/count[0]_i_1__3_n_0              |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                     |                                     |                9 |             29 |         3.22 |
|  CLK_IBUF_BUFG | i7/Seconds_1        | i4/SR[0]                            |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG |                     | i4/SR[0]                            |               11 |             33 |         3.00 |
+----------------+---------------------+-------------------------------------+------------------+----------------+--------------+


