Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4.op/bin/unwrapped/lnx64.o/xelab -wto 15af5c13228c426a8e9753f1800cd4ef --incr --debug typical --relax --mt 8 -sv_root . -sv_lib libsdaccel_generic_pcie_v2_0.so -sv_root . -sv_lib libperformance_monitor_v2_0.so -sv_root . -sv_lib libsystemc_synchronizer.so -sv_root . -sv_lib libxsc_main_main.so -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L fifo_generator_v13_2_1 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_clock_converter_v2_1_14 -L axi_protocol_converter_v2_1_15 -L blk_mem_gen_v8_4_1 -L axi_dwidth_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot emu_wrapper_behav xil_defaultlib.emu_wrapper xil_defaultlib.glbl -log elaborate.log -standalone -xdci 
Using 8 slave threads.
WARNING: [XSIM 43-4443] Standalone mode does not support debug levels
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m00_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m00_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m00_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m00_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m01_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m01_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m01_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m01_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m02_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m02_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m02_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m02_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m03_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m03_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m03_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank0_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank0_1_m03_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m00_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m00_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m00_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m00_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m01_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m01_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m01_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m01_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m02_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m02_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m02_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m02_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m03_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m03_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m03_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank1_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank1_1_m03_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m00_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m00_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m00_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m00_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m01_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m01_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m01_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m01_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m02_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m02_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m02_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m02_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m03_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m03_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m03_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank2_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank2_1_m03_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m00_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m00_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m00_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m00_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m00_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m01_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m01_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m01_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m01_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m01_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m02_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m02_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m02_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m02_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m02_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m03_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m03_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m03_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_BSW_bank3_1_m03_axi_0/sim/emu_xilmonitor_BSW_bank3_1_m03_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m00_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m00_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m00_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m00_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m00_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m00_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m00_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m00_axi_0.sv:214]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m01_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m01_axi_0.sv:185]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m01_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m01_axi_0.sv:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m01_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m01_axi_0.sv:204]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_xilmonitor_GACTX_bank3_1_m01_axi_0/sim/emu_xilmonitor_GACTX_bank3_1_m01_axi_0.sv:214]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2018_04_10_2193837/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:5399]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2018_04_10_2193837/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:5449]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2018_04_10_2193837/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2018_04_10_2193837/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v:77]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_KernelControl.sv" Line 25. Module BSW_KernelControl(C_M_AXI_DATA_WIDTH=512,C_XFER_SIZE_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_KernelControl.sv" Line 25. Module BSW_KernelControl(C_M_AXI_DATA_WIDTH=512,C_XFER_SIZE_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_KernelControl.sv" Line 25. Module BSW_KernelControl(C_M_AXI_DATA_WIDTH=512,C_XFER_SIZE_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/b689/src/BSW_KernelControl.sv" Line 25. Module BSW_KernelControl(C_M_AXI_DATA_WIDTH=512,C_XFER_SIZE_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/322a/src/GACTX_KernelControl.sv" Line 25. Module GACTX_KernelControl(C_M_AXI_DATA_WIDTH=512,C_XFER_SIZE_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BSW_AXISlave
Compiling module xil_defaultlib.counter(C_WIDTH=20,C_INIT=20'b0)
Compiling module xil_defaultlib.counter(C_INIT=4'b1000)
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xil_defaultlib.DP_BRAM(DATA_WIDTH=512)
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=512)
Compiling module xil_defaultlib.BRAM(ADDR_WIDTH=6,DATA_WIDTH=64)
Compiling module xil_defaultlib.Ascii2Nt
Compiling module xil_defaultlib.Nt2Param
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.BSW_PE(WIDTH=16,REF_LEN_WIDTH=9,...
Compiling module xil_defaultlib.DP_BRAM(ADDR_WIDTH=9,DATA_WIDTH=...
Compiling module xil_defaultlib.BSW_ArrayTop(REF_LEN_WIDTH=9,QUE...
Compiling module xil_defaultlib.BSW_Array(NUM_PE=32,PE_WIDTH=16,...
Compiling module xil_defaultlib.BSW_KernelControl(C_M_AXI_DATA_W...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.counter(C_WIDTH=6,C_INIT=6'b1111...
Compiling module xil_defaultlib.counter(C_WIDTH=8,C_INIT=8'b0)
Compiling module xil_defaultlib.counter(C_WIDTH=6,C_INIT=6'b1000...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.BSW_Kernel_default
Compiling module xil_defaultlib.BSW_bank0
Compiling module xil_defaultlib.emu_BSW_bank0_1_0
Compiling module xil_defaultlib.BSW_bank1
Compiling module xil_defaultlib.emu_BSW_bank1_1_0
Compiling module xil_defaultlib.BSW_bank2
Compiling module xil_defaultlib.emu_BSW_bank2_1_0
Compiling module xil_defaultlib.BSW_bank3
Compiling module xil_defaultlib.emu_BSW_bank3_1_0
Compiling module xil_defaultlib.GACTX_AXISlave
Compiling module xil_defaultlib.DP_BRAM(ADDR_WIDTH=6,DATA_WIDTH=...
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=512,ADDR_WIDTH=6...
Compiling module xil_defaultlib.BRAM(ADDR_WIDTH=8,DATA_WIDTH=64)
Compiling module xil_defaultlib.DP_BRAM(ADDR_WIDTH=8,DATA_WIDTH=...
Compiling module xil_defaultlib.Nt2Param(PE_WIDTH=21)
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.GACTX_NWPE(WIDTH=21,REF_WIDTH=11...
Compiling module xil_defaultlib.DP_BRAM(ADDR_WIDTH=17,DATA_WIDTH...
Compiling module xil_defaultlib.DP_BRAM(ADDR_WIDTH=11,DATA_WIDTH...
Compiling module xil_defaultlib.DP_BRAM(ADDR_WIDTH=11,DATA_WIDTH...
Compiling module xil_defaultlib.GACTX_BTLogic(ADDR_WIDTH=17,REF_...
Compiling module xil_defaultlib.mux_1OfN(NUM_PORTS_WIDTH=5,DATA_...
Compiling module xil_defaultlib.GACTX_ArrayTop(REF_LEN_WIDTH=11,...
Compiling module xil_defaultlib.GACTX_Array(PE_WIDTH=21,NUM_PE=3...
Compiling module xil_defaultlib.GACTX_ArrayWrapper(PE_WIDTH=21,N...
Compiling module xil_defaultlib.GACTX_KernelControl(C_M_AXI_DATA...
Compiling module xil_defaultlib.GACTX_Kernel_default
Compiling module xil_defaultlib.GACTX_bank3
Compiling module xil_defaultlib.emu_GACTX_bank3_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=3.33333...
Compiling module xil_defaultlib.emu_axi_lite_control_clk_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=3.33200...
Compiling module xil_defaultlib.emu_ddr0_ui_clk_0
Compiling module xil_defaultlib.emu_ddr1_ui_clk_0
Compiling module xil_defaultlib.emu_ddr2_ui_clk_0
Compiling module xil_defaultlib.emu_ddr3_ui_clk_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=4.0,RES...
Compiling module xil_defaultlib.emu_dma_pcie_aclk_0
Compiling module xil_defaultlib.m00_couplers_imp_9CW7ZN
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=2...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=2...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=2...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=2...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_lite...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.emu_auto_cc_4
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.emu_m01_regslice_0
Compiling module xil_defaultlib.m01_couplers_imp_1XYWBUE
Compiling module xil_defaultlib.emu_auto_cc_5
Compiling module xil_defaultlib.emu_m02_regslice_0
Compiling module xil_defaultlib.m02_couplers_imp_IAA0XK
Compiling module xil_defaultlib.emu_auto_cc_6
Compiling module xil_defaultlib.emu_m03_regslice_0
Compiling module xil_defaultlib.m03_couplers_imp_17EM859
Compiling module xil_defaultlib.emu_auto_cc_7
Compiling module xil_defaultlib.emu_m04_regslice_0
Compiling module xil_defaultlib.m04_couplers_imp_1QFL3AD
Compiling module xil_defaultlib.emu_auto_cc_8
Compiling module xil_defaultlib.emu_m05_regslice_0
Compiling module xil_defaultlib.m05_couplers_imp_GT69NK
Compiling module xil_defaultlib.s00_couplers_imp_11X62IX
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar_sa...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_5
Compiling module xil_defaultlib.emu_interconnect_axilite_user_0
Compiling module xil_defaultlib.m00_couplers_imp_22V5CA
Compiling module xil_defaultlib.s00_couplers_imp_1CEDJHS
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.emu_auto_cc_9
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_axic_reg_...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axi_data_f...
Compiling module xil_defaultlib.emu_s01_data_fifo_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.emu_s01_regslice_0
Compiling module xil_defaultlib.s01_couplers_imp_W6GCC5
Compiling module xil_defaultlib.emu_auto_cc_10
Compiling module xil_defaultlib.emu_s02_data_fifo_0
Compiling module xil_defaultlib.emu_s02_regslice_0
Compiling module xil_defaultlib.s02_couplers_imp_1L7OQ0R
Compiling module xil_defaultlib.emu_auto_cc_11
Compiling module xil_defaultlib.emu_s03_data_fifo_0
Compiling module xil_defaultlib.emu_s03_regslice_0
Compiling module xil_defaultlib.s03_couplers_imp_5G8KE6
Compiling module xil_defaultlib.emu_auto_cc_12
Compiling module xil_defaultlib.emu_s04_data_fifo_0
Compiling module xil_defaultlib.emu_s04_regslice_0
Compiling module xil_defaultlib.s04_couplers_imp_UR4FOM
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_route...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_1
Compiling module xil_defaultlib.emu_interconnect_aximm_ddrmem0_0
Compiling module xil_defaultlib.m00_couplers_imp_ZR04G9
Compiling module xil_defaultlib.s00_couplers_imp_BLF2CZ
Compiling module xil_defaultlib.emu_auto_cc_13
Compiling module xil_defaultlib.emu_s01_data_fifo_1
Compiling module xil_defaultlib.emu_s01_regslice_1
Compiling module xil_defaultlib.s01_couplers_imp_1VSYKAE
Compiling module xil_defaultlib.emu_auto_cc_14
Compiling module xil_defaultlib.emu_s02_data_fifo_1
Compiling module xil_defaultlib.emu_s02_regslice_1
Compiling module xil_defaultlib.s02_couplers_imp_KF03CO
Compiling module xil_defaultlib.emu_auto_cc_15
Compiling module xil_defaultlib.emu_s03_data_fifo_1
Compiling module xil_defaultlib.emu_s03_regslice_1
Compiling module xil_defaultlib.s03_couplers_imp_152GY2L
Compiling module xil_defaultlib.emu_auto_cc_16
Compiling module xil_defaultlib.emu_s04_data_fifo_1
Compiling module xil_defaultlib.emu_s04_regslice_1
Compiling module xil_defaultlib.s04_couplers_imp_1SRRI91
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_2
Compiling module xil_defaultlib.emu_interconnect_aximm_ddrmem1_0
Compiling module xil_defaultlib.m00_couplers_imp_1MM78R1
Compiling module xil_defaultlib.s00_couplers_imp_XXVXO7
Compiling module xil_defaultlib.emu_auto_cc_17
Compiling module xil_defaultlib.emu_s01_data_fifo_2
Compiling module xil_defaultlib.emu_s01_regslice_2
Compiling module xil_defaultlib.s01_couplers_imp_1AJTKMQ
Compiling module xil_defaultlib.emu_auto_cc_18
Compiling module xil_defaultlib.emu_s02_data_fifo_2
Compiling module xil_defaultlib.emu_s02_regslice_2
Compiling module xil_defaultlib.s02_couplers_imp_78AMIK
Compiling module xil_defaultlib.emu_auto_cc_19
Compiling module xil_defaultlib.emu_s03_data_fifo_2
Compiling module xil_defaultlib.emu_s03_regslice_2
Compiling module xil_defaultlib.s03_couplers_imp_1JDR8QH
Compiling module xil_defaultlib.emu_auto_cc_20
Compiling module xil_defaultlib.emu_s04_data_fifo_2
Compiling module xil_defaultlib.emu_s04_regslice_2
Compiling module xil_defaultlib.s04_couplers_imp_1FV2AAP
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_3
Compiling module xil_defaultlib.emu_interconnect_aximm_ddrmem2_0
Compiling module xil_defaultlib.m00_couplers_imp_NJZGI6
Compiling module xil_defaultlib.s00_couplers_imp_1YGPZZO
Compiling module xil_defaultlib.emu_auto_cc_21
Compiling module xil_defaultlib.emu_s01_data_fifo_3
Compiling module xil_defaultlib.emu_s01_regslice_3
Compiling module xil_defaultlib.s01_couplers_imp_8ZJ20H
Compiling module xil_defaultlib.emu_auto_cc_22
Compiling module xil_defaultlib.emu_s02_data_fifo_3
Compiling module xil_defaultlib.emu_s02_regslice_3
Compiling module xil_defaultlib.s02_couplers_imp_17QUV5R
Compiling module xil_defaultlib.emu_auto_cc_23
Compiling module xil_defaultlib.emu_s03_data_fifo_3
Compiling module xil_defaultlib.emu_s03_regslice_3
Compiling module xil_defaultlib.s03_couplers_imp_HTQJLM
Compiling module xil_defaultlib.emu_auto_cc_24
Compiling module xil_defaultlib.emu_s04_data_fifo_3
Compiling module xil_defaultlib.emu_s04_regslice_3
Compiling module xil_defaultlib.s04_couplers_imp_H09ZOI
Compiling module xil_defaultlib.emu_auto_cc_25
Compiling module xil_defaultlib.emu_s05_data_fifo_0
Compiling module xil_defaultlib.emu_s05_regslice_0
Compiling module xil_defaultlib.s05_couplers_imp_1QE0GH3
Compiling module xil_defaultlib.emu_auto_cc_26
Compiling module xil_defaultlib.emu_s06_data_fifo_0
Compiling module xil_defaultlib.emu_s06_regslice_0
Compiling module xil_defaultlib.s06_couplers_imp_PTLPK9
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_4
Compiling module xil_defaultlib.emu_interconnect_aximm_ddrmem3_0
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.emu_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_V0RRUK
Compiling module xil_defaultlib.emu_auto_cc_1
Compiling module xil_defaultlib.m01_couplers_imp_1DHK7JT
Compiling module xil_defaultlib.emu_auto_cc_2
Compiling module xil_defaultlib.m02_couplers_imp_4BHP87
Compiling module xil_defaultlib.emu_auto_cc_3
Compiling module xil_defaultlib.m03_couplers_imp_1M9XOXE
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_a_u...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_w_u...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_a_u...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_axi...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_top...
Compiling module xil_defaultlib.emu_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_1J6CUBQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_route...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_0
Compiling module xil_defaultlib.emu_interconnect_aximm_host_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=2.0,RES...
Compiling module xil_defaultlib.emu_kernel2_clk_0
Compiling module xil_defaultlib.emu_kernel_clk_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="virtex...]
Compiling architecture emu_psr_axi_lite_control_clk_0_arch of entity xil_defaultlib.emu_psr_axi_lite_control_clk_0 [emu_psr_axi_lite_control_clk_0_d...]
Compiling architecture emu_psr_dma_pcie_0_arch of entity xil_defaultlib.emu_psr_dma_pcie_0 [emu_psr_dma_pcie_0_default]
Compiling architecture emu_psr_kernel2_clk_0_arch of entity xil_defaultlib.emu_psr_kernel2_clk_0 [emu_psr_kernel2_clk_0_default]
Compiling architecture emu_psr_kernel_clk_0_arch of entity xil_defaultlib.emu_psr_kernel_clk_0 [emu_psr_kernel_clk_0_default]
Compiling module xil_defaultlib.emu_sdaccel_generic_pcie_0_0
Compiling module xil_defaultlib.emu_systemc_synchronizer_0_0
Compiling module xil_defaultlib.sim_axilite_slave_v1_0
Compiling module xil_defaultlib.emu_to_delete_kernel_ctrl_0
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v:77]
Compiling module xil_defaultlib.sim_aximm_master_v1_0(C_M00_AXI_...
Compiling module xil_defaultlib.emu_xdma_dummy_0
Compiling module xil_defaultlib.sdx_aximm_wv_v1_0_top(C_FAMILY="...
Compiling module xil_defaultlib.sdx_aximm_wv_v1_0_top(C_FAMILY="...
Compiling module xil_defaultlib.emu
Compiling module xil_defaultlib.emu_wrapper
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Built simulation snapshot emu_wrapper_behav
