Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Mar 28 14:55:50 2023
| Host         : MSaiSrinivas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Receiver_RxD_timing_summary_routed.rpt -pb Receiver_RxD_timing_summary_routed.pb -rpx Receiver_RxD_timing_summary_routed.rpx -warn_on_violation
| Design       : Receiver_RxD
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   89          inf        0.000                      0                   89           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            next_state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 1.642ns (20.747%)  route 6.271ns (79.253%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RxD_IBUF_inst/O
                         net (fo=4, routed)           6.271     7.761    RxD_IBUF
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.152     7.913 r  next_state_i_1/O
                         net (fo=1, routed)           0.000     7.913    next_state
    SLICE_X0Y67          FDRE                                         r  next_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            clear_bitcounter_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 1.614ns (21.038%)  route 6.057ns (78.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RxD_IBUF_inst/O
                         net (fo=4, routed)           6.057     7.547    RxD_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.671 r  clear_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     7.671    clear_bitcounter_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  clear_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            clear_samplecounter_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 1.614ns (21.904%)  route 5.754ns (78.096%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RxD_IBUF_inst/O
                         net (fo=4, routed)           5.754     7.243    RxD_IBUF
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.124     7.367 r  clear_samplecounter_i_1/O
                         net (fo=1, routed)           0.000     7.367    clear_samplecounter_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  clear_samplecounter_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            rxshift_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 1.490ns (20.857%)  route 5.653ns (79.143%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           5.653     7.142    RxD_IBUF
    SLICE_X0Y66          FDRE                                         r  rxshift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RxData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.123ns  (logic 4.009ns (65.465%)  route 2.115ns (34.535%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  rxshift_reg_reg[3]_lopt_replica/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rxshift_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.115     2.571    rxshift_reg_reg[3]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.123 r  RxData_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.123    RxData[2]
    J13                                                               r  RxData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RxData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 3.976ns (65.963%)  route 2.052ns (34.037%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  rxshift_reg_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rxshift_reg_reg[1]/Q
                         net (fo=1, routed)           2.052     2.508    RxData_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.028 r  RxData_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.028    RxData[0]
    H17                                                               r  RxData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RxData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.961ns  (logic 4.149ns (69.603%)  route 1.812ns (30.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  rxshift_reg_reg[8]_lopt_replica/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rxshift_reg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.812     2.231    rxshift_reg_reg[8]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.730     5.961 r  RxData_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.961    RxData[7]
    U16                                                               r  RxData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RxData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 4.008ns (68.859%)  route 1.812ns (31.141%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  rxshift_reg_reg[5]_lopt_replica/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rxshift_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.812     2.268    rxshift_reg_reg[5]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552     5.820 r  RxData_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.820    RxData[4]
    R18                                                               r  RxData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RxData[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.737ns  (logic 4.008ns (69.860%)  route 1.729ns (30.140%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  rxshift_reg_reg[6]_lopt_replica/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rxshift_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.729     2.185    rxshift_reg_reg[6]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         3.552     5.737 r  RxData_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.737    RxData[5]
    V17                                                               r  RxData[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RxData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 4.011ns (70.602%)  route 1.670ns (29.398%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  rxshift_reg_reg[7]_lopt_replica/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rxshift_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.670     2.126    rxshift_reg_reg[7]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         3.555     5.681 r  RxData_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.681    RxData[6]
    U17                                                               r  RxData[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rxshift_reg_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.768%)  route 0.131ns (48.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  rxshift_reg_reg[3]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rxshift_reg_reg[3]/Q
                         net (fo=2, routed)           0.131     0.272    RxData_OBUF[2]
    SLICE_X0Y101         FDRE                                         r  rxshift_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rxshift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.500%)  route 0.133ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  rxshift_reg_reg[8]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rxshift_reg_reg[8]/Q
                         net (fo=2, routed)           0.133     0.274    RxData_OBUF[7]
    SLICE_X0Y66          FDRE                                         r  rxshift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  inc_samplecounter_reg/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.075     0.203    inc_samplecounter_reg_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.099     0.302 r  sample_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    sample_counter[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  sample_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rxshift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  rxshift_reg_reg[2]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rxshift_reg_reg[2]/Q
                         net (fo=1, routed)           0.184     0.325    RxData_OBUF[1]
    SLICE_X0Y102         FDRE                                         r  rxshift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.181%)  route 0.145ns (43.819%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  sample_counter_reg[1]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sample_counter_reg[1]/Q
                         net (fo=6, routed)           0.145     0.286    sample_counter_reg_n_0_[1]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.331    sample_counter[1]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rxshift_reg_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.533%)  route 0.198ns (58.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  rxshift_reg_reg[5]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rxshift_reg_reg[5]/Q
                         net (fo=2, routed)           0.198     0.339    RxData_OBUF[4]
    SLICE_X0Y84          FDRE                                         r  rxshift_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rxshift_reg_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.734%)  route 0.205ns (59.266%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  rxshift_reg_reg[6]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rxshift_reg_reg[6]/Q
                         net (fo=2, routed)           0.205     0.346    RxData_OBUF[5]
    SLICE_X0Y84          FDRE                                         r  rxshift_reg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rxshift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.892%)  route 0.212ns (60.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  rxshift_reg_reg[3]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rxshift_reg_reg[3]/Q
                         net (fo=2, routed)           0.212     0.353    RxData_OBUF[2]
    SLICE_X0Y102         FDRE                                         r  rxshift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rxshift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rxshift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.141ns (39.327%)  route 0.218ns (60.673%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  rxshift_reg_reg[5]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rxshift_reg_reg[5]/Q
                         net (fo=2, routed)           0.218     0.359    RxData_OBUF[4]
    SLICE_X0Y92          FDRE                                         r  rxshift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baudrate_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            baudrate_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  baudrate_counter_reg[3]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  baudrate_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    baudrate_counter_reg[3]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  baudrate_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.366    baudrate_counter_reg[0]_i_2_n_4
    SLICE_X1Y64          FDRE                                         r  baudrate_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





