

================================================================
== Vivado HLS Report for 'NonMaxSuppression'
================================================================
* Date:           Wed Jan  6 15:36:49 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.018|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   450|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        2|      -|      0|     0|
|Multiplexer      |        -|      -|      -|   114|
|Register         |        -|      -|    137|     -|
+-----------------+---------+-------+-------+------+
|Total            |        2|      0|    137|   564|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        5|      0|   ~0  |     7|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buf_grad_U   |NonMaxSuppressionmb6  |        1|  0|   0|   512|    6|     1|         3072|
    |line_buf_value_U  |Sobel_512u_512u_sfYi  |        1|  0|   0|   512|   24|     1|        12288|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        2|  0|   0|  1024|   30|     2|        15360|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_279_p2                      |     +    |      0|  0|  17|          10|           1|
    |yi_fu_239_p2                      |     +    |      0|  0|  17|          10|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |or_cond5_i_fu_633_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp1_fu_542_p2                |    and   |      0|  0|   8|           1|           1|
    |sel_tmp3_fu_508_p2                |    and   |      0|  0|   8|           1|           1|
    |sel_tmp7_fu_610_p2                |    and   |      0|  0|   8|           1|           1|
    |tmp1_fu_267_p2                    |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_629_p2                     |    and   |      0|  0|   8|           1|           1|
    |icmp3_fu_301_p2                   |   icmp   |      0|  0|  11|           8|           1|
    |icmp_fu_255_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |tmp_30_i_fu_261_p2                |   icmp   |      0|  0|  13|          10|           9|
    |tmp_31_i_fu_273_p2                |   icmp   |      0|  0|  13|          10|          11|
    |tmp_35_i_fu_402_p2                |   icmp   |      0|  0|   8|           2|           1|
    |tmp_36_i_fu_408_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_37_i_fu_434_p2                |   icmp   |      0|  0|   8|           2|           1|
    |tmp_38_i_fu_414_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_39_i_fu_440_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_40_i_fu_452_p2                |   icmp   |      0|  0|   9|           2|           3|
    |tmp_41_i_fu_446_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_42_i_fu_458_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_43_i_fu_464_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_44_i_fu_484_p2                |   icmp   |      0|  0|   8|           2|           2|
    |tmp_45_i_fu_490_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_48_i_fu_307_p2                |   icmp   |      0|  0|  13|          10|           9|
    |tmp_i_fu_233_p2                   |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |or_cond1_fu_583_p2                |    or    |      0|  0|   8|           1|           1|
    |or_cond1_i_fu_470_p2              |    or    |      0|  0|   8|           1|           1|
    |or_cond2_fu_594_p2                |    or    |      0|  0|   8|           1|           1|
    |or_cond_fu_420_p2                 |    or    |      0|  0|   8|           1|           1|
    |sel_tmp13_demorgan_fu_530_p2      |    or    |      0|  0|   8|           1|           1|
    |sel_tmp2_demorgan_fu_496_p2       |    or    |      0|  0|   8|           1|           1|
    |fifo4_din                         |  select  |      0|  0|   8|           1|           8|
    |p_window_buf_1_1_va_1_fu_587_p3   |  select  |      0|  0|   8|           1|           1|
    |p_window_buf_1_1_va_2_fu_598_p3   |  select  |      0|  0|   8|           1|           1|
    |p_window_buf_1_1_va_fu_426_p3     |  select  |      0|  0|   8|           1|           1|
    |p_window_buf_value_lo_fu_476_p3   |  select  |      0|  0|   8|           1|           1|
    |sel_tmp4_fu_514_p3                |  select  |      0|  0|   8|           1|           8|
    |sel_tmp5_fu_522_p3                |  select  |      0|  0|   8|           1|           8|
    |sel_tmp8_fu_615_p3                |  select  |      0|  0|   8|           1|           8|
    |value_nms_7_i_fu_622_p3           |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp2_fu_502_p2                |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp6_fu_605_p2                |    xor   |      0|  0|   8|           1|           2|
    |sel_tmp_fu_536_p2                 |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 450|         169|         175|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  15|          3|    1|          3|
    |fifo3_grad_blk_n         |   9|          2|    1|          2|
    |fifo3_value_blk_n        |   9|          2|    1|          2|
    |fifo4_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xi_i_reg_222             |   9|          2|   10|         20|
    |yi_i_reg_211             |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         24|   28|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |grad_nms_fu_148                 |   2|   0|    2|          0|
    |icmp3_reg_724                   |   1|   0|    1|          0|
    |icmp3_reg_724_pp0_iter1_reg     |   1|   0|    1|          0|
    |line_buf_grad_addr_reg_718      |   9|   0|    9|          0|
    |line_buf_value_addr_reg_712     |   9|   0|    9|          0|
    |sel_tmp1_reg_775                |   1|   0|    1|          0|
    |sel_tmp5_reg_770                |   8|   0|    8|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp1_reg_698                    |   1|   0|    1|          0|
    |tmp_31_i_reg_703                |   1|   0|    1|          0|
    |tmp_31_i_reg_703_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_35_i_reg_740                |   1|   0|    1|          0|
    |tmp_37_i_reg_745                |   1|   0|    1|          0|
    |tmp_39_i_reg_750                |   1|   0|    1|          0|
    |tmp_41_i_reg_755                |   1|   0|    1|          0|
    |tmp_42_i_reg_760                |   1|   0|    1|          0|
    |tmp_45_i_reg_765                |   1|   0|    1|          0|
    |tmp_48_i_reg_729                |   1|   0|    1|          0|
    |tmp_48_i_reg_729_pp0_iter1_reg  |   1|   0|    1|          0|
    |value_nms_1_fu_136              |   8|   0|    8|          0|
    |value_nms_fu_132                |   8|   0|    8|          0|
    |window_buf_0_1_val_1_fu_128     |   8|   0|    8|          0|
    |window_buf_0_1_val_fu_124       |   8|   0|    8|          0|
    |window_buf_1_1_val_reg_734      |   8|   0|    8|          0|
    |window_buf_2_1_val_1_fu_144     |   8|   0|    8|          0|
    |window_buf_2_1_val_fu_140       |   8|   0|    8|          0|
    |xi_i_reg_222                    |  10|   0|   10|          0|
    |yi_i_reg_211                    |  10|   0|   10|          0|
    |yi_reg_693                      |  10|   0|   10|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 137|   0|  137|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_start             |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_done              | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_idle              | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|ap_ready             | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|start_out            | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|start_write          | out |    1| ap_ctrl_hs | NonMaxSuppression | return value |
|fifo3_value_dout     |  in |    8|   ap_fifo  |    fifo3_value    |    pointer   |
|fifo3_value_empty_n  |  in |    1|   ap_fifo  |    fifo3_value    |    pointer   |
|fifo3_value_read     | out |    1|   ap_fifo  |    fifo3_value    |    pointer   |
|fifo3_grad_dout      |  in |    2|   ap_fifo  |     fifo3_grad    |    pointer   |
|fifo3_grad_empty_n   |  in |    1|   ap_fifo  |     fifo3_grad    |    pointer   |
|fifo3_grad_read      | out |    1|   ap_fifo  |     fifo3_grad    |    pointer   |
|fifo4_din            | out |    8|   ap_fifo  |       fifo4       |    pointer   |
|fifo4_full_n         |  in |    1|   ap_fifo  |       fifo4       |    pointer   |
|fifo4_write          | out |    1|   ap_fifo  |       fifo4       |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	4  / true
4 --> 
	6  / (tmp_31_i)
	5  / (!tmp_31_i)
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%window_buf_0_1_val = alloca i8"   --->   Operation 7 'alloca' 'window_buf_0_1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_buf_0_1_val_1 = alloca i8"   --->   Operation 8 'alloca' 'window_buf_0_1_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%value_nms = alloca i8"   --->   Operation 9 'alloca' 'value_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%value_nms_1 = alloca i8"   --->   Operation 10 'alloca' 'value_nms_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_buf_2_1_val = alloca i8"   --->   Operation 11 'alloca' 'window_buf_2_1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_buf_2_1_val_1 = alloca i8"   --->   Operation 12 'alloca' 'window_buf_2_1_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%grad_nms = alloca i2"   --->   Operation 13 'alloca' 'grad_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str143, i32 0, i32 0, [1 x i8]* @p_str144, [1 x i8]* @p_str145, [1 x i8]* @p_str146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str147, [1 x i8]* @p_str148)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo3_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str152, i32 0, i32 0, [1 x i8]* @p_str153, [1 x i8]* @p_str154, [1 x i8]* @p_str155, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str156, [1 x i8]* @p_str157)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* @fifo3_grad, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%line_buf_value = alloca [512 x i24], align 4" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:368]   --->   Operation 17 'alloca' 'line_buf_value' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%line_buf_grad = alloca [512 x i6], align 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:368]   --->   Operation 18 'alloca' 'line_buf_grad' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_1 : Operation 19 [1/1] (1.66ns)   --->   "br label %.loopexit" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:375]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%yi_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'yi_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.70ns)   --->   "%tmp_i = icmp eq i10 %yi_i, -512" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:375]   --->   Operation 21 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.12ns)   --->   "%yi = add i10 %yi_i, 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:375]   --->   Operation 23 'add' 'yi' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %"NonMaxSuppression<512u, 512u>.exit", label %.preheader7.preheader.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:375]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %yi_i, i32 2, i32 9)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 25 'partselect' 'tmp_12' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.47ns)   --->   "%icmp = icmp ne i8 %tmp_12, 0" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 26 'icmp' 'icmp' <Predicate = (!tmp_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.70ns)   --->   "%tmp_30_i = icmp ult i10 %yi_i, 509" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 27 'icmp' 'tmp_30_i' <Predicate = (!tmp_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.94ns)   --->   "%tmp1 = and i1 %icmp, %tmp_30_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 28 'and' 'tmp1' <Predicate = (!tmp_i)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "br label %.preheader7.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:376]   --->   Operation 29 'br' <Predicate = (!tmp_i)> <Delay = 1.66>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%xi_i = phi i10 [ 0, %.preheader7.preheader.i ], [ %xi, %.preheader6.preheader.0.i_ifconv ]"   --->   Operation 31 'phi' 'xi_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.70ns)   --->   "%tmp_31_i = icmp eq i10 %xi_i, -512" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:376]   --->   Operation 32 'icmp' 'tmp_31_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.12ns)   --->   "%xi = add i10 %xi_i, 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:376]   --->   Operation 33 'add' 'xi' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_32_i = zext i10 %xi_i to i64" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:386]   --->   Operation 34 'zext' 'tmp_32_i' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%line_buf_value_addr = getelementptr [512 x i24]* %line_buf_value, i64 0, i64 %tmp_32_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:386]   --->   Operation 35 'getelementptr' 'line_buf_value_addr' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%line_buf_value_load = load i24* %line_buf_value_addr, align 4" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 36 'load' 'line_buf_value_load' <Predicate = (!tmp_31_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%line_buf_grad_addr = getelementptr [512 x i6]* %line_buf_grad, i64 0, i64 %tmp_32_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:386]   --->   Operation 37 'getelementptr' 'line_buf_grad_addr' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%line_buf_grad_load = load i6* %line_buf_grad_addr, align 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 38 'load' 'line_buf_grad_load' <Predicate = (!tmp_31_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %xi_i, i32 2, i32 9)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 39 'partselect' 'tmp_13' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.47ns)   --->   "%icmp3 = icmp ne i8 %tmp_13, 0" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 40 'icmp' 'icmp3' <Predicate = (!tmp_31_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.70ns)   --->   "%tmp_48_i = icmp ult i10 %xi_i, 509" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 41 'icmp' 'tmp_48_i' <Predicate = (!tmp_31_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.47>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%window_buf_0_1_val_2 = load i8* %window_buf_0_1_val_1"   --->   Operation 42 'load' 'window_buf_0_1_val_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%window_buf_1_1_val = load i8* %value_nms_1"   --->   Operation 43 'load' 'window_buf_1_1_val' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%window_buf_2_1_val_2 = load i8* %window_buf_2_1_val_1"   --->   Operation 44 'load' 'window_buf_2_1_val_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_31_i, label %.loopexit.loopexit, label %.preheader6.preheader.0.i_ifconv" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:376]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%window_buf_0_1_val_3 = load i8* %window_buf_0_1_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:413]   --->   Operation 47 'load' 'window_buf_0_1_val_3' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%value_nms_load = load i8* %value_nms" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:406]   --->   Operation 48 'load' 'value_nms_load' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%window_buf_2_1_val_3 = load i8* %window_buf_2_1_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:427]   --->   Operation 49 'load' 'window_buf_2_1_val_3' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%grad_nms_load = load i2* %grad_nms" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:426]   --->   Operation 50 'load' 'grad_nms_load' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%line_buf_value_load = load i24* %line_buf_value_addr, align 4" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 51 'load' 'line_buf_value_load' <Predicate = (!tmp_31_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%window_buf_0_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 15)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:386]   --->   Operation 52 'partselect' 'window_buf_0_2_val' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%line_buf_grad_load = load i6* %line_buf_grad_addr, align 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 53 'load' 'line_buf_grad_load' <Predicate = (!tmp_31_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%window_buf_1_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 16, i32 23)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:386]   --->   Operation 54 'partselect' 'window_buf_1_2_val' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%window_buf_1_2_gra = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %line_buf_grad_load, i32 4, i32 5)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:386]   --->   Operation 55 'partselect' 'window_buf_1_2_gra' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.90ns)   --->   "%window_buf_2_2_val = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo3_value)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 56 'read' 'window_buf_2_2_val' <Predicate = (!tmp_31_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_21_i = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 23)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 57 'partselect' 'tmp_21_i' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_22_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %window_buf_2_2_val, i16 %tmp_21_i)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 58 'bitconcatenate' 'tmp_22_i' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "store i24 %tmp_22_i, i24* %line_buf_value_addr, align 4" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 59 'store' <Predicate = (!tmp_31_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 60 [1/1] (3.90ns)   --->   "%fifo3_grad_read = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* @fifo3_grad)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 60 'read' 'fifo3_grad_read' <Predicate = (!tmp_31_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_23_i = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %line_buf_grad_load, i32 2, i32 5)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 61 'partselect' 'tmp_23_i' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_24_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %fifo3_grad_read, i4 %tmp_23_i)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 62 'bitconcatenate' 'tmp_24_i' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "store i6 %tmp_24_i, i6* %line_buf_grad_addr, align 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:389]   --->   Operation 63 'store' <Predicate = (!tmp_31_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 512> <RAM>
ST_4 : Operation 64 [1/1] (0.93ns)   --->   "%tmp_35_i = icmp eq i2 %grad_nms_load, 0" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:405]   --->   Operation 64 'icmp' 'tmp_35_i' <Predicate = (!tmp_31_i)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.47ns)   --->   "%tmp_36_i = icmp ult i8 %window_buf_1_1_val, %value_nms_load" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:406]   --->   Operation 65 'icmp' 'tmp_36_i' <Predicate = (!tmp_31_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.47ns)   --->   "%tmp_38_i = icmp ult i8 %window_buf_1_1_val, %window_buf_1_2_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:406]   --->   Operation 66 'icmp' 'tmp_38_i' <Predicate = (!tmp_31_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_cond = or i1 %tmp_36_i, %tmp_38_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:406]   --->   Operation 67 'or' 'or_cond' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%p_window_buf_1_1_va = select i1 %or_cond, i8 0, i8 %window_buf_1_1_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:406]   --->   Operation 68 'select' 'p_window_buf_1_1_va' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.93ns)   --->   "%tmp_37_i = icmp eq i2 %grad_nms_load, 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:412]   --->   Operation 69 'icmp' 'tmp_37_i' <Predicate = (!tmp_31_i)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.47ns)   --->   "%tmp_39_i = icmp ult i8 %window_buf_1_1_val, %window_buf_0_1_val_3" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:413]   --->   Operation 70 'icmp' 'tmp_39_i' <Predicate = (!tmp_31_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.47ns)   --->   "%tmp_41_i = icmp ult i8 %window_buf_1_1_val, %window_buf_2_2_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:413]   --->   Operation 71 'icmp' 'tmp_41_i' <Predicate = (!tmp_31_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.93ns)   --->   "%tmp_40_i = icmp eq i2 %grad_nms_load, -2" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:419]   --->   Operation 72 'icmp' 'tmp_40_i' <Predicate = (!tmp_31_i)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.47ns)   --->   "%tmp_42_i = icmp ult i8 %window_buf_1_1_val, %window_buf_0_2_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:420]   --->   Operation 73 'icmp' 'tmp_42_i' <Predicate = (!tmp_31_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.47ns)   --->   "%tmp_43_i = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_2" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:420]   --->   Operation 74 'icmp' 'tmp_43_i' <Predicate = (!tmp_31_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%or_cond1_i = or i1 %tmp_42_i, %tmp_43_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:420]   --->   Operation 75 'or' 'or_cond1_i' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%p_window_buf_value_lo = select i1 %or_cond1_i, i8 0, i8 %window_buf_1_1_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:420]   --->   Operation 76 'select' 'p_window_buf_value_lo' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.93ns)   --->   "%tmp_44_i = icmp eq i2 %grad_nms_load, -1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:426]   --->   Operation 77 'icmp' 'tmp_44_i' <Predicate = (!tmp_31_i)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.47ns)   --->   "%tmp_45_i = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_3" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:427]   --->   Operation 78 'icmp' 'tmp_45_i' <Predicate = (!tmp_31_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.94ns)   --->   "%sel_tmp2_demorgan = or i1 %tmp_35_i, %tmp_37_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:412]   --->   Operation 79 'or' 'sel_tmp2_demorgan' <Predicate = (!tmp_31_i)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:412]   --->   Operation 80 'xor' 'sel_tmp2' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = and i1 %tmp_40_i, %sel_tmp2" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:419]   --->   Operation 81 'and' 'sel_tmp3' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp4 = select i1 %sel_tmp3, i8 %p_window_buf_value_lo, i8 %window_buf_1_1_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:419]   --->   Operation 82 'select' 'sel_tmp4' <Predicate = (!tmp_31_i)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp5 = select i1 %tmp_35_i, i8 %p_window_buf_1_1_va, i8 %sel_tmp4" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:405]   --->   Operation 83 'select' 'sel_tmp5' <Predicate = (!tmp_31_i)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp2_demorgan, %tmp_40_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:419]   --->   Operation 84 'or' 'sel_tmp13_demorgan' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%sel_tmp = xor i1 %sel_tmp13_demorgan, true" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:419]   --->   Operation 85 'xor' 'sel_tmp' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp1 = and i1 %tmp_44_i, %sel_tmp" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:426]   --->   Operation 86 'and' 'sel_tmp1' <Predicate = (!tmp_31_i)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "store i2 %window_buf_1_2_gra, i2* %grad_nms" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:399]   --->   Operation 87 'store' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_2_val, i8* %window_buf_2_1_val_1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:399]   --->   Operation 88 'store' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_1_val_2, i8* %window_buf_2_1_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:394]   --->   Operation 89 'store' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_2_val, i8* %value_nms_1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:399]   --->   Operation 90 'store' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_1_val, i8* %value_nms" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:402]   --->   Operation 91 'store' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_2_val, i8* %window_buf_0_1_val_1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:399]   --->   Operation 92 'store' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_1_val_2, i8* %window_buf_0_1_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:394]   --->   Operation 93 'store' <Predicate = (!tmp_31_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.01>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_19_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:376]   --->   Operation 94 'specregionbegin' 'tmp_19_i' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:377]   --->   Operation 95 'specpipeline' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%or_cond1 = or i1 %tmp_39_i, %tmp_41_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:413]   --->   Operation 96 'or' 'or_cond1' <Predicate = (!tmp_31_i & !sel_tmp1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%p_window_buf_1_1_va_1 = select i1 %or_cond1, i8 0, i8 %window_buf_1_1_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:413]   --->   Operation 97 'select' 'p_window_buf_1_1_va_1' <Predicate = (!tmp_31_i & !sel_tmp1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node value_nms_7_i)   --->   "%or_cond2 = or i1 %tmp_45_i, %tmp_42_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:427]   --->   Operation 98 'or' 'or_cond2' <Predicate = (!tmp_31_i & sel_tmp1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node value_nms_7_i)   --->   "%p_window_buf_1_1_va_2 = select i1 %or_cond2, i8 0, i8 %window_buf_1_1_val" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:427]   --->   Operation 99 'select' 'p_window_buf_1_1_va_2' <Predicate = (!tmp_31_i & sel_tmp1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp6 = xor i1 %tmp_35_i, true" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:405]   --->   Operation 100 'xor' 'sel_tmp6' <Predicate = (!tmp_31_i & !sel_tmp1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = and i1 %tmp_37_i, %sel_tmp6" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:412]   --->   Operation 101 'and' 'sel_tmp7' <Predicate = (!tmp_31_i & !sel_tmp1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp8 = select i1 %sel_tmp7, i8 %p_window_buf_1_1_va_1, i8 %sel_tmp5" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:412]   --->   Operation 102 'select' 'sel_tmp8' <Predicate = (!tmp_31_i & !sel_tmp1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.37ns) (out node of the LUT)   --->   "%value_nms_7_i = select i1 %sel_tmp1, i8 %p_window_buf_1_1_va_2, i8 %sel_tmp8" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:426]   --->   Operation 103 'select' 'value_nms_7_i' <Predicate = (!tmp_31_i)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node storemerge_i)   --->   "%tmp = and i1 %icmp3, %tmp_48_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 104 'and' 'tmp' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node storemerge_i)   --->   "%or_cond5_i = and i1 %tmp1, %tmp" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 105 'and' 'or_cond5_i' <Predicate = (!tmp_31_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_i = select i1 %or_cond5_i, i8 %value_nms_7_i, i8 0" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:434]   --->   Operation 106 'select' 'storemerge_i' <Predicate = (!tmp_31_i)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo4, i8 %storemerge_i)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:436]   --->   Operation 107 'write' <Predicate = (!tmp_31_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_19_i)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:441]   --->   Operation 108 'specregionend' 'empty' <Predicate = (!tmp_31_i)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader7.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:376]   --->   Operation 109 'br' <Predicate = (!tmp_31_i)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo3_value]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo3_grad]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window_buf_0_1_val    (alloca           ) [ 0011111]
window_buf_0_1_val_1  (alloca           ) [ 0011111]
value_nms             (alloca           ) [ 0011111]
value_nms_1           (alloca           ) [ 0011111]
window_buf_2_1_val    (alloca           ) [ 0011111]
window_buf_2_1_val_1  (alloca           ) [ 0011111]
grad_nms              (alloca           ) [ 0011111]
StgValue_14           (specinterface    ) [ 0000000]
StgValue_15           (specinterface    ) [ 0000000]
StgValue_16           (specinterface    ) [ 0000000]
line_buf_value        (alloca           ) [ 0011111]
line_buf_grad         (alloca           ) [ 0011111]
StgValue_19           (br               ) [ 0111111]
yi_i                  (phi              ) [ 0010000]
tmp_i                 (icmp             ) [ 0011111]
StgValue_22           (speclooptripcount) [ 0000000]
yi                    (add              ) [ 0111111]
StgValue_24           (br               ) [ 0000000]
tmp_12                (partselect       ) [ 0000000]
icmp                  (icmp             ) [ 0000000]
tmp_30_i              (icmp             ) [ 0000000]
tmp1                  (and              ) [ 0001110]
StgValue_29           (br               ) [ 0011111]
StgValue_30           (ret              ) [ 0000000]
xi_i                  (phi              ) [ 0001000]
tmp_31_i              (icmp             ) [ 0011111]
xi                    (add              ) [ 0011111]
tmp_32_i              (zext             ) [ 0000000]
line_buf_value_addr   (getelementptr    ) [ 0001100]
line_buf_grad_addr    (getelementptr    ) [ 0001100]
tmp_13                (partselect       ) [ 0000000]
icmp3                 (icmp             ) [ 0001110]
tmp_48_i              (icmp             ) [ 0001110]
window_buf_0_1_val_2  (load             ) [ 0000000]
window_buf_1_1_val    (load             ) [ 0001010]
window_buf_2_1_val_2  (load             ) [ 0000000]
StgValue_45           (speclooptripcount) [ 0000000]
StgValue_46           (br               ) [ 0000000]
window_buf_0_1_val_3  (load             ) [ 0000000]
value_nms_load        (load             ) [ 0000000]
window_buf_2_1_val_3  (load             ) [ 0000000]
grad_nms_load         (load             ) [ 0000000]
line_buf_value_load   (load             ) [ 0000000]
window_buf_0_2_val    (partselect       ) [ 0000000]
line_buf_grad_load    (load             ) [ 0000000]
window_buf_1_2_val    (partselect       ) [ 0000000]
window_buf_1_2_gra    (partselect       ) [ 0000000]
window_buf_2_2_val    (read             ) [ 0000000]
tmp_21_i              (partselect       ) [ 0000000]
tmp_22_i              (bitconcatenate   ) [ 0000000]
StgValue_59           (store            ) [ 0000000]
fifo3_grad_read       (read             ) [ 0000000]
tmp_23_i              (partselect       ) [ 0000000]
tmp_24_i              (bitconcatenate   ) [ 0000000]
StgValue_63           (store            ) [ 0000000]
tmp_35_i              (icmp             ) [ 0001010]
tmp_36_i              (icmp             ) [ 0000000]
tmp_38_i              (icmp             ) [ 0000000]
or_cond               (or               ) [ 0000000]
p_window_buf_1_1_va   (select           ) [ 0000000]
tmp_37_i              (icmp             ) [ 0001010]
tmp_39_i              (icmp             ) [ 0001010]
tmp_41_i              (icmp             ) [ 0001010]
tmp_40_i              (icmp             ) [ 0000000]
tmp_42_i              (icmp             ) [ 0001010]
tmp_43_i              (icmp             ) [ 0000000]
or_cond1_i            (or               ) [ 0000000]
p_window_buf_value_lo (select           ) [ 0000000]
tmp_44_i              (icmp             ) [ 0000000]
tmp_45_i              (icmp             ) [ 0001010]
sel_tmp2_demorgan     (or               ) [ 0000000]
sel_tmp2              (xor              ) [ 0000000]
sel_tmp3              (and              ) [ 0000000]
sel_tmp4              (select           ) [ 0000000]
sel_tmp5              (select           ) [ 0001010]
sel_tmp13_demorgan    (or               ) [ 0000000]
sel_tmp               (xor              ) [ 0000000]
sel_tmp1              (and              ) [ 0001010]
StgValue_87           (store            ) [ 0000000]
StgValue_88           (store            ) [ 0000000]
StgValue_89           (store            ) [ 0000000]
StgValue_90           (store            ) [ 0000000]
StgValue_91           (store            ) [ 0000000]
StgValue_92           (store            ) [ 0000000]
StgValue_93           (store            ) [ 0000000]
tmp_19_i              (specregionbegin  ) [ 0000000]
StgValue_95           (specpipeline     ) [ 0000000]
or_cond1              (or               ) [ 0000000]
p_window_buf_1_1_va_1 (select           ) [ 0000000]
or_cond2              (or               ) [ 0000000]
p_window_buf_1_1_va_2 (select           ) [ 0000000]
sel_tmp6              (xor              ) [ 0000000]
sel_tmp7              (and              ) [ 0000000]
sel_tmp8              (select           ) [ 0000000]
value_nms_7_i         (select           ) [ 0000000]
tmp                   (and              ) [ 0000000]
or_cond5_i            (and              ) [ 0000000]
storemerge_i          (select           ) [ 0000000]
StgValue_107          (write            ) [ 0000000]
empty                 (specregionend    ) [ 0000000]
StgValue_109          (br               ) [ 0011111]
StgValue_110          (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo3_value">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_value"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo3_grad">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_grad"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="window_buf_0_1_val_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1_val/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="window_buf_0_1_val_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1_val_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="value_nms_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="value_nms/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="value_nms_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="value_nms_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="window_buf_2_1_val_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1_val/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="window_buf_2_1_val_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1_val_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grad_nms_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_nms/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="line_buf_value_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_value/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="line_buf_grad_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_grad/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="window_buf_2_2_val_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_buf_2_2_val/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="fifo3_grad_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo3_grad_read/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_107_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_107/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="line_buf_value_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_value_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="1"/>
<pin id="203" dir="0" index="4" bw="9" slack="0"/>
<pin id="204" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="24" slack="0"/>
<pin id="206" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_value_load/3 StgValue_59/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="line_buf_grad_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_grad_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="1"/>
<pin id="207" dir="0" index="4" bw="9" slack="0"/>
<pin id="208" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
<pin id="210" dir="1" index="7" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_grad_load/3 StgValue_63/4 "/>
</bind>
</comp>

<comp id="211" class="1005" name="yi_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yi_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="yi_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_i/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="xi_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="1"/>
<pin id="224" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xi_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="xi_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_i/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="yi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_12_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="0" index="3" bw="5" slack="0"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_30_i_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="10" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30_i/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_31_i_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31_i/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_32_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_i/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_13_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="0" index="3" bw="5" slack="0"/>
<pin id="296" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_48_i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48_i/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="window_buf_0_1_val_2_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="3"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_val_2/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="window_buf_1_1_val_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="3"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_val/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="window_buf_2_1_val_2_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="3"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_val_2/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="window_buf_0_1_val_3_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="3"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_val_3/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="value_nms_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="3"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="value_nms_load/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="window_buf_2_1_val_3_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="3"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_val_3/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grad_nms_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="3"/>
<pin id="333" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="grad_nms_load/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="window_buf_0_2_val_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="24" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="0" index="3" bw="5" slack="0"/>
<pin id="339" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_0_2_val/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="window_buf_1_2_val_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="24" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_1_2_val/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="window_buf_1_2_gra_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="6" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="0" index="3" bw="4" slack="0"/>
<pin id="359" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_1_2_gra/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_21_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="24" slack="0"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21_i/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_22_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="24" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="16" slack="0"/>
<pin id="378" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22_i/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_23_i_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="0" index="2" bw="3" slack="0"/>
<pin id="387" dir="0" index="3" bw="4" slack="0"/>
<pin id="388" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23_i/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_24_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_i/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_35_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_i/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_36_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36_i/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_38_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38_i/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_cond_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_window_buf_1_1_va_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="8" slack="0"/>
<pin id="430" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_window_buf_1_1_va/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_37_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37_i/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_39_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39_i/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_41_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41_i/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_40_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40_i/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_42_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42_i/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_43_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43_i/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_cond1_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1_i/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_window_buf_value_lo_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_window_buf_value_lo/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_44_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44_i/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_45_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45_i/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sel_tmp2_demorgan_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sel_tmp2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sel_tmp3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sel_tmp4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sel_tmp5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sel_tmp13_demorgan_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sel_tmp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sel_tmp1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="StgValue_87_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="2" slack="3"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="StgValue_88_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="3"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="StgValue_89_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="3"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="StgValue_90_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="3"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="StgValue_91_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="3"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="StgValue_92_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="3"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_92/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="StgValue_93_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="3"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_cond1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="1" slack="1"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_window_buf_1_1_va_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="1"/>
<pin id="591" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_window_buf_1_1_va_1/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_cond2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="1" slack="1"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_window_buf_1_1_va_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="1"/>
<pin id="602" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_window_buf_1_1_va_2/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sel_tmp6_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sel_tmp7_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sel_tmp8_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="1"/>
<pin id="619" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="value_nms_7_i_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="0" index="2" bw="8" slack="0"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_nms_7_i/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="0" index="1" bw="1" slack="2"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_cond5_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="3"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond5_i/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="storemerge_i_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="0" index="2" bw="8" slack="0"/>
<pin id="642" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/5 "/>
</bind>
</comp>

<comp id="647" class="1005" name="window_buf_0_1_val_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="3"/>
<pin id="649" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_0_1_val "/>
</bind>
</comp>

<comp id="653" class="1005" name="window_buf_0_1_val_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="3"/>
<pin id="655" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_0_1_val_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="value_nms_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="3"/>
<pin id="661" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="value_nms "/>
</bind>
</comp>

<comp id="665" class="1005" name="value_nms_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="3"/>
<pin id="667" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="value_nms_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="window_buf_2_1_val_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="3"/>
<pin id="673" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_2_1_val "/>
</bind>
</comp>

<comp id="677" class="1005" name="window_buf_2_1_val_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="3"/>
<pin id="679" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_buf_2_1_val_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="grad_nms_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="3"/>
<pin id="685" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="grad_nms "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_i_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="693" class="1005" name="yi_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="3"/>
<pin id="700" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_31_i_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_31_i "/>
</bind>
</comp>

<comp id="707" class="1005" name="xi_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="0"/>
<pin id="709" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="712" class="1005" name="line_buf_value_addr_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="1"/>
<pin id="714" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_value_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="line_buf_grad_addr_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="1"/>
<pin id="720" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_grad_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="icmp3_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="2"/>
<pin id="726" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp3 "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_48_i_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="2"/>
<pin id="731" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_48_i "/>
</bind>
</comp>

<comp id="734" class="1005" name="window_buf_1_1_val_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="1"/>
<pin id="736" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_1_1_val "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_35_i_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_i "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_37_i_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_i "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_39_i_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_i "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_41_i_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41_i "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_42_i_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_i "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_45_i_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45_i "/>
</bind>
</comp>

<comp id="770" class="1005" name="sel_tmp5_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="1"/>
<pin id="772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="775" class="1005" name="sel_tmp1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="90" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="96" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="120" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="74" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="74" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="215" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="215" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="66" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="215" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="68" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="259"><net_src comp="245" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="215" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="255" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="226" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="226" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="226" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="226" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="291" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="70" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="226" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="185" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="185" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="82" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="197" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="86" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="88" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="370"><net_src comp="92" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="185" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="82" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="379"><net_src comp="94" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="160" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="364" pin="4"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="374" pin="3"/><net_sink comp="185" pin=4"/></net>

<net id="389"><net_src comp="98" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="197" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="88" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="398"><net_src comp="100" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="166" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="383" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="393" pin="3"/><net_sink comp="197" pin=4"/></net>

<net id="406"><net_src comp="331" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="102" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="316" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="325" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="316" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="344" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="408" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="316" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="331" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="104" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="316" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="322" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="316" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="160" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="331" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="106" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="316" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="334" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="316" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="319" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="458" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="70" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="316" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="331" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="108" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="316" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="328" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="402" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="434" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="110" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="452" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="476" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="316" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="402" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="426" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="514" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="496" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="452" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="110" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="484" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="354" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="160" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="319" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="344" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="316" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="334" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="313" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="70" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="70" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="110" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="587" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="598" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="615" pin="3"/><net_sink comp="622" pin=2"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="622" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="70" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="646"><net_src comp="638" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="650"><net_src comp="124" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="656"><net_src comp="128" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="662"><net_src comp="132" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="668"><net_src comp="136" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="674"><net_src comp="140" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="680"><net_src comp="144" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="686"><net_src comp="148" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="692"><net_src comp="233" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="239" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="701"><net_src comp="267" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="706"><net_src comp="273" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="279" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="715"><net_src comp="179" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="721"><net_src comp="191" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="727"><net_src comp="301" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="732"><net_src comp="307" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="737"><net_src comp="316" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="743"><net_src comp="402" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="748"><net_src comp="434" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="753"><net_src comp="440" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="758"><net_src comp="446" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="763"><net_src comp="458" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="768"><net_src comp="490" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="773"><net_src comp="522" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="778"><net_src comp="542" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="622" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo3_value | {}
	Port: fifo3_grad | {}
	Port: fifo4 | {5 }
 - Input state : 
	Port: NonMaxSuppression : fifo3_value | {4 }
	Port: NonMaxSuppression : fifo3_grad | {4 }
	Port: NonMaxSuppression : fifo4 | {}
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		yi : 1
		StgValue_24 : 2
		tmp_12 : 1
		icmp : 2
		tmp_30_i : 1
		tmp1 : 3
	State 3
		tmp_31_i : 1
		xi : 1
		tmp_32_i : 1
		line_buf_value_addr : 2
		line_buf_value_load : 3
		line_buf_grad_addr : 2
		line_buf_grad_load : 3
		tmp_13 : 1
		icmp3 : 2
		tmp_48_i : 1
	State 4
		window_buf_0_2_val : 1
		window_buf_1_2_val : 1
		window_buf_1_2_gra : 1
		tmp_21_i : 1
		tmp_22_i : 2
		StgValue_59 : 3
		tmp_23_i : 1
		tmp_24_i : 2
		StgValue_63 : 3
		tmp_35_i : 1
		tmp_36_i : 1
		tmp_38_i : 2
		or_cond : 3
		p_window_buf_1_1_va : 3
		tmp_37_i : 1
		tmp_39_i : 1
		tmp_40_i : 1
		tmp_42_i : 2
		tmp_43_i : 1
		or_cond1_i : 3
		p_window_buf_value_lo : 3
		tmp_44_i : 1
		tmp_45_i : 1
		sel_tmp2_demorgan : 2
		sel_tmp2 : 2
		sel_tmp3 : 2
		sel_tmp4 : 4
		sel_tmp5 : 5
		sel_tmp13_demorgan : 2
		sel_tmp : 2
		sel_tmp1 : 2
		StgValue_87 : 2
		StgValue_89 : 1
		StgValue_90 : 2
		StgValue_91 : 1
		StgValue_92 : 2
		StgValue_93 : 1
	State 5
		value_nms_7_i : 1
		storemerge_i : 2
		StgValue_107 : 3
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |          tmp_i_fu_233          |    0    |    13   |
|          |           icmp_fu_255          |    0    |    11   |
|          |         tmp_30_i_fu_261        |    0    |    13   |
|          |         tmp_31_i_fu_273        |    0    |    13   |
|          |          icmp3_fu_301          |    0    |    11   |
|          |         tmp_48_i_fu_307        |    0    |    13   |
|          |         tmp_35_i_fu_402        |    0    |    8    |
|          |         tmp_36_i_fu_408        |    0    |    11   |
|   icmp   |         tmp_38_i_fu_414        |    0    |    11   |
|          |         tmp_37_i_fu_434        |    0    |    8    |
|          |         tmp_39_i_fu_440        |    0    |    11   |
|          |         tmp_41_i_fu_446        |    0    |    11   |
|          |         tmp_40_i_fu_452        |    0    |    8    |
|          |         tmp_42_i_fu_458        |    0    |    11   |
|          |         tmp_43_i_fu_464        |    0    |    11   |
|          |         tmp_44_i_fu_484        |    0    |    8    |
|          |         tmp_45_i_fu_490        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |   p_window_buf_1_1_va_fu_426   |    0    |    8    |
|          |  p_window_buf_value_lo_fu_476  |    0    |    8    |
|          |         sel_tmp4_fu_514        |    0    |    8    |
|          |         sel_tmp5_fu_522        |    0    |    8    |
|  select  |  p_window_buf_1_1_va_1_fu_587  |    0    |    8    |
|          |  p_window_buf_1_1_va_2_fu_598  |    0    |    8    |
|          |         sel_tmp8_fu_615        |    0    |    8    |
|          |      value_nms_7_i_fu_622      |    0    |    8    |
|          |       storemerge_i_fu_638      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |           tmp1_fu_267          |    0    |    8    |
|          |         sel_tmp3_fu_508        |    0    |    8    |
|    and   |         sel_tmp1_fu_542        |    0    |    8    |
|          |         sel_tmp7_fu_610        |    0    |    8    |
|          |           tmp_fu_629           |    0    |    8    |
|          |        or_cond5_i_fu_633       |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |         or_cond_fu_420         |    0    |    8    |
|          |        or_cond1_i_fu_470       |    0    |    8    |
|    or    |    sel_tmp2_demorgan_fu_496    |    0    |    8    |
|          |    sel_tmp13_demorgan_fu_530   |    0    |    8    |
|          |         or_cond1_fu_583        |    0    |    8    |
|          |         or_cond2_fu_594        |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    add   |            yi_fu_239           |    0    |    17   |
|          |            xi_fu_279           |    0    |    17   |
|----------|--------------------------------|---------|---------|
|          |         sel_tmp2_fu_502        |    0    |    8    |
|    xor   |         sel_tmp_fu_536         |    0    |    8    |
|          |         sel_tmp6_fu_605        |    0    |    8    |
|----------|--------------------------------|---------|---------|
|   read   | window_buf_2_2_val_read_fu_160 |    0    |    0    |
|          |   fifo3_grad_read_read_fu_166  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    StgValue_107_write_fu_172   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_12_fu_245         |    0    |    0    |
|          |          tmp_13_fu_291         |    0    |    0    |
|          |    window_buf_0_2_val_fu_334   |    0    |    0    |
|partselect|    window_buf_1_2_val_fu_344   |    0    |    0    |
|          |    window_buf_1_2_gra_fu_354   |    0    |    0    |
|          |         tmp_21_i_fu_364        |    0    |    0    |
|          |         tmp_23_i_fu_383        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |         tmp_32_i_fu_285        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|         tmp_22_i_fu_374        |    0    |    0    |
|          |         tmp_24_i_fu_393        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   409   |
|----------|--------------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
| line_buf_grad|    1   |    0   |    0   |
|line_buf_value|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    2   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      grad_nms_reg_683      |    2   |
|        icmp3_reg_724       |    1   |
| line_buf_grad_addr_reg_718 |    9   |
| line_buf_value_addr_reg_712|    9   |
|      sel_tmp1_reg_775      |    1   |
|      sel_tmp5_reg_770      |    8   |
|        tmp1_reg_698        |    1   |
|      tmp_31_i_reg_703      |    1   |
|      tmp_35_i_reg_740      |    1   |
|      tmp_37_i_reg_745      |    1   |
|      tmp_39_i_reg_750      |    1   |
|      tmp_41_i_reg_755      |    1   |
|      tmp_42_i_reg_760      |    1   |
|      tmp_45_i_reg_765      |    1   |
|      tmp_48_i_reg_729      |    1   |
|        tmp_i_reg_689       |    1   |
|     value_nms_1_reg_665    |    8   |
|      value_nms_reg_659     |    8   |
|window_buf_0_1_val_1_reg_653|    8   |
| window_buf_0_1_val_reg_647 |    8   |
| window_buf_1_1_val_reg_734 |    8   |
|window_buf_2_1_val_1_reg_677|    8   |
| window_buf_2_1_val_reg_671 |    8   |
|        xi_i_reg_222        |   10   |
|         xi_reg_707         |   10   |
|        yi_i_reg_211        |   10   |
|         yi_reg_693         |   10   |
+----------------------------+--------+
|            Total           |   136  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_197 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  3.328  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   409  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   136  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   136  |   427  |
+-----------+--------+--------+--------+--------+
