# UVM-based-Verification-of-an-APB-Slave
The design is an APB Slave at the boundary of an interconnect. It interacts with an APB Master, Arbiter and a FIFO.
The design is verified under a UVM-based Testbench
