{
  "design": {
    "design_info": {
      "boundary_crc": "0xA9AE44C4A9AE44C4",
      "device": "xc7z020clg484-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "simple_combinational_0": ""
    },
    "ports": {
      "a_0": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "b_0": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "c_0": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "d_0": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "simple_combinational_0": {
        "vlnv": "xilinx.com:hls:simple_combinational_circuit:1.0",
        "xci_name": "design_1_simple_combinational_0_0"
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "a_0",
          "simple_combinational_0/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "b_0",
          "simple_combinational_0/b"
        ]
      },
      "c_0_1": {
        "ports": [
          "c_0",
          "simple_combinational_0/c"
        ]
      },
      "simple_combinational_0_d": {
        "ports": [
          "simple_combinational_0/d",
          "d_0"
        ]
      }
    }
  }
}