### File Name: /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/hdl_matmul_fil.log
### Created: 08-Feb-2018 10:01:30
### Generated by MATLAB 8.4 

### FPGA-in-the-Loop Summary
###    Board: DE0-Nano Board
###    Synthesis frequency: 25MHz

### Generating Quartus II project and running HDL compilation ...
###    Project:
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/fpgaproj/hdl_matmul_fil.qpf
###    Target Device:
###       Cyclone IV E EP4CE22F17C6
###    Property Settings:
###       CYCLONEII_OPTIMIZATION_TECHNIQUE = SPEED
###       PHYSICAL_SYNTHESIS_REGISTER_RETIMING = ON
###       PHYSICAL_SYNTHESIS_COMBO_LOGIC = ON
###       PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION = ON
###    User design files:
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/hdlsrc/hdl_matmul_pkg.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/hdlsrc/hdl_matmul.vhd
###    Generated files:
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWClkMgr.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWAJTAG.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILPKTBuilder.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWDPRAM.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWRXBuffer.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWTXBuffer.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWArbiter.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILSYNCBuffer.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRXDecoder.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWRotateRight.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWMuxReg.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRXUnpack.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRX.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfTX.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRXCtrl.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfTXCtrl.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfCtrl.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIf.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILCommLayer.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILCmdProc.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_wrapper.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILCore.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_fil.vhd
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_fil.qsf
###       /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_fil.sdc
### 
### Running HDL compilation ...

### HDL compilation failed.

### Quartus II returned the following error message:
[0;32mInfo: *******************************************************************
[0m[0;32mInfo: Running Quartus II 32-bit Shell
[0m[0;32m    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
[0m[0;32m    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
[0m[0;32m    Info: Your use of Altera Corporation's design tools, logic functions 
[0m[0;32m    Info: and other software and tools, and its AMPP partner logic 
[0m[0;32m    Info: functions, and any output files from any of the foregoing 
[0m[0;32m    Info: (including device programming or simulation files), and any 
[0m[0;32m    Info: associated documentation or information are expressly subject 
[0m[0;32m    Info: to the terms and conditions of the Altera Program License 
[0m[0;32m    Info: Subscription Agreement, Altera MegaCore Function License 
[0m[0;32m    Info: Agreement, or other applicable license agreement, including, 
[0m[0;32m    Info: without limitation, that your use is for the sole purpose of 
[0m[0;32m    Info: programming logic devices manufactured by Altera and sold by 
[0m[0;32m    Info: Altera or its authorized distributors.  Please refer to the 
[0m[0;32m    Info: applicable agreement for further details.
[0m[0;32m    Info: Processing started: Thu Feb  8 10:01:20 2018
[0m[0;32mInfo: Command: quartus_sh -t fpgaproj.tcl
[0m[0;32mInfo: *******************************************************************
[0m[0;32mInfo: Running Quartus II 32-bit Analysis & Elaboration
[0m[0;32m    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
[0m[0;32m    Info: Processing started: Thu Feb  8 10:01:25 2018
[0m[0;32mInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off hdl_matmul_fil -c hdl_matmul_fil --analysis_and_elaboration
[0m[0;36mWarning (20028): Parallel compilation is not licensed and has been disabled
[0m[0;32mInfo (12021): Found 1 design units, including 0 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/hdlsrc/hdl_matmul_pkg.vhd
[0m[0;32m    Info (12022): Found design unit 1: hdl_matmul_pkg
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/hdlsrc/hdl_matmul.vhd
[0m[0;32m    Info (12022): Found design unit 1: hdl_matmul-rtl
[0m[0;32m    Info (12023): Found entity 1: hdl_matmul
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWClkMgr.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWClkMgr-rtl
[0m[0;32m    Info (12023): Found entity 1: MWClkMgr
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWAJTAG.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWAJTAG-rtl
[0m[0;32m    Info (12023): Found entity 1: MWAJTAG
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILPKTBuilder.vhd
[0m[0;32m    Info (12022): Found design unit 1: FILPKTBuilder-rtl
[0m[0;32m    Info (12023): Found entity 1: FILPKTBuilder
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWDPRAM.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWDPRAM-rtl
[0m[0;32m    Info (12023): Found entity 1: MWDPRAM
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWRXBuffer.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWRXBuffer-rtl
[0m[0;32m    Info (12023): Found entity 1: MWRXBuffer
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWTXBuffer.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWTXBuffer-rtl
[0m[0;32m    Info (12023): Found entity 1: MWTXBuffer
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWArbiter.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWArbiter-rtl
[0m[0;32m    Info (12023): Found entity 1: MWArbiter
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILSYNCBuffer.vhd
[0m[0;32m    Info (12022): Found design unit 1: FILSYNCBuffer-rtl
[0m[0;32m    Info (12023): Found entity 1: FILSYNCBuffer
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRXDecoder.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWChIfRXDecoder-rtl
[0m[0;32m    Info (12023): Found entity 1: MWChIfRXDecoder
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWRotateRight.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWRotateRight-rtl
[0m[0;32m    Info (12023): Found entity 1: MWRotateRight
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWMuxReg.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWMuxReg-rtl
[0m[0;32m    Info (12023): Found entity 1: MWMuxReg
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRXUnpack.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWChIfRXUnpack-rtl
[0m[0;32m    Info (12023): Found entity 1: MWChIfRXUnpack
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRX.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWChIfRX-rtl
[0m[0;32m    Info (12023): Found entity 1: MWChIfRX
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfTX.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWChIfTX-rtl
[0m[0;32m    Info (12023): Found entity 1: MWChIfTX
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRXCtrl.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWChIfRXCtrl-rtl
[0m[0;32m    Info (12023): Found entity 1: MWChIfRXCtrl
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfTXCtrl.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWChIfTXCtrl-rtl
[0m[0;32m    Info (12023): Found entity 1: MWChIfTXCtrl
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfCtrl.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWChIfCtrl-rtl
[0m[0;32m    Info (12023): Found entity 1: MWChIfCtrl
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIf.vhd
[0m[0;32m    Info (12022): Found design unit 1: MWChIf-rtl
[0m[0;32m    Info (12023): Found entity 1: MWChIf
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILCommLayer.vhd
[0m[0;32m    Info (12022): Found design unit 1: FILCommLayer-rtl
[0m[0;32m    Info (12023): Found entity 1: FILCommLayer
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILCmdProc.vhd
[0m[0;32m    Info (12022): Found design unit 1: FILCmdProc-rtl
[0m[0;32m    Info (12023): Found entity 1: FILCmdProc
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_wrapper.vhd
[0m[0;32m    Info (12022): Found design unit 1: hdl_matmul_wrapper-rtl
[0m[0;32m    Info (12023): Found entity 1: hdl_matmul_wrapper
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILCore.vhd
[0m[0;32m    Info (12022): Found design unit 1: FILCore-rtl
[0m[0;32m    Info (12023): Found entity 1: FILCore
[0m[0;32mInfo (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_fil.vhd
[0m[0;32m    Info (12022): Found design unit 1: hdl_matmul_fil-rtl
[0m[0;32m    Info (12023): Found entity 1: hdl_matmul_fil
[0m[0;32mInfo (12127): Elaborating entity "hdl_matmul_fil" for the top level hierarchy
[0m[0;32mInfo (12128): Elaborating entity "MWClkMgr" for hierarchy "MWClkMgr:u_ClockManager"
[0m[0;32mInfo (12128): Elaborating entity "altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm"
[0m[0;32mInfo (12130): Elaborated megafunction instantiation "MWClkMgr:u_ClockManager|altpll:u_dcm"
[0m[0;32mInfo (12133): Instantiated megafunction "MWClkMgr:u_ClockManager|altpll:u_dcm" with the following parameter:
[0m[0;32m    Info (12134): Parameter "width_clock" = "5"
[0m[0;32m    Info (12134): Parameter "bandwidth_type" = "AUTO"
[0m[0;32m    Info (12134): Parameter "clk0_divide_by" = "2"
[0m[0;32m    Info (12134): Parameter "clk0_duty_cycle" = "50"
[0m[0;32m    Info (12134): Parameter "clk0_multiply_by" = "1"
[0m[0;32m    Info (12134): Parameter "clk0_phase_shift" = "0"
[0m[0;32m    Info (12134): Parameter "compensate_clock" = "CLK0"
[0m[0;32m    Info (12134): Parameter "inclk0_input_frequency" = "20000"
[0m[0;32m    Info (12134): Parameter "intended_devcie_family" = "NONE"
[0m[0;32m    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockmodule"
[0m[0;32m    Info (12134): Parameter "lpm_type" = "altpll"
[0m[0;32m    Info (12134): Parameter "operation_mode" = "NORMAL"
[0m[0;32m    Info (12134): Parameter "pll_type" = "AUTO"
[0m[0;32m    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_areset" = "PORT_USED"
[0m[0;32m    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_inclk0" = "PORT_USED"
[0m[0;32m    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_locked" = "PORT_USED"
[0m[0;32m    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clk0" = "PORT_USED"
[0m[0;32m    Info (12134): Parameter "port_clk1" = "PORT_USED"
[0m[0;32m    Info (12134): Parameter "port_clk2" = "PORT_USED"
[0m[0;32m    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clenak0" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
[0m[0;32m    Info (12134): Parameter "clk1_divide_by" = "2"
[0m[0;32m    Info (12134): Parameter "clk1_duty_cycle" = "50"
[0m[0;32m    Info (12134): Parameter "clk1_multiply_by" = "5"
[0m[0;32m    Info (12134): Parameter "clk1_phase_shift" = "0"
[0m[0;32m    Info (12134): Parameter "clk2_divide_by" = "2"
[0m[0;32m    Info (12134): Parameter "clk2_duty_cycle" = "50"
[0m[0;32m    Info (12134): Parameter "clk2_multiply_by" = "5"
[0m[0;32m    Info (12134): Parameter "clk2_phase_shift" = "0"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/clockmodule_altpll.v
[0m[0;32m    Info (12023): Found entity 1: clockmodule_altpll
[0m[0;32mInfo (12128): Elaborating entity "clockmodule_altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated"
[0m[0;32mInfo (12128): Elaborating entity "FILCore" for hierarchy "FILCore:u_FILCore"
[0m[0;32mInfo (12128): Elaborating entity "FILCommLayer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer"
[0m[0;36mWarning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(188): object "mac_rxreset" assigned a value but never read
[0m[0;36mWarning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(201): object "mac_txsrcport" assigned a value but never read
[0m[0;32mInfo (12128): Elaborating entity "MWAJTAG" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG"
[0m[0;36mWarning (10036): Verilog HDL or VHDL warning at MWAJTAG.vhd(126): object "read_write" assigned a value but never read
[0m[0;36mWarning (10296): VHDL warning at MWAJTAG.vhd(477): ignored assignment of value to null range
[0m[0;32mInfo (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo"
[0m[0;32mInfo (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo"
[0m[0;32mInfo (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" with the following parameter:
[0m[0;32m    Info (12134): Parameter "intended_device_family" = "Cyclone III"
[0m[0;32m    Info (12134): Parameter "lpm_numwords" = "16"
[0m[0;32m    Info (12134): Parameter "lpm_showahead" = "OFF"
[0m[0;32m    Info (12134): Parameter "lpm_type" = "dcfifo"
[0m[0;32m    Info (12134): Parameter "lpm_width" = "9"
[0m[0;32m    Info (12134): Parameter "lpm_widthu" = "4"
[0m[0;32m    Info (12134): Parameter "overflow_checking" = "ON"
[0m[0;32m    Info (12134): Parameter "rdsync_delaypipe" = "5"
[0m[0;32m    Info (12134): Parameter "read_aclr_synch" = "OFF"
[0m[0;32m    Info (12134): Parameter "underflow_checking" = "ON"
[0m[0;32m    Info (12134): Parameter "use_eab" = "ON"
[0m[0;32m    Info (12134): Parameter "write_aclr_synch" = "OFF"
[0m[0;32m    Info (12134): Parameter "wrsync_delaypipe" = "5"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ubj1.tdf
[0m[0;32m    Info (12023): Found entity 1: dcfifo_ubj1
[0m[0;32mInfo (12128): Elaborating entity "dcfifo_ubj1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf
[0m[0;32m    Info (12023): Found entity 1: a_graycounter_p57
[0m[0;32mInfo (12128): Elaborating entity "a_graycounter_p57" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|a_graycounter_p57:rdptr_g1p"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf
[0m[0;32m    Info (12023): Found entity 1: a_graycounter_ljc
[0m[0;32mInfo (12128): Elaborating entity "a_graycounter_ljc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|a_graycounter_ljc:wrptr_g1p"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_og31.tdf
[0m[0;32m    Info (12023): Found entity 1: altsyncram_og31
[0m[0;32mInfo (12128): Elaborating entity "altsyncram_og31" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|altsyncram_og31:fifo_ram"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf
[0m[0;32m    Info (12023): Found entity 1: alt_synch_pipe_ekd
[0m[0;32mInfo (12128): Elaborating entity "alt_synch_pipe_ekd" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
[0m[0;32m    Info (12023): Found entity 1: dffpipe_dd9
[0m[0;32mInfo (12128): Elaborating entity "dffpipe_dd9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
[0m[0;32m    Info (12023): Found entity 1: alt_synch_pipe_fkd
[0m[0;32mInfo (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
[0m[0;32m    Info (12023): Found entity 1: dffpipe_ed9
[0m[0;32mInfo (12128): Elaborating entity "dffpipe_ed9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
[0m[0;32m    Info (12023): Found entity 1: cmpr_966
[0m[0;32mInfo (12128): Elaborating entity "cmpr_966" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf
[0m[0;32m    Info (12023): Found entity 1: cmpr_866
[0m[0;32mInfo (12128): Elaborating entity "cmpr_866" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|cmpr_866:rdempty_eq_comp1_msb"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
[0m[0;32m    Info (12023): Found entity 1: mux_j28
[0m[0;32mInfo (12128): Elaborating entity "mux_j28" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
[0m[0;32mInfo (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component"
[0m[0;32mInfo (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component"
[0m[0;32mInfo (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" with the following parameter:
[0m[0;32m    Info (12134): Parameter "intended_device_family" = "Cyclone III"
[0m[0;32m    Info (12134): Parameter "lpm_numwords" = "2048"
[0m[0;32m    Info (12134): Parameter "lpm_showahead" = "OFF"
[0m[0;32m    Info (12134): Parameter "lpm_type" = "dcfifo"
[0m[0;32m    Info (12134): Parameter "lpm_width" = "21"
[0m[0;32m    Info (12134): Parameter "lpm_widthu" = "11"
[0m[0;32m    Info (12134): Parameter "overflow_checking" = "ON"
[0m[0;32m    Info (12134): Parameter "rdsync_delaypipe" = "5"
[0m[0;32m    Info (12134): Parameter "read_aclr_synch" = "OFF"
[0m[0;32m    Info (12134): Parameter "underflow_checking" = "ON"
[0m[0;32m    Info (12134): Parameter "use_eab" = "ON"
[0m[0;32m    Info (12134): Parameter "write_aclr_synch" = "OFF"
[0m[0;32m    Info (12134): Parameter "wrsync_delaypipe" = "5"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6ek1.tdf
[0m[0;32m    Info (12023): Found entity 1: dcfifo_6ek1
[0m[0;32mInfo (12128): Elaborating entity "dcfifo_6ek1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
[0m[0;32m    Info (12023): Found entity 1: a_gray2bin_8ib
[0m[0;32mInfo (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
[0m[0;32m    Info (12023): Found entity 1: a_graycounter_777
[0m[0;32mInfo (12128): Elaborating entity "a_graycounter_777" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|a_graycounter_777:rdptr_g1p"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
[0m[0;32m    Info (12023): Found entity 1: a_graycounter_3lc
[0m[0;32mInfo (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|a_graycounter_3lc:wrptr_g1p"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8m31.tdf
[0m[0;32m    Info (12023): Found entity 1: altsyncram_8m31
[0m[0;32mInfo (12128): Elaborating entity "altsyncram_8m31" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|altsyncram_8m31:fifo_ram"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
[0m[0;32m    Info (12023): Found entity 1: alt_synch_pipe_sld
[0m[0;32mInfo (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
[0m[0;32m    Info (12023): Found entity 1: dffpipe_re9
[0m[0;32mInfo (12128): Elaborating entity "dffpipe_re9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
[0m[0;32m    Info (12023): Found entity 1: dffpipe_qe9
[0m[0;32mInfo (12128): Elaborating entity "dffpipe_qe9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|dffpipe_qe9:ws_brp"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
[0m[0;32m    Info (12023): Found entity 1: alt_synch_pipe_tld
[0m[0;32mInfo (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
[0m[0;32m    Info (12023): Found entity 1: dffpipe_se9
[0m[0;32mInfo (12128): Elaborating entity "dffpipe_se9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16"
[0m[0;32mInfo (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
[0m[0;32m    Info (12023): Found entity 1: cmpr_c66
[0m[0;32mInfo (12128): Elaborating entity "cmpr_c66" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
[0m[0;32mInfo (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
[0m[0;32mInfo (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
[0m[0;32mInfo (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter:
[0m[0;32m    Info (12134): Parameter "sld_auto_instance_index" = "NO"
[0m[0;32m    Info (12134): Parameter "sld_instance_index" = "54"
[0m[0;32m    Info (12134): Parameter "sld_ir_width" = "16"
[0m[0;32m    Info (12134): Parameter "sld_sim_action" = ""
[0m[0;32m    Info (12134): Parameter "sld_sim_n_scan" = "0"
[0m[0;32m    Info (12134): Parameter "sld_sim_total_length" = "0"
[0m[0;32m    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
[0m[0;32mInfo (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst"
[0m[0;32mInfo (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
[0m[0;32mInfo (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
[0m[0;32mInfo (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
[0m[0;32mInfo (12128): Elaborating entity "FILPKTBuilder" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPKTBuilder:u_FILPKTBuilder"
[0m[0;32mInfo (12128): Elaborating entity "FILSYNCBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer"
[0m[0;32mInfo (12128): Elaborating entity "MWRXBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWRXBuffer:u_MWRXDataBuffer"
[0m[0;36mWarning (10036): Verilog HDL or VHDL warning at MWRXBuffer.vhd(77): object "rxwrlastaddr" assigned a value but never read
[0m[0;32mInfo (12129): Elaborating entity "MWDPRAM" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWRXBuffer:u_MWRXDataBuffer|MWDPRAM:rx_dpram"
[0m[0;32mInfo (12128): Elaborating entity "MWTXBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWTXBuffer:u_MWTXDataBuffer"
[0m[0;32mInfo (12129): Elaborating entity "MWDPRAM" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWTXBuffer:u_MWTXDataBuffer|MWDPRAM:tx_dpram"
[0m[0;32mInfo (12128): Elaborating entity "MWTXBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWTXBuffer:u_MWStatusBuffer"
[0m[0;32mInfo (12129): Elaborating entity "MWDPRAM" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWTXBuffer:u_MWStatusBuffer|MWDPRAM:tx_dpram"
[0m[0;32mInfo (12128): Elaborating entity "MWArbiter" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWArbiter:u_FILArbiter"
[0m[0;32mInfo (12128): Elaborating entity "MWChIf" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf"
[0m[0;36mWarning (10036): Verilog HDL or VHDL warning at MWChIf.vhd(130): object "txDataLength" assigned a value but never read
[0m[0;32mInfo (12128): Elaborating entity "MWChIfRX" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX"
[0m[0;32mInfo (12128): Elaborating entity "MWChIfRXDecoder" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX|MWChIfRXDecoder:u_MWChIfRXDecoder"
[0m[0;32mInfo (12128): Elaborating entity "MWChIfRXUnpack" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX|MWChIfRXUnpack:u_MWChIfRXUnpack"
[0m[0;32mInfo (12128): Elaborating entity "MWRotateRight" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX|MWChIfRXUnpack:u_MWChIfRXUnpack|MWRotateRight:u_MWRotateRight"
[0m[0;32mInfo (12128): Elaborating entity "MWMuxReg" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX|MWChIfRXUnpack:u_MWChIfRXUnpack|MWMuxReg:u_MWMuxReg"
[0m[0;32mInfo (12128): Elaborating entity "MWChIfTX" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfTX:u_MWChIfTX"
[0m[0;32mInfo (12128): Elaborating entity "MWChIfCtrl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfCtrl:u_MWChIfCtrl"
[0m[0;32mInfo (12128): Elaborating entity "MWChIfRXCtrl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfCtrl:u_MWChIfCtrl|MWChIfRXCtrl:u_MWChIfRXCtrl"
[0m[0;32mInfo (12128): Elaborating entity "MWChIfTXCtrl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfCtrl:u_MWChIfCtrl|MWChIfTXCtrl:u_MWChIfTXCtrl"
[0m[0;32mInfo (12128): Elaborating entity "FILCmdProc" for hierarchy "FILCore:u_FILCore|FILCmdProc:u_FILCmdProc"
[0m[0;32mInfo (12128): Elaborating entity "hdl_matmul_wrapper" for hierarchy "FILCore:u_FILCore|hdl_matmul_wrapper:u_hdl_matmul_wrapper"
[0m[0;32mInfo (12128): Elaborating entity "hdl_matmul" for hierarchy "FILCore:u_FILCore|hdl_matmul_wrapper:u_hdl_matmul_wrapper|hdl_matmul:u_hdl_matmul"
[0m[0;31mError (10414): VHDL Unsupported Feature error at hdl_matmul.vhd(68): cannot synthesize non-constant real objects or values File: /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/hdlsrc/hdl_matmul.vhd Line: 68
[0m[0;31mError (12152): Can't elaborate user hierarchy "FILCore:u_FILCore|hdl_matmul_wrapper:u_hdl_matmul_wrapper|hdl_matmul:u_hdl_matmul" File: /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_wrapper.vhd Line: 46
[0m[0;31mError: Quartus II 32-bit Analysis & Elaboration was unsuccessful. 2 errors, 7 warnings
[0m[0;31m    Error: Peak virtual memory: 404 megabytes
[0m[0;31m    Error: Processing ended: Thu Feb  8 10:01:29 2018
[0m[0;31m    Error: Elapsed time: 00:00:04
[0m[0;31m    Error: Total CPU time (on all processors): 00:00:04
[0m------------------------------------------------
ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

    while executing
"execute_flow -analysis_and_elaboration"
    (file "fpgaproj.tcl" line 42)
------------------------------------------------
[0;31mError (23031): Evaluation of Tcl script fpgaproj.tcl unsuccessful
[0m[0;31mError: Quartus II 32-bit Shell was unsuccessful. 8 errors, 7 warnings
[0m[0;31m    Error: Peak virtual memory: 142 megabytes
[0m[0;31m    Error: Processing ended: Thu Feb  8 10:01:29 2018
[0m[0;31m    Error: Elapsed time: 00:00:09
[0m[0;31m    Error: Total CPU time (on all processors): 00:00:07
[0m

