// Seed: 727618951
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1 > id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wire id_8,
    output wire id_9,
    input uwire id_10,
    input supply0 id_11,
    input wand id_12,
    output logic id_13,
    input tri0 id_14,
    output wor id_15,
    input wire id_16,
    output uwire id_17,
    input logic id_18,
    input tri1 id_19,
    input tri1 id_20,
    input supply1 id_21,
    output wor id_22,
    input uwire id_23,
    input tri1 id_24,
    input tri id_25,
    input wor id_26
    , id_28
);
  always_latch
    if (1)
      @(posedge 1'b0 or posedge id_23)
        if (1) begin : LABEL_0
          id_13 <= id_18;
        end
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28
  );
  assign modCall_1.id_1 = 0;
endmodule
