<!DOCTYPE html><html lang="en"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta http-equiv="X-UA-Compatible" content="ie=edge"><title>Self Blogs</title><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.staticfile.org/font-awesome/4.7.0/css/font-awesome.min.css"><script src="/js/third-party/jquery.min.js">           </script><script src="/js/third-party/velocity.min.js">           </script><script src="/js/third-party/velocity.ui.min.js">           </script><link rel="icon" href="/img/favicon.ico"><meta name="generator" content="Hexo 7.3.0"></head><body><nav id="nav-bar"><nav class="clear-fix" id="nav-container"><div class="pull-left" id="page-home"><a href="../index.html">Self Blogs</a></div><i class="fa fa-bars pull-right" id="toggle-nav" aria-hidden="true"></i><ul class="pull-right" id="navs"><li><a class="nav" href="../index.html">Home</a></li><li><a class="nav" href="../tags">Tags</a></li><li><a class="nav" href="../categories">Categories</a></li><li><a class="nav" href="../about">About</a></li></ul></nav></nav><header id="header-info"><div id="header-container"><div id="site-info"><div id="terminal-pl"><div id="top-bar"><ul id="control"><li class="btn"></li><li class="btn"></li><li class="btn"></li></ul><div id="file-path"><i class="fa fa-folder folder-ic" aria-hidden="true"></i> Jz-Wen 10 X 10</div></div><div id="code-pl"></div></div></div></div></header><div id="content-outer"><div id="content-inner"><div class="recent-post-item"><a class="article-title" href="../2025/10/29/logic-basic/">logic_basic</a><time class="article-date"><i class="fa fa-calendar" aria-hidden="true"></i> 2025-10-29</time><div class="article-inner"><h1 id="Procedural-Blocks"><a href="#Procedural-Blocks" class="headerlink" title="Procedural Blocks"></a>Procedural Blocks</h1><p>在 Verilog 中，过程块用来描述逻辑行为，可以分为：</p>
<p>initial 块：只在仿真开始时执行一次（通常用于 testbench）。</p>
<p>always 块：每次敏感信号变化时执行，可综合成硬件。</p>
<h1 id="initial-block"><a href="#initial-block" class="headerlink" title="initial block"></a>initial block</h1><p>只在仿真开始时执行一次；</p>
<p>一般用于 测试平台（testbench）；</p>
<p>在 综合（synthesis）中不会实现为硬件，即它不会出现在芯片电路里。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk = <span class="number">0</span>;</span><br><span class="line">    reset = <span class="number">1</span>;</span><br><span class="line">    #<span class="number">10</span> reset = <span class="number">0</span>;   <span class="comment">// 10ns 后释放复位</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h1 id="always-block"><a href="#always-block" class="headerlink" title="always block"></a><code>always</code> block</h1><p>每当敏感信号发生变化时，就重新执行里面的语句；</p>
<p>在综合中会变成实际电路（触发器、组合逻辑等）；</p>
<p>其行为由敏感列表 (@(…)) 决定。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">    q &lt;= d;</span><br></pre></td></tr></table></figure>

<h2 id="同步复位（sync-reset）"><a href="#同步复位（sync-reset）" class="headerlink" title="同步复位（sync reset）"></a>同步复位（sync reset）</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (reset)</span><br><span class="line">        q &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        q &lt;= d;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>表示在 时钟上升沿 才检查复位信号的值。<br>复位信号 同步于时钟，即只有时钟触发时才会生效</p>
<h2 id="异步复位（async-reset）"><a href="#异步复位（async-reset）" class="headerlink" title="异步复位（async reset）"></a>异步复位（async reset）</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> reset) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (reset)</span><br><span class="line">        q &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (load_enable)</span><br><span class="line">        q &lt;= d;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>表示 复位信号可以在任意时刻生效，不需要等时钟沿。<br>但数据更新仍然是时钟沿触发的。</p>
<h1 id="Sequential-时序逻辑"><a href="#Sequential-时序逻辑" class="headerlink" title="Sequential (时序逻辑)"></a>Sequential (时序逻辑)</h1><p>触发条件：敏感列表里有时钟信号（posedge clk 或 negedge clk）</p>
<p>综合结果：翻译成 触发器&#x2F;锁存器（flip-flops&#x2F;latches）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> nreset)</span><br><span class="line">    <span class="keyword">if</span> (!nreset)</span><br><span class="line">        q &lt;= <span class="number">1&#x27;b0</span>;         <span class="comment">// 异步复位</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (load_enable)</span><br><span class="line">        q &lt;= d;            <span class="comment">// load_enable 是同步信号</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h1 id="Combinational-组合逻辑"><a href="#Combinational-组合逻辑" class="headerlink" title="Combinational (组合逻辑)"></a>Combinational (组合逻辑)</h1><p>触发条件：敏感列表里没有时钟，只有组合信号</p>
<p>综合结果：生成 纯组合逻辑（没有触发器）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(a <span class="keyword">or</span> b <span class="keyword">or</span> c)</span><br><span class="line">    out = a &amp; b &amp; c;</span><br></pre></td></tr></table></figure>

<table>
<thead>
<tr>
<th>类型</th>
<th>敏感列表</th>
<th>作用</th>
<th>综合硬件</th>
</tr>
</thead>
<tbody><tr>
<td>Sequential (时序)</td>
<td><code>posedge clk</code> &#x2F; <code>negedge clk</code></td>
<td>时序逻辑，触发器</td>
<td>Flip-flop &#x2F; Latch</td>
</tr>
<tr>
<td>Combinational (组合)</td>
<td>组合信号或者 <code>*</code></td>
<td>纯组合逻辑</td>
<td>AND, OR, MUX, etc.</td>
</tr>
</tbody></table>
<table>
<thead>
<tr>
<th>名称</th>
<th>中文</th>
<th>特点</th>
</tr>
</thead>
<tbody><tr>
<td><strong>Latch</strong></td>
<td>锁存器</td>
<td><strong>电平敏感</strong>，输出在使能信号有效期间跟随输入变化</td>
</tr>
<tr>
<td><strong>Flip-flop</strong></td>
<td>触发器</td>
<td><strong>边沿敏感</strong>，只有在时钟上升沿或下降沿采样输入</td>
</tr>
</tbody></table>
</div><div class="article-footer"><a class="article-more" href="../2025/10/29/logic-basic/#more">more>></a><div class="article-tags"><i class="fa fa-tag" aria-hidden="true"></i></div></div></div><div class="recent-post-item"><a class="article-title" href="../2025/09/12/%E7%82%B9%E5%9D%90%E6%A0%87%E8%AE%A1%E7%AE%97%E7%BA%BF%E9%95%BF%E6%96%B9%E6%B3%95/">点坐标计算线长方法</a><time class="article-date"><i class="fa fa-calendar" aria-hidden="true"></i> 2025-09-12</time><div class="article-inner"><h1 id="坐标计算线段长度方法"><a href="#坐标计算线段长度方法" class="headerlink" title="坐标计算线段长度方法"></a>坐标计算线段长度方法</h1><p>工业软件中的计算常用的是坐标法。因为布线的线段通常都是0°、90°、135°和45°，其中0°和90°比较容易计算，135°和45°的计算方法一致，这里以45°的线作为例子。</p></div><div class="article-footer"><a class="article-more" href="../2025/09/12/%E7%82%B9%E5%9D%90%E6%A0%87%E8%AE%A1%E7%AE%97%E7%BA%BF%E9%95%BF%E6%96%B9%E6%B3%95/#more">more>></a><div class="article-tags"><i class="fa fa-tag" aria-hidden="true"></i></div></div></div><div class="recent-post-item"><a class="article-title" href="../2024/10/12/PcbRouter%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB-%E5%B8%83%E7%BA%BF%E5%AE%9E%E7%8E%B0/">PcbRouter代码阅读-布线算法实现</a><time class="article-date"><i class="fa fa-calendar" aria-hidden="true"></i> 2024-10-12</time><div class="article-inner"><p>PcbRouter采用了A*算法，里面fx和gx的表述是什么样的，以及怎么实现普通网络的布线方法会在本文提到。</p></div><div class="article-footer"><a class="article-more" href="../2024/10/12/PcbRouter%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB-%E5%B8%83%E7%BA%BF%E5%AE%9E%E7%8E%B0/#more">more>></a><div class="article-tags"><i class="fa fa-tag" aria-hidden="true"></i></div></div></div><div class="recent-post-item"><a class="article-title" href="../2024/10/08/kicad%E6%A0%BC%E5%BC%8F%E5%88%86%E6%9E%90/">kicad格式分析</a><time class="article-date"><i class="fa fa-calendar" aria-hidden="true"></i> 2024-10-08</time><div class="article-inner"><p>kicad是一个纯文本格式，常用在开源项目和科研上，因此需要了解kicad的格式来对增加kicad数据结构格式，在kicad中复制任何东西其实都是转化成了这些文字表示，每一款pcb软件的表示方式都有不同。下面对kicad格式进行介绍。</p></div><div class="article-footer"><a class="article-more" href="../2024/10/08/kicad%E6%A0%BC%E5%BC%8F%E5%88%86%E6%9E%90/#more">more>></a><div class="article-tags"><i class="fa fa-tag" aria-hidden="true"></i></div></div></div><div class="recent-post-item"><a class="article-title" href="../2024/09/09/PCB-EDA%E8%AE%BA%E6%96%87%E9%98%85%E8%AF%BB1/">PCB-EDA论文阅读1</a><time class="article-date"><i class="fa fa-calendar" aria-hidden="true"></i> 2024-09-09</time><div class="article-inner"><h1 id="A-Unified-Printed-Circuit-Board-Routing-Algorithm-With-Complicated-Constraints-and-Differential-Pairs"><a href="#A-Unified-Printed-Circuit-Board-Routing-Algorithm-With-Complicated-Constraints-and-Differential-Pairs" class="headerlink" title="A Unified Printed Circuit Board Routing Algorithm With Complicated Constraints and Differential Pairs"></a>A Unified Printed Circuit Board Routing Algorithm With Complicated Constraints and Differential Pairs</h1><h1 id="摘要内容："><a href="#摘要内容：" class="headerlink" title="摘要内容："></a>摘要内容：</h1><p>前工作都关注点在BGA逃逸布线上。作者认为现在很多板子除了BGA以外还有很多类型，想提出一种实际的全板布线通用算法</p></div><div class="article-footer"><a class="article-more" href="../2024/09/09/PCB-EDA%E8%AE%BA%E6%96%87%E9%98%85%E8%AF%BB1/#more">more>></a><div class="article-tags"><i class="fa fa-tag" aria-hidden="true"></i></div></div></div><div class="recent-post-item"><a class="article-title" href="../2024/09/08/PcbRouter%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB-%E7%BD%91%E6%A0%BC%E8%A1%A8%E7%A4%BA/">PcbRouter代码阅读-网格表示</a><time class="article-date"><i class="fa fa-calendar" aria-hidden="true"></i> 2024-09-08</time><div class="article-inner"><p>首先来看一看基于网格的布线算法，<a target="_blank" rel="noopener" href="https://github.com/The-OpenROAD-Project/PcbRouter">The-OpenROAD-Project&#x2F;PcbRouter (github.com)</a>，该PCB布线器使用的是A*算法（后续结合论文来看）。</p></div><div class="article-footer"><a class="article-more" href="../2024/09/08/PcbRouter%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB-%E7%BD%91%E6%A0%BC%E8%A1%A8%E7%A4%BA/#more">more>></a><div class="article-tags"><i class="fa fa-tag" aria-hidden="true"></i></div></div></div><nav id="pagination"><div class="pagination"><span class="page-number current">1</span></div></nav></div></div><footer><div id="footer-inner"><div class="social-icons"></div><p class="design-info">Powered by <a href="https://hexo.io" target="_blank">Hexo</a> | Theme <a href="https://github.com/lazysheep666/terminal_theme" target="_blank">Teminal</a> (<a href="https://github.com/Tonny-Gu/terminal_theme" target="_blank">NekoDaemon Remix</a>)</p><p class="design-info"><a href="https://creativecommons.org/licenses/by-sa/4.0/" target="_blank">CC-BY-SA 4.0</a> 
Licensed | Copyright © 2025 Jz-Wen</p></div></footer><script src="/js/nav.js"></script><script src="/js/scroll.js"></script><script src="/js/index.js"></script></body></html>