/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009-2016 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8295
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8295_REG_DEFINITION_H__
#define __RTL8295_REG_DEFINITION_H__

/*
 * Feature: GLB_CTRL
 */
#define RTL8295_BOND_STR_REG0_ADDR                                                                              (0x0)
  #define RTL8295_BOND_STR_REG0_BOND_OPT_OFFSET                                                                 (0)
  #define RTL8295_BOND_STR_REG0_BOND_OPT_MASK                                                                   (0xFFFF << RTL8295_BOND_STR_REG0_BOND_OPT_OFFSET)

#define RTL8295_BOND_STR_REG1_ADDR                                                                              (0x4)
  #define RTL8295_BOND_STR_REG1_A_MODE_OFFSET                                                                   (7)
  #define RTL8295_BOND_STR_REG1_A_MODE_MASK                                                                     (0x1 << RTL8295_BOND_STR_REG1_A_MODE_OFFSET)
  #define RTL8295_BOND_STR_REG1_XTAL_CLK_SEL_OFFSET                                                             (6)
  #define RTL8295_BOND_STR_REG1_XTAL_CLK_SEL_MASK                                                               (0x1 << RTL8295_BOND_STR_REG1_XTAL_CLK_SEL_OFFSET)
  #define RTL8295_BOND_STR_REG1_MMD_EN_OFFSET                                                                   (4)
  #define RTL8295_BOND_STR_REG1_MMD_EN_MASK                                                                     (0x1 << RTL8295_BOND_STR_REG1_MMD_EN_OFFSET)
  #define RTL8295_BOND_STR_REG1_BOND_MODE_SEL_OFFSET                                                            (0)
  #define RTL8295_BOND_STR_REG1_BOND_MODE_SEL_MASK                                                              (0xF << RTL8295_BOND_STR_REG1_BOND_MODE_SEL_OFFSET)

#define RTL8295_BOND_STR_REG2_ADDR                                                                              (0x8)
  #define RTL8295_BOND_STR_REG2_RST_DEG_EN_OFFSET                                                               (15)
  #define RTL8295_BOND_STR_REG2_RST_DEG_EN_MASK                                                                 (0x1 << RTL8295_BOND_STR_REG2_RST_DEG_EN_OFFSET)
  #define RTL8295_BOND_STR_REG2_RST_FORCE_EN_STS_OFFSET                                                         (14)
  #define RTL8295_BOND_STR_REG2_RST_FORCE_EN_STS_MASK                                                           (0x1 << RTL8295_BOND_STR_REG2_RST_FORCE_EN_STS_OFFSET)
  #define RTL8295_BOND_STR_REG2_V33_TH_SEL_STS_OFFSET                                                           (12)
  #define RTL8295_BOND_STR_REG2_V33_TH_SEL_STS_MASK                                                             (0x3 << RTL8295_BOND_STR_REG2_V33_TH_SEL_STS_OFFSET)
  #define RTL8295_BOND_STR_REG2_V10_TH_SEL_STS_OFFSET                                                           (10)
  #define RTL8295_BOND_STR_REG2_V10_TH_SEL_STS_MASK                                                             (0x3 << RTL8295_BOND_STR_REG2_V10_TH_SEL_STS_OFFSET)
  #define RTL8295_BOND_STR_REG2_PTP_TMR_EN_OFFSET                                                               (9)
  #define RTL8295_BOND_STR_REG2_PTP_TMR_EN_MASK                                                                 (0x1 << RTL8295_BOND_STR_REG2_PTP_TMR_EN_OFFSET)
  #define RTL8295_BOND_STR_REG2_PTP_INTR_OFFSET                                                                 (8)
  #define RTL8295_BOND_STR_REG2_PTP_INTR_MASK                                                                   (0x1 << RTL8295_BOND_STR_REG2_PTP_INTR_OFFSET)
  #define RTL8295_BOND_STR_REG2_PRMB_SUPP_OFFSET                                                                (7)
  #define RTL8295_BOND_STR_REG2_PRMB_SUPP_MASK                                                                  (0x1 << RTL8295_BOND_STR_REG2_PRMB_SUPP_OFFSET)
  #define RTL8295_BOND_STR_REG2_SHORT_PRMB_OFFSET                                                               (6)
  #define RTL8295_BOND_STR_REG2_SHORT_PRMB_MASK                                                                 (0x1 << RTL8295_BOND_STR_REG2_SHORT_PRMB_OFFSET)
  #define RTL8295_BOND_STR_REG2_SLV_EDGE_SEL_OFFSET                                                             (5)
  #define RTL8295_BOND_STR_REG2_SLV_EDGE_SEL_MASK                                                               (0x1 << RTL8295_BOND_STR_REG2_SLV_EDGE_SEL_OFFSET)
  #define RTL8295_BOND_STR_REG2_PHY_AD_OFFSET                                                                   (0)
  #define RTL8295_BOND_STR_REG2_PHY_AD_MASK                                                                     (0x1F << RTL8295_BOND_STR_REG2_PHY_AD_OFFSET)

#define RTL8295_XGMII_FIFO_CTRL_ADDR                                                                            (0x2C)
  #define RTL8295_XGMII_FIFO_CTRL_EEE_DELETE_OFFSET                                                             (15)
  #define RTL8295_XGMII_FIFO_CTRL_EEE_DELETE_MASK                                                               (0x1 << RTL8295_XGMII_FIFO_CTRL_EEE_DELETE_OFFSET)
  #define RTL8295_XGMII_FIFO_CTRL_WATER_LEVEL_10G_H_OFFSET                                                      (11)
  #define RTL8295_XGMII_FIFO_CTRL_WATER_LEVEL_10G_H_MASK                                                        (0xF << RTL8295_XGMII_FIFO_CTRL_WATER_LEVEL_10G_H_OFFSET)
  #define RTL8295_XGMII_FIFO_CTRL_WATER_LEVEL_10G_L_OFFSET                                                      (7)
  #define RTL8295_XGMII_FIFO_CTRL_WATER_LEVEL_10G_L_MASK                                                        (0xF << RTL8295_XGMII_FIFO_CTRL_WATER_LEVEL_10G_L_OFFSET)
  #define RTL8295_XGMII_FIFO_CTRL_REC_LINK_INTR_OFFSET                                                          (6)
  #define RTL8295_XGMII_FIFO_CTRL_REC_LINK_INTR_MASK                                                            (0x1 << RTL8295_XGMII_FIFO_CTRL_REC_LINK_INTR_OFFSET)
  #define RTL8295_XGMII_FIFO_CTRL_LOOPBACK_10G_OFFSET                                                           (5)
  #define RTL8295_XGMII_FIFO_CTRL_LOOPBACK_10G_MASK                                                             (0x1 << RTL8295_XGMII_FIFO_CTRL_LOOPBACK_10G_OFFSET)
  #define RTL8295_XGMII_FIFO_CTRL_CLR_FF_10G_OFFSET                                                             (4)
  #define RTL8295_XGMII_FIFO_CTRL_CLR_FF_10G_MASK                                                               (0x1 << RTL8295_XGMII_FIFO_CTRL_CLR_FF_10G_OFFSET)
  #define RTL8295_XGMII_FIFO_CTRL_WATER_LEVEL_10G_OFFSET                                                        (0)
  #define RTL8295_XGMII_FIFO_CTRL_WATER_LEVEL_10G_MASK                                                          (0xF << RTL8295_XGMII_FIFO_CTRL_WATER_LEVEL_10G_OFFSET)

#define RTL8295_GMII_FIFO_CTRL_ADDR                                                                             (0x30)
  #define RTL8295_GMII_FIFO_CTRL_DUMMY_1G_OFFSET                                                                (15)
  #define RTL8295_GMII_FIFO_CTRL_DUMMY_1G_MASK                                                                  (0x1 << RTL8295_GMII_FIFO_CTRL_DUMMY_1G_OFFSET)
  #define RTL8295_GMII_FIFO_CTRL_SGM_ABLTY_NEW_OFFSET                                                           (14)
  #define RTL8295_GMII_FIFO_CTRL_SGM_ABLTY_NEW_MASK                                                             (0x1 << RTL8295_GMII_FIFO_CTRL_SGM_ABLTY_NEW_OFFSET)
  #define RTL8295_GMII_FIFO_CTRL_DED_LINE_DLY_SEL_OFFSET                                                        (11)
  #define RTL8295_GMII_FIFO_CTRL_DED_LINE_DLY_SEL_MASK                                                          (0x7 << RTL8295_GMII_FIFO_CTRL_DED_LINE_DLY_SEL_OFFSET)
  #define RTL8295_GMII_FIFO_CTRL_AUTO_CLR_DIS_OFFSET                                                            (10)
  #define RTL8295_GMII_FIFO_CTRL_AUTO_CLR_DIS_MASK                                                              (0x1 << RTL8295_GMII_FIFO_CTRL_AUTO_CLR_DIS_OFFSET)
  #define RTL8295_GMII_FIFO_CTRL_SRC_SEL_1G_OFFSET                                                              (9)
  #define RTL8295_GMII_FIFO_CTRL_SRC_SEL_1G_MASK                                                                (0x1 << RTL8295_GMII_FIFO_CTRL_SRC_SEL_1G_OFFSET)
  #define RTL8295_GMII_FIFO_CTRL_LOOPBACK_1G_OFFSET                                                             (8)
  #define RTL8295_GMII_FIFO_CTRL_LOOPBACK_1G_MASK                                                               (0x1 << RTL8295_GMII_FIFO_CTRL_LOOPBACK_1G_OFFSET)
  #define RTL8295_GMII_FIFO_CTRL_CLR_FF_1G_OFFSET                                                               (7)
  #define RTL8295_GMII_FIFO_CTRL_CLR_FF_1G_MASK                                                                 (0x1 << RTL8295_GMII_FIFO_CTRL_CLR_FF_1G_OFFSET)
  #define RTL8295_GMII_FIFO_CTRL_NON_FF_OUT_1G_OFFSET                                                           (6)
  #define RTL8295_GMII_FIFO_CTRL_NON_FF_OUT_1G_MASK                                                             (0x1 << RTL8295_GMII_FIFO_CTRL_NON_FF_OUT_1G_OFFSET)
  #define RTL8295_GMII_FIFO_CTRL_WATER_LEVEL_1G_FD_OFFSET                                                       (3)
  #define RTL8295_GMII_FIFO_CTRL_WATER_LEVEL_1G_FD_MASK                                                         (0x7 << RTL8295_GMII_FIFO_CTRL_WATER_LEVEL_1G_FD_OFFSET)
  #define RTL8295_GMII_FIFO_CTRL_WATER_LEVEL_1G_OFFSET                                                          (0)
  #define RTL8295_GMII_FIFO_CTRL_WATER_LEVEL_1G_MASK                                                            (0x7 << RTL8295_GMII_FIFO_CTRL_WATER_LEVEL_1G_OFFSET)

#define RTL8295_SOFT_RESET_CTRL_ADDR                                                                            (0x34)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_CKT_OFFSET                                                             (5)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_CKT_MASK                                                               (0x1 << RTL8295_SOFT_RESET_CTRL_SW_RST_CKT_OFFSET)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_MISC_OFFSET                                                            (4)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_MISC_MASK                                                              (0x1 << RTL8295_SOFT_RESET_CTRL_SW_RST_MISC_OFFSET)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_PLL_OFFSET                                                             (3)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_PLL_MASK                                                               (0x1 << RTL8295_SOFT_RESET_CTRL_SW_RST_PLL_OFFSET)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_SDS4567_OFFSET                                                         (2)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_SDS4567_MASK                                                           (0x1 << RTL8295_SOFT_RESET_CTRL_SW_RST_SDS4567_OFFSET)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_SDS012_OFFSET                                                          (1)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_SDS012_MASK                                                            (0x1 << RTL8295_SOFT_RESET_CTRL_SW_RST_SDS012_OFFSET)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_CHIP_OFFSET                                                            (0)
  #define RTL8295_SOFT_RESET_CTRL_SW_RST_CHIP_MASK                                                              (0x1 << RTL8295_SOFT_RESET_CTRL_SW_RST_CHIP_OFFSET)

#define RTL8295_SYS_CTRL_REG00_ADDR                                                                             (0x38)
  #define RTL8295_SYS_CTRL_REG00_ECO_REG_1507_OFFSET                                                            (7)
  #define RTL8295_SYS_CTRL_REG00_ECO_REG_1507_MASK                                                              (0x1FF << RTL8295_SYS_CTRL_REG00_ECO_REG_1507_OFFSET)
  #define RTL8295_SYS_CTRL_REG00_MMD_CHIP_SEL_OFFSET                                                            (6)
  #define RTL8295_SYS_CTRL_REG00_MMD_CHIP_SEL_MASK                                                              (0x1 << RTL8295_SYS_CTRL_REG00_MMD_CHIP_SEL_OFFSET)
  #define RTL8295_SYS_CTRL_REG00_LINK_SEL_OFFSET                                                                (5)
  #define RTL8295_SYS_CTRL_REG00_LINK_SEL_MASK                                                                  (0x1 << RTL8295_SYS_CTRL_REG00_LINK_SEL_OFFSET)
  #define RTL8295_SYS_CTRL_REG00_SDS_TMO_SEL_OFFSET                                                             (4)
  #define RTL8295_SYS_CTRL_REG00_SDS_TMO_SEL_MASK                                                               (0x1 << RTL8295_SYS_CTRL_REG00_SDS_TMO_SEL_OFFSET)
  #define RTL8295_SYS_CTRL_REG00_FRCLD_SDS_SEL_OFFSET                                                           (2)
  #define RTL8295_SYS_CTRL_REG00_FRCLD_SDS_SEL_MASK                                                             (0x3 << RTL8295_SYS_CTRL_REG00_FRCLD_SDS_SEL_OFFSET)
  #define RTL8295_SYS_CTRL_REG00_SYS_CLK_SEL_OFFSET                                                             (0)
  #define RTL8295_SYS_CTRL_REG00_SYS_CLK_SEL_MASK                                                               (0x3 << RTL8295_SYS_CTRL_REG00_SYS_CLK_SEL_OFFSET)

#define RTL8295_SYS_CTRL_REG01_ADDR                                                                             (0x3C)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S4_OFFSET                                                    (15)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S4_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S4_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S1_OFFSET                                                    (14)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S1_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S1_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S4_OFFSET                                                    (13)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S4_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S4_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S0_OFFSET                                                    (12)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S0_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S0_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S1_OFFSET                                                    (9)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S1_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S1_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S0_OFFSET                                                    (8)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S0_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S0_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S4_OFFSET                                                    (7)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S4_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S4_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S1_OFFSET                                                    (6)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S1_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S1_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S4_OFFSET                                                    (5)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S4_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S4_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S0_OFFSET                                                    (4)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S0_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S0_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S1_OFFSET                                                    (1)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S1_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S1_OFFSET)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S0_OFFSET                                                    (0)
  #define RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S0_MASK                                                      (0x1 << RTL8295_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S0_OFFSET)

#define RTL8295_LED_CTRL_REG_00_ADDR                                                                            (0x40)
  #define RTL8295_LED_CTRL_REG_00_LED_BLINK_SEL_OFFSET                                                          (9)
  #define RTL8295_LED_CTRL_REG_00_LED_BLINK_SEL_MASK                                                            (0x3 << RTL8295_LED_CTRL_REG_00_LED_BLINK_SEL_OFFSET)
  #define RTL8295_LED_CTRL_REG_00_LED_POLARITY_OFFSET                                                           (8)
  #define RTL8295_LED_CTRL_REG_00_LED_POLARITY_MASK                                                             (0x1 << RTL8295_LED_CTRL_REG_00_LED_POLARITY_OFFSET)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S7_OFFSET                                                              (7)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S7_MASK                                                                (0x1 << RTL8295_LED_CTRL_REG_00_LED_EN_S7_OFFSET)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S6_OFFSET                                                              (6)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S6_MASK                                                                (0x1 << RTL8295_LED_CTRL_REG_00_LED_EN_S6_OFFSET)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S5_OFFSET                                                              (5)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S5_MASK                                                                (0x1 << RTL8295_LED_CTRL_REG_00_LED_EN_S5_OFFSET)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S4_OFFSET                                                              (4)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S4_MASK                                                                (0x1 << RTL8295_LED_CTRL_REG_00_LED_EN_S4_OFFSET)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S3_OFFSET                                                              (3)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S3_MASK                                                                (0x1 << RTL8295_LED_CTRL_REG_00_LED_EN_S3_OFFSET)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S1_OFFSET                                                              (1)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S1_MASK                                                                (0x1 << RTL8295_LED_CTRL_REG_00_LED_EN_S1_OFFSET)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S0_OFFSET                                                              (0)
  #define RTL8295_LED_CTRL_REG_00_LED_EN_S0_MASK                                                                (0x1 << RTL8295_LED_CTRL_REG_00_LED_EN_S0_OFFSET)

#define RTL8295_PTP_CTRL_REG00_ADDR                                                                             (0x44)
  #define RTL8295_PTP_CTRL_REG00_PTP_TMR_CLK_SEL_OFFSET                                                         (12)
  #define RTL8295_PTP_CTRL_REG00_PTP_TMR_CLK_SEL_MASK                                                           (0x3 << RTL8295_PTP_CTRL_REG00_PTP_TMR_CLK_SEL_OFFSET)
  #define RTL8295_PTP_CTRL_REG00_PTP_RXCLK_SEL_OFFSET                                                           (11)
  #define RTL8295_PTP_CTRL_REG00_PTP_RXCLK_SEL_MASK                                                             (0x1 << RTL8295_PTP_CTRL_REG00_PTP_RXCLK_SEL_OFFSET)
  #define RTL8295_PTP_CTRL_REG00_PTP_INTR_POLARITY_OFFSET                                                       (10)
  #define RTL8295_PTP_CTRL_REG00_PTP_INTR_POLARITY_MASK                                                         (0x1 << RTL8295_PTP_CTRL_REG00_PTP_INTR_POLARITY_OFFSET)
  #define RTL8295_PTP_CTRL_REG00_UTP_SD_TMR_OFFSET                                                              (8)
  #define RTL8295_PTP_CTRL_REG00_UTP_SD_TMR_MASK                                                                (0x3 << RTL8295_PTP_CTRL_REG00_UTP_SD_TMR_OFFSET)
  #define RTL8295_PTP_CTRL_REG00_UTP_LINK_TMR_OFFSET                                                            (6)
  #define RTL8295_PTP_CTRL_REG00_UTP_LINK_TMR_MASK                                                              (0x3 << RTL8295_PTP_CTRL_REG00_UTP_LINK_TMR_OFFSET)
  #define RTL8295_PTP_CTRL_REG00_FIB_SD_TMR_OFFSET                                                              (4)
  #define RTL8295_PTP_CTRL_REG00_FIB_SD_TMR_MASK                                                                (0x3 << RTL8295_PTP_CTRL_REG00_FIB_SD_TMR_OFFSET)
  #define RTL8295_PTP_CTRL_REG00_FIB_LINK_TMR_OFFSET                                                            (2)
  #define RTL8295_PTP_CTRL_REG00_FIB_LINK_TMR_MASK                                                              (0x3 << RTL8295_PTP_CTRL_REG00_FIB_LINK_TMR_OFFSET)
  #define RTL8295_PTP_CTRL_REG00_FINAL_TMR_OFFSET                                                               (0)
  #define RTL8295_PTP_CTRL_REG00_FINAL_TMR_MASK                                                                 (0x3 << RTL8295_PTP_CTRL_REG00_FINAL_TMR_OFFSET)

#define RTL8295_IO_PAD_CTRL_00_ADDR                                                                             (0x48)
  #define RTL8295_IO_PAD_CTRL_00_MAC_125M_CLK_SMT_OFFSET                                                        (10)
  #define RTL8295_IO_PAD_CTRL_00_MAC_125M_CLK_SMT_MASK                                                          (0x1 << RTL8295_IO_PAD_CTRL_00_MAC_125M_CLK_SMT_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_MAC_125M_CLK_SLEW_OFFSET                                                       (9)
  #define RTL8295_IO_PAD_CTRL_00_MAC_125M_CLK_SLEW_MASK                                                         (0x1 << RTL8295_IO_PAD_CTRL_00_MAC_125M_CLK_SLEW_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_MAC_125M_CLK_DRV_OFFSET                                                        (8)
  #define RTL8295_IO_PAD_CTRL_00_MAC_125M_CLK_DRV_MASK                                                          (0x1 << RTL8295_IO_PAD_CTRL_00_MAC_125M_CLK_DRV_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_EXT_CLK_SMT_OFFSET                                                             (7)
  #define RTL8295_IO_PAD_CTRL_00_EXT_CLK_SMT_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_00_EXT_CLK_SMT_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_MDX_CK_SMT_OFFSET                                                              (6)
  #define RTL8295_IO_PAD_CTRL_00_MDX_CK_SMT_MASK                                                                (0x1 << RTL8295_IO_PAD_CTRL_00_MDX_CK_SMT_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_EXT_CLK_SLEW_OFFSET                                                            (5)
  #define RTL8295_IO_PAD_CTRL_00_EXT_CLK_SLEW_MASK                                                              (0x1 << RTL8295_IO_PAD_CTRL_00_EXT_CLK_SLEW_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_EXT_CLK_DRV_OFFSET                                                             (4)
  #define RTL8295_IO_PAD_CTRL_00_EXT_CLK_DRV_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_00_EXT_CLK_DRV_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_MDX_IO_SLEW_OFFSET                                                             (3)
  #define RTL8295_IO_PAD_CTRL_00_MDX_IO_SLEW_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_00_MDX_IO_SLEW_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_MDX_IO_DRV_OFFSET                                                              (2)
  #define RTL8295_IO_PAD_CTRL_00_MDX_IO_DRV_MASK                                                                (0x1 << RTL8295_IO_PAD_CTRL_00_MDX_IO_DRV_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_MDX_CK_SLEW_OFFSET                                                             (1)
  #define RTL8295_IO_PAD_CTRL_00_MDX_CK_SLEW_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_00_MDX_CK_SLEW_OFFSET)
  #define RTL8295_IO_PAD_CTRL_00_MDX_CK_DRV_OFFSET                                                              (0)
  #define RTL8295_IO_PAD_CTRL_00_MDX_CK_DRV_MASK                                                                (0x1 << RTL8295_IO_PAD_CTRL_00_MDX_CK_DRV_OFFSET)

#define RTL8295_IO_PAD_CTRL_01_ADDR                                                                             (0x4C)
  #define RTL8295_IO_PAD_CTRL_01_LED_S7_SLEW_OFFSET                                                             (10)
  #define RTL8295_IO_PAD_CTRL_01_LED_S7_SLEW_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S7_SLEW_OFFSET)
  #define RTL8295_IO_PAD_CTRL_01_LED_S7_DRV_OFFSET                                                              (9)
  #define RTL8295_IO_PAD_CTRL_01_LED_S7_DRV_MASK                                                                (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S7_DRV_OFFSET)
  #define RTL8295_IO_PAD_CTRL_01_LED_S6_SLEW_OFFSET                                                             (8)
  #define RTL8295_IO_PAD_CTRL_01_LED_S6_SLEW_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S6_SLEW_OFFSET)
  #define RTL8295_IO_PAD_CTRL_01_LED_S6_DRV_OFFSET                                                              (7)
  #define RTL8295_IO_PAD_CTRL_01_LED_S6_DRV_MASK                                                                (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S6_DRV_OFFSET)
  #define RTL8295_IO_PAD_CTRL_01_LED_S5_SLEW_OFFSET                                                             (6)
  #define RTL8295_IO_PAD_CTRL_01_LED_S5_SLEW_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S5_SLEW_OFFSET)
  #define RTL8295_IO_PAD_CTRL_01_LED_S5_DRV_OFFSET                                                              (5)
  #define RTL8295_IO_PAD_CTRL_01_LED_S5_DRV_MASK                                                                (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S5_DRV_OFFSET)
  #define RTL8295_IO_PAD_CTRL_01_LED_S4_SLEW_OFFSET                                                             (4)
  #define RTL8295_IO_PAD_CTRL_01_LED_S4_SLEW_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S4_SLEW_OFFSET)
  #define RTL8295_IO_PAD_CTRL_01_LED_S4_DRV_OFFSET                                                              (3)
  #define RTL8295_IO_PAD_CTRL_01_LED_S4_DRV_MASK                                                                (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S4_DRV_OFFSET)
  #define RTL8295_IO_PAD_CTRL_01_LED_S1_SLEW_OFFSET                                                             (1)
  #define RTL8295_IO_PAD_CTRL_01_LED_S1_SLEW_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S1_SLEW_OFFSET)
  #define RTL8295_IO_PAD_CTRL_01_LED_S0_SLEW_OFFSET                                                             (0)
  #define RTL8295_IO_PAD_CTRL_01_LED_S0_SLEW_MASK                                                               (0x1 << RTL8295_IO_PAD_CTRL_01_LED_S0_SLEW_OFFSET)

#define RTL8295_DBG_CTRL_REG00_ADDR                                                                             (0x50)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_15_OFFSET                                                          (15)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_15_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_15_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_14_OFFSET                                                          (14)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_14_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_14_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_13_OFFSET                                                          (13)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_13_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_13_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_12_OFFSET                                                          (12)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_12_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_12_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_11_OFFSET                                                          (11)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_11_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_11_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_10_OFFSET                                                          (10)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_10_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_10_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_9_OFFSET                                                           (9)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_9_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_9_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_8_OFFSET                                                           (8)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_8_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_8_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_7_OFFSET                                                           (7)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_7_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_7_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_6_OFFSET                                                           (6)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_6_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_6_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_5_OFFSET                                                           (5)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_5_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_5_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_4_OFFSET                                                           (4)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_4_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_4_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_3_OFFSET                                                           (3)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_3_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_3_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_2_OFFSET                                                           (2)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_2_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_2_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_1_OFFSET                                                           (1)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_1_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_1_OFFSET)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_0_OFFSET                                                           (0)
  #define RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_0_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG00_DBG_PIN_SEL_0_OFFSET)

#define RTL8295_DBG_CTRL_REG01_ADDR                                                                             (0x54)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_31_OFFSET                                                          (15)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_31_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_31_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_30_OFFSET                                                          (14)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_30_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_30_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_29_OFFSET                                                          (13)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_29_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_29_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_28_OFFSET                                                          (12)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_28_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_28_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_27_OFFSET                                                          (11)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_27_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_27_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_26_OFFSET                                                          (10)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_26_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_26_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_25_OFFSET                                                          (9)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_25_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_25_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_24_OFFSET                                                          (8)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_24_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_24_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_23_OFFSET                                                          (7)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_23_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_23_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_22_OFFSET                                                          (6)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_22_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_22_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_21_OFFSET                                                          (5)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_21_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_21_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_20_OFFSET                                                          (4)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_20_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_20_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_19_OFFSET                                                          (3)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_19_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_19_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_18_OFFSET                                                          (2)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_18_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_18_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_17_OFFSET                                                          (1)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_17_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_17_OFFSET)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_16_OFFSET                                                          (0)
  #define RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_16_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG01_DBG_PIN_SEL_16_OFFSET)

#define RTL8295_DBG_CTRL_REG02_ADDR                                                                             (0x58)
  #define RTL8295_DBG_CTRL_REG02_DBG_SLEW_OFFSET                                                                (4)
  #define RTL8295_DBG_CTRL_REG02_DBG_SLEW_MASK                                                                  (0x1 << RTL8295_DBG_CTRL_REG02_DBG_SLEW_OFFSET)
  #define RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_35_OFFSET                                                          (3)
  #define RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_35_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_35_OFFSET)
  #define RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_34_OFFSET                                                          (2)
  #define RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_34_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_34_OFFSET)
  #define RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_33_OFFSET                                                          (1)
  #define RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_33_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_33_OFFSET)
  #define RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_32_OFFSET                                                          (0)
  #define RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_32_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG02_DBG_PIN_SEL_32_OFFSET)

#define RTL8295_DBG_CTRL_REG03_ADDR                                                                             (0x5C)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_15_OFFSET                                                          (15)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_15_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_15_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_14_OFFSET                                                          (14)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_14_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_14_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_13_OFFSET                                                          (13)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_13_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_13_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_12_OFFSET                                                          (12)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_12_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_12_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_11_OFFSET                                                          (11)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_11_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_11_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_10_OFFSET                                                          (10)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_10_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_10_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_9_OFFSET                                                           (9)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_9_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_9_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_8_OFFSET                                                           (8)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_8_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_8_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_7_OFFSET                                                           (7)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_7_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_7_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_6_OFFSET                                                           (6)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_6_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_6_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_5_OFFSET                                                           (5)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_5_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_5_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_4_OFFSET                                                           (4)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_4_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_4_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_3_OFFSET                                                           (3)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_3_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_3_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_2_OFFSET                                                           (2)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_2_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_2_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_1_OFFSET                                                           (1)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_1_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_1_OFFSET)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_0_OFFSET                                                           (0)
  #define RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_0_MASK                                                             (0x1 << RTL8295_DBG_CTRL_REG03_DBG_PIN_DRV_0_OFFSET)

#define RTL8295_DBG_CTRL_REG04_ADDR                                                                             (0x60)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_31_OFFSET                                                          (15)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_31_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_31_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_30_OFFSET                                                          (14)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_30_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_30_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_29_OFFSET                                                          (13)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_29_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_29_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_28_OFFSET                                                          (12)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_28_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_28_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_27_OFFSET                                                          (11)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_27_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_27_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_26_OFFSET                                                          (10)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_26_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_26_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_25_OFFSET                                                          (9)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_25_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_25_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_24_OFFSET                                                          (8)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_24_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_24_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_23_OFFSET                                                          (7)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_23_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_23_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_22_OFFSET                                                          (6)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_22_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_22_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_21_OFFSET                                                          (5)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_21_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_21_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_20_OFFSET                                                          (4)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_20_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_20_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_19_OFFSET                                                          (3)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_19_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_19_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_18_OFFSET                                                          (2)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_18_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_18_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_17_OFFSET                                                          (1)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_17_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_17_OFFSET)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_16_OFFSET                                                          (0)
  #define RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_16_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG04_DBG_PIN_DRV_16_OFFSET)

#define RTL8295_DBG_CTRL_REG05_ADDR                                                                             (0x64)
  #define RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_35_OFFSET                                                          (3)
  #define RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_35_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_35_OFFSET)
  #define RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_34_OFFSET                                                          (2)
  #define RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_34_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_34_OFFSET)
  #define RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_33_OFFSET                                                          (1)
  #define RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_33_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_33_OFFSET)
  #define RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_32_OFFSET                                                          (0)
  #define RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_32_MASK                                                            (0x1 << RTL8295_DBG_CTRL_REG05_DBG_PIN_DRV_32_OFFSET)

#define RTL8295_TX_DIS_ADDR                                                                                     (0x68)
  #define RTL8295_TX_DIS_TX_DIS7_GPI_EN_OFFSET                                                                  (14)
  #define RTL8295_TX_DIS_TX_DIS7_GPI_EN_MASK                                                                    (0x1 << RTL8295_TX_DIS_TX_DIS7_GPI_EN_OFFSET)
  #define RTL8295_TX_DIS_TX_DIS6_GPI_EN_OFFSET                                                                  (13)
  #define RTL8295_TX_DIS_TX_DIS6_GPI_EN_MASK                                                                    (0x1 << RTL8295_TX_DIS_TX_DIS6_GPI_EN_OFFSET)
  #define RTL8295_TX_DIS_TX_DIS5_GPI_EN_OFFSET                                                                  (12)
  #define RTL8295_TX_DIS_TX_DIS5_GPI_EN_MASK                                                                    (0x1 << RTL8295_TX_DIS_TX_DIS5_GPI_EN_OFFSET)
  #define RTL8295_TX_DIS_TX_DIS4_GPI_EN_OFFSET                                                                  (11)
  #define RTL8295_TX_DIS_TX_DIS4_GPI_EN_MASK                                                                    (0x1 << RTL8295_TX_DIS_TX_DIS4_GPI_EN_OFFSET)
  #define RTL8295_TX_DIS_TX_DIS_ALL_OFFSET                                                                      (7)
  #define RTL8295_TX_DIS_TX_DIS_ALL_MASK                                                                        (0x1 << RTL8295_TX_DIS_TX_DIS_ALL_OFFSET)
  #define RTL8295_TX_DIS_TX_DIS7_OFFSET                                                                         (6)
  #define RTL8295_TX_DIS_TX_DIS7_MASK                                                                           (0x1 << RTL8295_TX_DIS_TX_DIS7_OFFSET)
  #define RTL8295_TX_DIS_TX_DIS6_OFFSET                                                                         (5)
  #define RTL8295_TX_DIS_TX_DIS6_MASK                                                                           (0x1 << RTL8295_TX_DIS_TX_DIS6_OFFSET)
  #define RTL8295_TX_DIS_TX_DIS5_OFFSET                                                                         (4)
  #define RTL8295_TX_DIS_TX_DIS5_MASK                                                                           (0x1 << RTL8295_TX_DIS_TX_DIS5_OFFSET)
  #define RTL8295_TX_DIS_TX_DIS4_OFFSET                                                                         (3)
  #define RTL8295_TX_DIS_TX_DIS4_MASK                                                                           (0x1 << RTL8295_TX_DIS_TX_DIS4_OFFSET)

#define RTL8295_STS_DEVAD_00_ADDR                                                                               (0x6C)
  #define RTL8295_STS_DEVAD_00_EN_TA_CHECK_OFFSET                                                               (5)
  #define RTL8295_STS_DEVAD_00_EN_TA_CHECK_MASK                                                                 (0x1 << RTL8295_STS_DEVAD_00_EN_TA_CHECK_OFFSET)
  #define RTL8295_STS_DEVAD_00_MMD_DEVAD_STS_OFFSET                                                             (0)
  #define RTL8295_STS_DEVAD_00_MMD_DEVAD_STS_MASK                                                               (0x1F << RTL8295_STS_DEVAD_00_MMD_DEVAD_STS_OFFSET)

#define RTL8295_STS_REGAD_00_ADDR                                                                               (0x70)
  #define RTL8295_STS_REGAD_00_MMD_REGAD_STS_OFFSET                                                             (0)
  #define RTL8295_STS_REGAD_00_MMD_REGAD_STS_MASK                                                               (0xFFFF << RTL8295_STS_REGAD_00_MMD_REGAD_STS_OFFSET)

/*
 * Feature: SERDES
 */
#define RTL8295_SDS_INDACS_CMD_ADDR                                                                             (0x80)
  #define RTL8295_SDS_INDACS_CMD_SDS_REG_IDACS_EN_OFFSET                                                        (2)
  #define RTL8295_SDS_INDACS_CMD_SDS_REG_IDACS_EN_MASK                                                          (0x1 << RTL8295_SDS_INDACS_CMD_SDS_REG_IDACS_EN_OFFSET)
  #define RTL8295_SDS_INDACS_CMD_RWOP_OFFSET                                                                    (1)
  #define RTL8295_SDS_INDACS_CMD_RWOP_MASK                                                                      (0x1 << RTL8295_SDS_INDACS_CMD_RWOP_OFFSET)
  #define RTL8295_SDS_INDACS_CMD_CMD_OFFSET                                                                     (0)
  #define RTL8295_SDS_INDACS_CMD_CMD_MASK                                                                       (0x1 << RTL8295_SDS_INDACS_CMD_CMD_OFFSET)

#define RTL8295_SDS_INDACS_ADDR_ADDR                                                                            (0x84)
  #define RTL8295_SDS_INDACS_ADDR_INDEX_OFFSET                                                                  (11)
  #define RTL8295_SDS_INDACS_ADDR_INDEX_MASK                                                                    (0x1F << RTL8295_SDS_INDACS_ADDR_INDEX_OFFSET)
  #define RTL8295_SDS_INDACS_ADDR_PAGE_OFFSET                                                                   (5)
  #define RTL8295_SDS_INDACS_ADDR_PAGE_MASK                                                                     (0x3F << RTL8295_SDS_INDACS_ADDR_PAGE_OFFSET)
  #define RTL8295_SDS_INDACS_ADDR_REG_OFFSET                                                                    (0)
  #define RTL8295_SDS_INDACS_ADDR_REG_MASK                                                                      (0x1F << RTL8295_SDS_INDACS_ADDR_REG_OFFSET)

#define RTL8295_SDS_INDACS_WDATA_ADDR                                                                           (0x88)
  #define RTL8295_SDS_INDACS_WDATA_WDATA_OFFSET                                                                 (0)
  #define RTL8295_SDS_INDACS_WDATA_WDATA_MASK                                                                   (0xFFFF << RTL8295_SDS_INDACS_WDATA_WDATA_OFFSET)

#define RTL8295_SDS_INDACS_RDATA_ADDR                                                                           (0x8C)
  #define RTL8295_SDS_INDACS_RDATA_RDATA_OFFSET                                                                 (0)
  #define RTL8295_SDS_INDACS_RDATA_RDATA_MASK                                                                   (0xFFFF << RTL8295_SDS_INDACS_RDATA_RDATA_OFFSET)

#define RTL8295_SDS_REG_BCST_ADDR                                                                               (0x90)
  #define RTL8295_SDS_REG_BCST_SDS_FRCLD_10G_EN_OFFSET                                                          (15)
  #define RTL8295_SDS_REG_BCST_SDS_FRCLD_10G_EN_MASK                                                            (0x1 << RTL8295_SDS_REG_BCST_SDS_FRCLD_10G_EN_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDS_SPD_FRC_1G_EN_OFFSET                                                         (14)
  #define RTL8295_SDS_REG_BCST_SDS_SPD_FRC_1G_EN_MASK                                                           (0x1 << RTL8295_SDS_REG_BCST_SDS_SPD_FRC_1G_EN_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDS_AUTO_CHG_EN_OFFSET                                                           (13)
  #define RTL8295_SDS_REG_BCST_SDS_AUTO_CHG_EN_MASK                                                             (0x1 << RTL8295_SDS_REG_BCST_SDS_AUTO_CHG_EN_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDS_BCST_IDX_OFFSET                                                              (8)
  #define RTL8295_SDS_REG_BCST_SDS_BCST_IDX_MASK                                                                (0x1F << RTL8295_SDS_REG_BCST_SDS_BCST_IDX_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S7_ON_OFFSET                                                         (7)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S7_ON_MASK                                                           (0x1 << RTL8295_SDS_REG_BCST_SDSREG_BCST_S7_ON_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S6_ON_OFFSET                                                         (6)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S6_ON_MASK                                                           (0x1 << RTL8295_SDS_REG_BCST_SDSREG_BCST_S6_ON_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S5_ON_OFFSET                                                         (5)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S5_ON_MASK                                                           (0x1 << RTL8295_SDS_REG_BCST_SDSREG_BCST_S5_ON_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S4_ON_OFFSET                                                         (4)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S4_ON_MASK                                                           (0x1 << RTL8295_SDS_REG_BCST_SDSREG_BCST_S4_ON_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S3_ON_OFFSET                                                         (3)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S3_ON_MASK                                                           (0x1 << RTL8295_SDS_REG_BCST_SDSREG_BCST_S3_ON_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S1_ON_OFFSET                                                         (1)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S1_ON_MASK                                                           (0x1 << RTL8295_SDS_REG_BCST_SDSREG_BCST_S1_ON_OFFSET)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S0_ON_OFFSET                                                         (0)
  #define RTL8295_SDS_REG_BCST_SDSREG_BCST_S0_ON_MASK                                                           (0x1 << RTL8295_SDS_REG_BCST_SDSREG_BCST_S0_ON_OFFSET)

#define RTL8295_SDS_PHY_SIDE_FRC_ADDR                                                                           (0x94)
  #define RTL8295_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_VAL_OFFSET                                                    (15)
  #define RTL8295_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_VAL_MASK                                                      (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_EN_OFFSET                                                     (14)
  #define RTL8295_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_EN_MASK                                                       (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_VAL_OFFSET                                                    (13)
  #define RTL8295_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_VAL_MASK                                                      (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_EN_OFFSET                                                     (12)
  #define RTL8295_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_EN_MASK                                                       (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_VAL_OFFSET                                                    (11)
  #define RTL8295_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_VAL_MASK                                                      (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_EN_OFFSET                                                     (10)
  #define RTL8295_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_EN_MASK                                                       (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_VAL_OFFSET                                                    (9)
  #define RTL8295_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_VAL_MASK                                                      (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_EN_OFFSET                                                     (8)
  #define RTL8295_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_EN_MASK                                                       (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_VAL_OFFSET                                                    (7)
  #define RTL8295_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_VAL_MASK                                                      (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_EN_OFFSET                                                     (6)
  #define RTL8295_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_EN_MASK                                                       (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_VAL_OFFSET                                                    (3)
  #define RTL8295_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_VAL_MASK                                                      (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_EN_OFFSET                                                     (2)
  #define RTL8295_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_EN_MASK                                                       (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_VAL_OFFSET                                                    (1)
  #define RTL8295_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_VAL_MASK                                                      (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_EN_OFFSET                                                     (0)
  #define RTL8295_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_EN_MASK                                                       (0x1 << RTL8295_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_EN_OFFSET)

#define RTL8295_SDS_OUI_00_ADDR                                                                                 (0x98)
  #define RTL8295_SDS_OUI_00_REALTEK_OUI_1500_OFFSET                                                            (0)
  #define RTL8295_SDS_OUI_00_REALTEK_OUI_1500_MASK                                                              (0xFFFF << RTL8295_SDS_OUI_00_REALTEK_OUI_1500_OFFSET)

#define RTL8295_SDS_OUI_01_ADDR                                                                                 (0x9C)
  #define RTL8295_SDS_OUI_01_MODEL_NO_OFFSET                                                                    (8)
  #define RTL8295_SDS_OUI_01_MODEL_NO_MASK                                                                      (0x3F << RTL8295_SDS_OUI_01_MODEL_NO_OFFSET)
  #define RTL8295_SDS_OUI_01_REALTEK_OUI_2316_OFFSET                                                            (0)
  #define RTL8295_SDS_OUI_01_REALTEK_OUI_2316_MASK                                                              (0xFF << RTL8295_SDS_OUI_01_REALTEK_OUI_2316_OFFSET)

#define RTL8295_SDS_OUI_02_ADDR                                                                                 (0xA0)
  #define RTL8295_SDS_OUI_02_REVISION_NO_OFFSET                                                                 (0)
  #define RTL8295_SDS_OUI_02_REVISION_NO_MASK                                                                   (0xF << RTL8295_SDS_OUI_02_REVISION_NO_OFFSET)

#define RTL8295_SDS_CTRL_S0_ADDR                                                                                (0xA4)
  #define RTL8295_SDS_CTRL_S0_TX_DISABLE_S0_OFFSET                                                              (15)
  #define RTL8295_SDS_CTRL_S0_TX_DISABLE_S0_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S0_TX_DISABLE_S0_OFFSET)
  #define RTL8295_SDS_CTRL_S0_RX_DISABLE_S0_OFFSET                                                              (14)
  #define RTL8295_SDS_CTRL_S0_RX_DISABLE_S0_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S0_RX_DISABLE_S0_OFFSET)
  #define RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P3_OFFSET                                                            (13)
  #define RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P3_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P2_OFFSET                                                            (12)
  #define RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P2_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P1_OFFSET                                                            (11)
  #define RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P1_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P0_OFFSET                                                            (10)
  #define RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P0_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S0_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_S0_SDS_ISO_ON_OFFSET                                                                 (9)
  #define RTL8295_SDS_CTRL_S0_SDS_ISO_ON_MASK                                                                   (0x1 << RTL8295_SDS_CTRL_S0_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_S0_SDS_FRC_LD_S0_OFFSET                                                              (8)
  #define RTL8295_SDS_CTRL_S0_SDS_FRC_LD_S0_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S0_SDS_FRC_LD_S0_OFFSET)
  #define RTL8295_SDS_CTRL_S0_LOAD_SDS_DFT_S0_OFFSET                                                            (7)
  #define RTL8295_SDS_CTRL_S0_LOAD_SDS_DFT_S0_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S0_LOAD_SDS_DFT_S0_OFFSET)
  #define RTL8295_SDS_CTRL_S0_ANA_10P9375G_S0_OFFSET                                                            (6)
  #define RTL8295_SDS_CTRL_S0_ANA_10P9375G_S0_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S0_ANA_10P9375G_S0_OFFSET)
  #define RTL8295_SDS_CTRL_S0_ECC_MODE_S0_OFFSET                                                                (5)
  #define RTL8295_SDS_CTRL_S0_ECC_MODE_S0_MASK                                                                  (0x1 << RTL8295_SDS_CTRL_S0_ECC_MODE_S0_OFFSET)
  #define RTL8295_SDS_CTRL_S0_SERDES_MODE_S0_OFFSET                                                             (0)
  #define RTL8295_SDS_CTRL_S0_SERDES_MODE_S0_MASK                                                               (0x1F << RTL8295_SDS_CTRL_S0_SERDES_MODE_S0_OFFSET)

#define RTL8295_SDS_CTRL_S1_ADDR                                                                                (0xA8)
  #define RTL8295_SDS_CTRL_S1_TX_DISABLE_S1_OFFSET                                                              (15)
  #define RTL8295_SDS_CTRL_S1_TX_DISABLE_S1_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S1_TX_DISABLE_S1_OFFSET)
  #define RTL8295_SDS_CTRL_S1_RX_DISABLE_S1_OFFSET                                                              (14)
  #define RTL8295_SDS_CTRL_S1_RX_DISABLE_S1_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S1_RX_DISABLE_S1_OFFSET)
  #define RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P3_OFFSET                                                            (13)
  #define RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P3_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P2_OFFSET                                                            (12)
  #define RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P2_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P1_OFFSET                                                            (11)
  #define RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P1_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P0_OFFSET                                                            (10)
  #define RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P0_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S1_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_S1_SDS_ISO_ON_OFFSET                                                                 (9)
  #define RTL8295_SDS_CTRL_S1_SDS_ISO_ON_MASK                                                                   (0x1 << RTL8295_SDS_CTRL_S1_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_S1_SDS_FRC_LD_S1_OFFSET                                                              (8)
  #define RTL8295_SDS_CTRL_S1_SDS_FRC_LD_S1_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S1_SDS_FRC_LD_S1_OFFSET)
  #define RTL8295_SDS_CTRL_S1_LOAD_SDS_DFT_S1_OFFSET                                                            (7)
  #define RTL8295_SDS_CTRL_S1_LOAD_SDS_DFT_S1_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S1_LOAD_SDS_DFT_S1_OFFSET)
  #define RTL8295_SDS_CTRL_S1_ANA_10P9375G_S1_OFFSET                                                            (6)
  #define RTL8295_SDS_CTRL_S1_ANA_10P9375G_S1_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S1_ANA_10P9375G_S1_OFFSET)
  #define RTL8295_SDS_CTRL_S1_ECC_MODE_S1_OFFSET                                                                (5)
  #define RTL8295_SDS_CTRL_S1_ECC_MODE_S1_MASK                                                                  (0x1 << RTL8295_SDS_CTRL_S1_ECC_MODE_S1_OFFSET)
  #define RTL8295_SDS_CTRL_S1_SERDES_MODE_S1_OFFSET                                                             (0)
  #define RTL8295_SDS_CTRL_S1_SERDES_MODE_S1_MASK                                                               (0x1F << RTL8295_SDS_CTRL_S1_SERDES_MODE_S1_OFFSET)

#define RTL8295_SDS_CTRL_S4_ADDR                                                                                (0xB0)
  #define RTL8295_SDS_CTRL_S4_TX_DISABLE_S4_OFFSET                                                              (15)
  #define RTL8295_SDS_CTRL_S4_TX_DISABLE_S4_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S4_TX_DISABLE_S4_OFFSET)
  #define RTL8295_SDS_CTRL_S4_RX_DISABLE_S4_OFFSET                                                              (14)
  #define RTL8295_SDS_CTRL_S4_RX_DISABLE_S4_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S4_RX_DISABLE_S4_OFFSET)
  #define RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P3_OFFSET                                                            (13)
  #define RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P3_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P2_OFFSET                                                            (12)
  #define RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P2_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P1_OFFSET                                                            (11)
  #define RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P1_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P0_OFFSET                                                            (10)
  #define RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P0_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S4_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_S4_SDS_ISO_ON_OFFSET                                                                 (9)
  #define RTL8295_SDS_CTRL_S4_SDS_ISO_ON_MASK                                                                   (0x1 << RTL8295_SDS_CTRL_S4_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_S4_SDS_FRC_LD_S4_OFFSET                                                              (8)
  #define RTL8295_SDS_CTRL_S4_SDS_FRC_LD_S4_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S4_SDS_FRC_LD_S4_OFFSET)
  #define RTL8295_SDS_CTRL_S4_LOAD_SDS_DFT_S4_OFFSET                                                            (7)
  #define RTL8295_SDS_CTRL_S4_LOAD_SDS_DFT_S4_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S4_LOAD_SDS_DFT_S4_OFFSET)
  #define RTL8295_SDS_CTRL_S4_ANA_10P9375G_S4_OFFSET                                                            (6)
  #define RTL8295_SDS_CTRL_S4_ANA_10P9375G_S4_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S4_ANA_10P9375G_S4_OFFSET)
  #define RTL8295_SDS_CTRL_S4_ECC_MODE_S4_OFFSET                                                                (5)
  #define RTL8295_SDS_CTRL_S4_ECC_MODE_S4_MASK                                                                  (0x1 << RTL8295_SDS_CTRL_S4_ECC_MODE_S4_OFFSET)
  #define RTL8295_SDS_CTRL_S4_SERDES_MODE_S4_OFFSET                                                             (0)
  #define RTL8295_SDS_CTRL_S4_SERDES_MODE_S4_MASK                                                               (0x1F << RTL8295_SDS_CTRL_S4_SERDES_MODE_S4_OFFSET)

#define RTL8295_SDS_CTRL_S5_ADDR                                                                                (0xB4)
  #define RTL8295_SDS_CTRL_S5_TX_DISABLE_S5_OFFSET                                                              (15)
  #define RTL8295_SDS_CTRL_S5_TX_DISABLE_S5_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S5_TX_DISABLE_S5_OFFSET)
  #define RTL8295_SDS_CTRL_S5_RX_DISABLE_S5_OFFSET                                                              (14)
  #define RTL8295_SDS_CTRL_S5_RX_DISABLE_S5_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S5_RX_DISABLE_S5_OFFSET)
  #define RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P3_OFFSET                                                            (13)
  #define RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P3_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P2_OFFSET                                                            (12)
  #define RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P2_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P1_OFFSET                                                            (11)
  #define RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P1_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P0_OFFSET                                                            (10)
  #define RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P0_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S5_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_S5_SDS_ISO_ON_OFFSET                                                                 (9)
  #define RTL8295_SDS_CTRL_S5_SDS_ISO_ON_MASK                                                                   (0x1 << RTL8295_SDS_CTRL_S5_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_S5_SDS_FRC_LD_S5_OFFSET                                                              (8)
  #define RTL8295_SDS_CTRL_S5_SDS_FRC_LD_S5_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S5_SDS_FRC_LD_S5_OFFSET)
  #define RTL8295_SDS_CTRL_S5_LOAD_SDS_DFT_S5_OFFSET                                                            (7)
  #define RTL8295_SDS_CTRL_S5_LOAD_SDS_DFT_S5_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S5_LOAD_SDS_DFT_S5_OFFSET)
  #define RTL8295_SDS_CTRL_S5_ANA_10P9375G_S5_OFFSET                                                            (6)
  #define RTL8295_SDS_CTRL_S5_ANA_10P9375G_S5_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S5_ANA_10P9375G_S5_OFFSET)
  #define RTL8295_SDS_CTRL_S5_ECC_MODE_S5_OFFSET                                                                (5)
  #define RTL8295_SDS_CTRL_S5_ECC_MODE_S5_MASK                                                                  (0x1 << RTL8295_SDS_CTRL_S5_ECC_MODE_S5_OFFSET)
  #define RTL8295_SDS_CTRL_S5_SERDES_MODE_S5_OFFSET                                                             (0)
  #define RTL8295_SDS_CTRL_S5_SERDES_MODE_S5_MASK                                                               (0x1F << RTL8295_SDS_CTRL_S5_SERDES_MODE_S5_OFFSET)

#define RTL8295_SDS_CTRL_S6_ADDR                                                                                (0xB8)
  #define RTL8295_SDS_CTRL_S6_TX_DISABLE_S6_OFFSET                                                              (15)
  #define RTL8295_SDS_CTRL_S6_TX_DISABLE_S6_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S6_TX_DISABLE_S6_OFFSET)
  #define RTL8295_SDS_CTRL_S6_RX_DISABLE_S6_OFFSET                                                              (14)
  #define RTL8295_SDS_CTRL_S6_RX_DISABLE_S6_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S6_RX_DISABLE_S6_OFFSET)
  #define RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P3_OFFSET                                                            (13)
  #define RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P3_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P2_OFFSET                                                            (12)
  #define RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P2_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P1_OFFSET                                                            (11)
  #define RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P1_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P0_OFFSET                                                            (10)
  #define RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P0_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S6_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_S6_SDS_ISO_ON_OFFSET                                                                 (9)
  #define RTL8295_SDS_CTRL_S6_SDS_ISO_ON_MASK                                                                   (0x1 << RTL8295_SDS_CTRL_S6_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_S6_SDS_FRC_LD_S6_OFFSET                                                              (8)
  #define RTL8295_SDS_CTRL_S6_SDS_FRC_LD_S6_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S6_SDS_FRC_LD_S6_OFFSET)
  #define RTL8295_SDS_CTRL_S6_LOAD_SDS_DFT_S6_OFFSET                                                            (7)
  #define RTL8295_SDS_CTRL_S6_LOAD_SDS_DFT_S6_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S6_LOAD_SDS_DFT_S6_OFFSET)
  #define RTL8295_SDS_CTRL_S6_ANA_10P9375G_S6_OFFSET                                                            (6)
  #define RTL8295_SDS_CTRL_S6_ANA_10P9375G_S6_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S6_ANA_10P9375G_S6_OFFSET)
  #define RTL8295_SDS_CTRL_S6_ECC_MODE_S6_OFFSET                                                                (5)
  #define RTL8295_SDS_CTRL_S6_ECC_MODE_S6_MASK                                                                  (0x1 << RTL8295_SDS_CTRL_S6_ECC_MODE_S6_OFFSET)
  #define RTL8295_SDS_CTRL_S6_SERDES_MODE_S6_OFFSET                                                             (0)
  #define RTL8295_SDS_CTRL_S6_SERDES_MODE_S6_MASK                                                               (0x1F << RTL8295_SDS_CTRL_S6_SERDES_MODE_S6_OFFSET)

#define RTL8295_SDS_CTRL_S7_ADDR                                                                                (0xBC)
  #define RTL8295_SDS_CTRL_S7_TX_DISABLE_S7_OFFSET                                                              (15)
  #define RTL8295_SDS_CTRL_S7_TX_DISABLE_S7_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S7_TX_DISABLE_S7_OFFSET)
  #define RTL8295_SDS_CTRL_S7_RX_DISABLE_S7_OFFSET                                                              (14)
  #define RTL8295_SDS_CTRL_S7_RX_DISABLE_S7_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S7_RX_DISABLE_S7_OFFSET)
  #define RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P3_OFFSET                                                            (13)
  #define RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P3_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P2_OFFSET                                                            (12)
  #define RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P2_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P1_OFFSET                                                            (11)
  #define RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P1_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P0_OFFSET                                                            (10)
  #define RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P0_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S7_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_S7_SDS_ISO_ON_OFFSET                                                                 (9)
  #define RTL8295_SDS_CTRL_S7_SDS_ISO_ON_MASK                                                                   (0x1 << RTL8295_SDS_CTRL_S7_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_S7_SDS_FRC_LD_S7_OFFSET                                                              (8)
  #define RTL8295_SDS_CTRL_S7_SDS_FRC_LD_S7_MASK                                                                (0x1 << RTL8295_SDS_CTRL_S7_SDS_FRC_LD_S7_OFFSET)
  #define RTL8295_SDS_CTRL_S7_LOAD_SDS_DFT_S7_OFFSET                                                            (7)
  #define RTL8295_SDS_CTRL_S7_LOAD_SDS_DFT_S7_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S7_LOAD_SDS_DFT_S7_OFFSET)
  #define RTL8295_SDS_CTRL_S7_ANA_10P9375G_S7_OFFSET                                                            (6)
  #define RTL8295_SDS_CTRL_S7_ANA_10P9375G_S7_MASK                                                              (0x1 << RTL8295_SDS_CTRL_S7_ANA_10P9375G_S7_OFFSET)
  #define RTL8295_SDS_CTRL_S7_ECC_MODE_S7_OFFSET                                                                (5)
  #define RTL8295_SDS_CTRL_S7_ECC_MODE_S7_MASK                                                                  (0x1 << RTL8295_SDS_CTRL_S7_ECC_MODE_S7_OFFSET)
  #define RTL8295_SDS_CTRL_S7_SERDES_MODE_S7_OFFSET                                                             (0)
  #define RTL8295_SDS_CTRL_S7_SERDES_MODE_S7_MASK                                                               (0x1F << RTL8295_SDS_CTRL_S7_SERDES_MODE_S7_OFFSET)

#define RTL8295_SDS_1G_LINK_ADDR                                                                                (0xF4)
  #define RTL8295_SDS_1G_LINK_SDS_S7P0_LINK_OFFSET                                                              (12)
  #define RTL8295_SDS_1G_LINK_SDS_S7P0_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S7P0_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S6P0_LINK_OFFSET                                                              (11)
  #define RTL8295_SDS_1G_LINK_SDS_S6P0_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S6P0_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S5P0_LINK_OFFSET                                                              (10)
  #define RTL8295_SDS_1G_LINK_SDS_S5P0_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S5P0_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S4P0_LINK_OFFSET                                                              (9)
  #define RTL8295_SDS_1G_LINK_SDS_S4P0_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S4P0_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S1P3_LINK_OFFSET                                                              (7)
  #define RTL8295_SDS_1G_LINK_SDS_S1P3_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S1P3_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S1P2_LINK_OFFSET                                                              (6)
  #define RTL8295_SDS_1G_LINK_SDS_S1P2_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S1P2_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S1P1_LINK_OFFSET                                                              (5)
  #define RTL8295_SDS_1G_LINK_SDS_S1P1_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S1P1_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S1P0_LINK_OFFSET                                                              (4)
  #define RTL8295_SDS_1G_LINK_SDS_S1P0_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S1P0_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S0P3_LINK_OFFSET                                                              (3)
  #define RTL8295_SDS_1G_LINK_SDS_S0P3_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S0P3_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S0P2_LINK_OFFSET                                                              (2)
  #define RTL8295_SDS_1G_LINK_SDS_S0P2_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S0P2_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S0P1_LINK_OFFSET                                                              (1)
  #define RTL8295_SDS_1G_LINK_SDS_S0P1_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S0P1_LINK_OFFSET)
  #define RTL8295_SDS_1G_LINK_SDS_S0P0_LINK_OFFSET                                                              (0)
  #define RTL8295_SDS_1G_LINK_SDS_S0P0_LINK_MASK                                                                (0x1 << RTL8295_SDS_1G_LINK_SDS_S0P0_LINK_OFFSET)

#define RTL8295_SDS_10G_LINK_ADDR                                                                               (0xF8)
  #define RTL8295_SDS_10G_LINK_SDS_S4TG_LINK_OFFSET                                                             (3)
  #define RTL8295_SDS_10G_LINK_SDS_S4TG_LINK_MASK                                                               (0x1 << RTL8295_SDS_10G_LINK_SDS_S4TG_LINK_OFFSET)
  #define RTL8295_SDS_10G_LINK_SDS_S1TG_LINK_OFFSET                                                             (1)
  #define RTL8295_SDS_10G_LINK_SDS_S1TG_LINK_MASK                                                               (0x1 << RTL8295_SDS_10G_LINK_SDS_S1TG_LINK_OFFSET)
  #define RTL8295_SDS_10G_LINK_SDS_S0TG_LINK_OFFSET                                                             (0)
  #define RTL8295_SDS_10G_LINK_SDS_S0TG_LINK_MASK                                                               (0x1 << RTL8295_SDS_10G_LINK_SDS_S0TG_LINK_OFFSET)

#define RTL8295_RXAUI_SEL_CHN_ADDR                                                                              (0xFC)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_SEL_OFFSET                                                               (11)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_SEL_MASK                                                                 (0x1 << RTL8295_RXAUI_SEL_CHN_RXIDLE_SEL_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S7_OFFSET                                                                (10)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S7_MASK                                                                  (0x1 << RTL8295_RXAUI_SEL_CHN_RXIDLE_S7_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S6_OFFSET                                                                (9)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S6_MASK                                                                  (0x1 << RTL8295_RXAUI_SEL_CHN_RXIDLE_S6_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S5_OFFSET                                                                (8)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S5_MASK                                                                  (0x1 << RTL8295_RXAUI_SEL_CHN_RXIDLE_S5_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S4_OFFSET                                                                (7)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S4_MASK                                                                  (0x1 << RTL8295_RXAUI_SEL_CHN_RXIDLE_S4_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S1_OFFSET                                                                (6)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S1_MASK                                                                  (0x1 << RTL8295_RXAUI_SEL_CHN_RXIDLE_S1_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S0_OFFSET                                                                (5)
  #define RTL8295_RXAUI_SEL_CHN_RXIDLE_S0_MASK                                                                  (0x1 << RTL8295_RXAUI_SEL_CHN_RXIDLE_S0_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_CFG_SDSY_FIBMD_OFFSET                                                           (4)
  #define RTL8295_RXAUI_SEL_CHN_CFG_SDSY_FIBMD_MASK                                                             (0x1 << RTL8295_RXAUI_SEL_CHN_CFG_SDSY_FIBMD_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_SDS_SEL_SGM_CHN_OFFSET                                                          (2)
  #define RTL8295_RXAUI_SEL_CHN_SDS_SEL_SGM_CHN_MASK                                                            (0x3 << RTL8295_RXAUI_SEL_CHN_SDS_SEL_SGM_CHN_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_SDS_RXAUI_SWAP_CHN_OFFSET                                                       (1)
  #define RTL8295_RXAUI_SEL_CHN_SDS_RXAUI_SWAP_CHN_MASK                                                         (0x1 << RTL8295_RXAUI_SEL_CHN_SDS_RXAUI_SWAP_CHN_OFFSET)
  #define RTL8295_RXAUI_SEL_CHN_SDS_RXAUI_SEL_CHN_OFFSET                                                        (0)
  #define RTL8295_RXAUI_SEL_CHN_SDS_RXAUI_SEL_CHN_MASK                                                          (0x1 << RTL8295_RXAUI_SEL_CHN_SDS_RXAUI_SEL_CHN_OFFSET)

/*
 * Feature: PTP_CTRL
 */
#define RTL8295_PTP_TIME_REG00_ADDR                                                                             (0x650)
  #define RTL8295_PTP_TIME_REG00_PTP_TIME_NSEC_L_OFFSET                                                         (0)
  #define RTL8295_PTP_TIME_REG00_PTP_TIME_NSEC_L_MASK                                                           (0xFFFF << RTL8295_PTP_TIME_REG00_PTP_TIME_NSEC_L_OFFSET)

#define RTL8295_PTP_TIME_REG01_ADDR                                                                             (0x654)
  #define RTL8295_PTP_TIME_REG01_PTP_TIME_EXEC_OFFSET                                                           (15)
  #define RTL8295_PTP_TIME_REG01_PTP_TIME_EXEC_MASK                                                             (0x1 << RTL8295_PTP_TIME_REG01_PTP_TIME_EXEC_OFFSET)
  #define RTL8295_PTP_TIME_REG01_PTP_TMR_REG0_DMY_14_OFFSET                                                     (14)
  #define RTL8295_PTP_TIME_REG01_PTP_TMR_REG0_DMY_14_MASK                                                       (0x1 << RTL8295_PTP_TIME_REG01_PTP_TMR_REG0_DMY_14_OFFSET)
  #define RTL8295_PTP_TIME_REG01_PTP_TIME_NSEC_H_OFFSET                                                         (0)
  #define RTL8295_PTP_TIME_REG01_PTP_TIME_NSEC_H_MASK                                                           (0x3FFF << RTL8295_PTP_TIME_REG01_PTP_TIME_NSEC_H_OFFSET)

#define RTL8295_PTP_TIME_REG02_ADDR                                                                             (0x658)
  #define RTL8295_PTP_TIME_REG02_PTP_TIME_SEC_L_OFFSET                                                          (0)
  #define RTL8295_PTP_TIME_REG02_PTP_TIME_SEC_L_MASK                                                            (0xFFFF << RTL8295_PTP_TIME_REG02_PTP_TIME_SEC_L_OFFSET)

#define RTL8295_PTP_TIME_REG03_ADDR                                                                             (0x65C)
  #define RTL8295_PTP_TIME_REG03_PTP_TIME_SEC_H_OFFSET                                                          (0)
  #define RTL8295_PTP_TIME_REG03_PTP_TIME_SEC_H_MASK                                                            (0xFFFF << RTL8295_PTP_TIME_REG03_PTP_TIME_SEC_H_OFFSET)

#define RTL8295_PTP_TIME_REG04_ADDR                                                                             (0x660)
  #define RTL8295_PTP_TIME_REG04_MAC_RANGE_OFFSET                                                               (6)
  #define RTL8295_PTP_TIME_REG04_MAC_RANGE_MASK                                                                 (0x3FF << RTL8295_PTP_TIME_REG04_MAC_RANGE_OFFSET)
  #define RTL8295_PTP_TIME_REG04_PTP_TIME_NSEC_CMD_OFFSET                                                       (4)
  #define RTL8295_PTP_TIME_REG04_PTP_TIME_NSEC_CMD_MASK                                                         (0x3 << RTL8295_PTP_TIME_REG04_PTP_TIME_NSEC_CMD_OFFSET)
  #define RTL8295_PTP_TIME_REG04_PTP_TMR_REG4_DMY_03_OFFSET                                                     (3)
  #define RTL8295_PTP_TIME_REG04_PTP_TMR_REG4_DMY_03_MASK                                                       (0x1 << RTL8295_PTP_TIME_REG04_PTP_TMR_REG4_DMY_03_OFFSET)
  #define RTL8295_PTP_TIME_REG04_TIMER_EN_FRC_OFFSET                                                            (2)
  #define RTL8295_PTP_TIME_REG04_TIMER_EN_FRC_MASK                                                              (0x1 << RTL8295_PTP_TIME_REG04_TIMER_EN_FRC_OFFSET)
  #define RTL8295_PTP_TIME_REG04_TIMER_1588_EN_OFFSET                                                           (1)
  #define RTL8295_PTP_TIME_REG04_TIMER_1588_EN_MASK                                                             (0x1 << RTL8295_PTP_TIME_REG04_TIMER_1588_EN_OFFSET)
  #define RTL8295_PTP_TIME_REG04_CLK_SRC_OFFSET                                                                 (0)
  #define RTL8295_PTP_TIME_REG04_CLK_SRC_MASK                                                                   (0x1 << RTL8295_PTP_TIME_REG04_CLK_SRC_OFFSET)

#define RTL8295_PTP_TIME_REG05_ADDR                                                                             (0x664)
  #define RTL8295_PTP_TIME_REG05_MAC_ADDR_L_OFFSET                                                              (0)
  #define RTL8295_PTP_TIME_REG05_MAC_ADDR_L_MASK                                                                (0xFFFF << RTL8295_PTP_TIME_REG05_MAC_ADDR_L_OFFSET)

#define RTL8295_PTP_TIME_REG06_ADDR                                                                             (0x668)
  #define RTL8295_PTP_TIME_REG06_MAC_ADDR_M_OFFSET                                                              (0)
  #define RTL8295_PTP_TIME_REG06_MAC_ADDR_M_MASK                                                                (0xFFFF << RTL8295_PTP_TIME_REG06_MAC_ADDR_M_OFFSET)

#define RTL8295_PTP_TIME_REG07_ADDR                                                                             (0x66C)
  #define RTL8295_PTP_TIME_REG07_MAC_ADDR_H_OFFSET                                                              (0)
  #define RTL8295_PTP_TIME_REG07_MAC_ADDR_H_MASK                                                                (0xFFFF << RTL8295_PTP_TIME_REG07_MAC_ADDR_H_OFFSET)

#define RTL8295_PTP_TIME_REG08_ADDR                                                                             (0x670)
  #define RTL8295_PTP_TIME_REG08_OTAG_TPID_OFFSET                                                               (0)
  #define RTL8295_PTP_TIME_REG08_OTAG_TPID_MASK                                                                 (0xFFFF << RTL8295_PTP_TIME_REG08_OTAG_TPID_OFFSET)

#define RTL8295_PTP_TIME_REG09_ADDR                                                                             (0x674)
  #define RTL8295_PTP_TIME_REG09_ITAG_TPID_OFFSET                                                               (0)
  #define RTL8295_PTP_TIME_REG09_ITAG_TPID_MASK                                                                 (0xFFFF << RTL8295_PTP_TIME_REG09_ITAG_TPID_OFFSET)

#define RTL8295_PTP_TIME_REG10_ADDR                                                                             (0x678)
  #define RTL8295_PTP_TIME_REG10_RD_PTP_TIME_NSEC_L_OFFSET                                                      (0)
  #define RTL8295_PTP_TIME_REG10_RD_PTP_TIME_NSEC_L_MASK                                                        (0xFFFF << RTL8295_PTP_TIME_REG10_RD_PTP_TIME_NSEC_L_OFFSET)

#define RTL8295_PTP_TIME_REG11_ADDR                                                                             (0x67C)
  #define RTL8295_PTP_TIME_REG11_RD_PTP_TIME_NSEC_H_OFFSET                                                      (0)
  #define RTL8295_PTP_TIME_REG11_RD_PTP_TIME_NSEC_H_MASK                                                        (0x3FFF << RTL8295_PTP_TIME_REG11_RD_PTP_TIME_NSEC_H_OFFSET)

#define RTL8295_PTP_TIME_REG12_ADDR                                                                             (0x680)
  #define RTL8295_PTP_TIME_REG12_RD_PTP_TIME_SEC_L_OFFSET                                                       (0)
  #define RTL8295_PTP_TIME_REG12_RD_PTP_TIME_SEC_L_MASK                                                         (0xFFFF << RTL8295_PTP_TIME_REG12_RD_PTP_TIME_SEC_L_OFFSET)

#define RTL8295_PTP_TIME_REG13_ADDR                                                                             (0x684)
  #define RTL8295_PTP_TIME_REG13_RD_PTP_TIME_SEC_H_OFFSET                                                       (0)
  #define RTL8295_PTP_TIME_REG13_RD_PTP_TIME_SEC_H_MASK                                                         (0xFFFF << RTL8295_PTP_TIME_REG13_RD_PTP_TIME_SEC_H_OFFSET)

#define RTL8295_PTP_TIME_REG14_ADDR                                                                             (0x688)
  #define RTL8295_PTP_TIME_REG14_PTP_TMR_REG14_DMY_1510_OFFSET                                                  (10)
  #define RTL8295_PTP_TIME_REG14_PTP_TMR_REG14_DMY_1510_MASK                                                    (0x3F << RTL8295_PTP_TIME_REG14_PTP_TMR_REG14_DMY_1510_OFFSET)
  #define RTL8295_PTP_TIME_REG14_EN_OFFLOAD_OFFSET                                                              (9)
  #define RTL8295_PTP_TIME_REG14_EN_OFFLOAD_MASK                                                                (0x1 << RTL8295_PTP_TIME_REG14_EN_OFFLOAD_OFFSET)
  #define RTL8295_PTP_TIME_REG14_SAVE_OFF_TS_OFFSET                                                             (8)
  #define RTL8295_PTP_TIME_REG14_SAVE_OFF_TS_MASK                                                               (0x1 << RTL8295_PTP_TIME_REG14_SAVE_OFF_TS_OFFSET)
  #define RTL8295_PTP_TIME_REG14_IMR_OFFSET                                                                     (0)
  #define RTL8295_PTP_TIME_REG14_IMR_MASK                                                                       (0xFF << RTL8295_PTP_TIME_REG14_IMR_OFFSET)

#define RTL8295_PTP_TIME_REG15_ADDR                                                                             (0x68C)
  #define RTL8295_PTP_TIME_REG15_PTP_INTR_0_OFFSET                                                              (0)
  #define RTL8295_PTP_TIME_REG15_PTP_INTR_0_MASK                                                                (0xFFFF << RTL8295_PTP_TIME_REG15_PTP_INTR_0_OFFSET)

#define RTL8295_PTP_TIME_REG16_ADDR                                                                             (0x690)
  #define RTL8295_PTP_TIME_REG16_PTP_INTR_1_OFFSET                                                              (0)
  #define RTL8295_PTP_TIME_REG16_PTP_INTR_1_MASK                                                                (0xFFFF << RTL8295_PTP_TIME_REG16_PTP_INTR_1_OFFSET)

#define RTL8295_PTP_TIME_REG17_ADDR                                                                             (0x694)
  #define RTL8295_PTP_TIME_REG17_PTP_TIME_FREQ_L_OFFSET                                                         (0)
  #define RTL8295_PTP_TIME_REG17_PTP_TIME_FREQ_L_MASK                                                           (0xFFFF << RTL8295_PTP_TIME_REG17_PTP_TIME_FREQ_L_OFFSET)

#define RTL8295_PTP_TIME_REG18_ADDR                                                                             (0x698)
  #define RTL8295_PTP_TIME_REG18_PTP_TIME_FREQ_H_OFFSET                                                         (0)
  #define RTL8295_PTP_TIME_REG18_PTP_TIME_FREQ_H_MASK                                                           (0xFFFF << RTL8295_PTP_TIME_REG18_PTP_TIME_FREQ_H_OFFSET)

#define RTL8295_PTP_S4P0_REG00_ADDR                                                                             (0x69C)
  #define RTL8295_PTP_S4P0_REG00_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8295_PTP_S4P0_REG00_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8295_PTP_S4P0_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_S4P0_REG01_ADDR                                                                             (0x6A0)
  #define RTL8295_PTP_S4P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_S4P0_REG01_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_S4P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S4P0_REG02_ADDR                                                                             (0x6A4)
  #define RTL8295_PTP_S4P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8295_PTP_S4P0_REG02_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8295_PTP_S4P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S4P0_REG03_ADDR                                                                             (0x6A8)
  #define RTL8295_PTP_S4P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8295_PTP_S4P0_REG03_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8295_PTP_S4P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_S4P0_REG04_ADDR                                                                             (0x6AC)
  #define RTL8295_PTP_S4P0_REG04_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8295_PTP_S4P0_REG04_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8295_PTP_S4P0_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_S4P0_REG05_ADDR                                                                             (0x6B0)
  #define RTL8295_PTP_S4P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_S4P0_REG05_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_S4P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S4P0_REG06_ADDR                                                                             (0x6B4)
  #define RTL8295_PTP_S4P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8295_PTP_S4P0_REG06_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8295_PTP_S4P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S4P0_REG07_ADDR                                                                             (0x6B8)
  #define RTL8295_PTP_S4P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8295_PTP_S4P0_REG07_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8295_PTP_S4P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_S4P0_REG08_ADDR                                                                             (0x6BC)
  #define RTL8295_PTP_S4P0_REG08_PORT_NSEC_B15_0_OFFSET                                                         (0)
  #define RTL8295_PTP_S4P0_REG08_PORT_NSEC_B15_0_MASK                                                           (0xFFFF << RTL8295_PTP_S4P0_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_S4P0_REG09_ADDR                                                                             (0x6C0)
  #define RTL8295_PTP_S4P0_REG09_PORT_NSEC_B29_16_OFFSET                                                        (0)
  #define RTL8295_PTP_S4P0_REG09_PORT_NSEC_B29_16_MASK                                                          (0x3FFF << RTL8295_PTP_S4P0_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_S4P0_REG10_ADDR                                                                             (0x6C4)
  #define RTL8295_PTP_S4P0_REG10_PORT_SEC_B15_0_OFFSET                                                          (0)
  #define RTL8295_PTP_S4P0_REG10_PORT_SEC_B15_0_MASK                                                            (0x3FFF << RTL8295_PTP_S4P0_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_S4P0_REG11_ADDR                                                                             (0x6C8)
  #define RTL8295_PTP_S4P0_REG11_PORT_SEC_B31_16_OFFSET                                                         (0)
  #define RTL8295_PTP_S4P0_REG11_PORT_SEC_B31_16_MASK                                                           (0x3FFF << RTL8295_PTP_S4P0_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_S4P0_REG12_ADDR                                                                             (0x6CC)
  #define RTL8295_PTP_S4P0_REG12_CFG_UDP_EN_OFFSET                                                              (9)
  #define RTL8295_PTP_S4P0_REG12_CFG_UDP_EN_MASK                                                                (0x1 << RTL8295_PTP_S4P0_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_S4P0_REG12_CFG_ETH_EN_OFFSET                                                              (8)
  #define RTL8295_PTP_S4P0_REG12_CFG_ETH_EN_MASK                                                                (0x1 << RTL8295_PTP_S4P0_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_S4P0_REG12_RX_PDELAY_RESP_OFFSET                                                          (7)
  #define RTL8295_PTP_S4P0_REG12_RX_PDELAY_RESP_MASK                                                            (0x1 << RTL8295_PTP_S4P0_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_S4P0_REG12_RX_PDELAY_REQ_OFFSET                                                           (6)
  #define RTL8295_PTP_S4P0_REG12_RX_PDELAY_REQ_MASK                                                             (0x1 << RTL8295_PTP_S4P0_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_S4P0_REG12_RX_DELAY_REQ_OFFSET                                                            (5)
  #define RTL8295_PTP_S4P0_REG12_RX_DELAY_REQ_MASK                                                              (0x1 << RTL8295_PTP_S4P0_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_S4P0_REG12_RX_SYNC_OFFSET                                                                 (4)
  #define RTL8295_PTP_S4P0_REG12_RX_SYNC_MASK                                                                   (0x1 << RTL8295_PTP_S4P0_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_S4P0_REG12_TX_PDELAY_RESP_OFFSET                                                          (3)
  #define RTL8295_PTP_S4P0_REG12_TX_PDELAY_RESP_MASK                                                            (0x1 << RTL8295_PTP_S4P0_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_S4P0_REG12_TX_PDELAY_REQ_OFFSET                                                           (2)
  #define RTL8295_PTP_S4P0_REG12_TX_PDELAY_REQ_MASK                                                             (0x1 << RTL8295_PTP_S4P0_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_S4P0_REG12_TX_DELAY_REQ_OFFSET                                                            (1)
  #define RTL8295_PTP_S4P0_REG12_TX_DELAY_REQ_MASK                                                              (0x1 << RTL8295_PTP_S4P0_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_S4P0_REG12_TX_SYNC_OFFSET                                                                 (0)
  #define RTL8295_PTP_S4P0_REG12_TX_SYNC_MASK                                                                   (0x1 << RTL8295_PTP_S4P0_REG12_TX_SYNC_OFFSET)

#define RTL8295_PTP_S5P0_REG00_ADDR                                                                             (0x6D0)
  #define RTL8295_PTP_S5P0_REG00_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8295_PTP_S5P0_REG00_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8295_PTP_S5P0_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_S5P0_REG01_ADDR                                                                             (0x6D4)
  #define RTL8295_PTP_S5P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_S5P0_REG01_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_S5P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S5P0_REG02_ADDR                                                                             (0x6D8)
  #define RTL8295_PTP_S5P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8295_PTP_S5P0_REG02_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8295_PTP_S5P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S5P0_REG03_ADDR                                                                             (0x6DC)
  #define RTL8295_PTP_S5P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8295_PTP_S5P0_REG03_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8295_PTP_S5P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_S5P0_REG04_ADDR                                                                             (0x6E0)
  #define RTL8295_PTP_S5P0_REG04_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8295_PTP_S5P0_REG04_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8295_PTP_S5P0_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_S5P0_REG05_ADDR                                                                             (0x6E4)
  #define RTL8295_PTP_S5P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_S5P0_REG05_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_S5P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S5P0_REG06_ADDR                                                                             (0x6E8)
  #define RTL8295_PTP_S5P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8295_PTP_S5P0_REG06_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8295_PTP_S5P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S5P0_REG07_ADDR                                                                             (0x6EC)
  #define RTL8295_PTP_S5P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8295_PTP_S5P0_REG07_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8295_PTP_S5P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_S5P0_REG08_ADDR                                                                             (0x6F0)
  #define RTL8295_PTP_S5P0_REG08_PORT_NSEC_B15_0_OFFSET                                                         (0)
  #define RTL8295_PTP_S5P0_REG08_PORT_NSEC_B15_0_MASK                                                           (0xFFFF << RTL8295_PTP_S5P0_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_S5P0_REG09_ADDR                                                                             (0x6F4)
  #define RTL8295_PTP_S5P0_REG09_PORT_NSEC_B29_16_OFFSET                                                        (0)
  #define RTL8295_PTP_S5P0_REG09_PORT_NSEC_B29_16_MASK                                                          (0x3FFF << RTL8295_PTP_S5P0_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_S5P0_REG10_ADDR                                                                             (0x6F8)
  #define RTL8295_PTP_S5P0_REG10_PORT_SEC_B15_0_OFFSET                                                          (0)
  #define RTL8295_PTP_S5P0_REG10_PORT_SEC_B15_0_MASK                                                            (0xFFFF << RTL8295_PTP_S5P0_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_S5P0_REG11_ADDR                                                                             (0x6FC)
  #define RTL8295_PTP_S5P0_REG11_PORT_SEC_B31_16_OFFSET                                                         (0)
  #define RTL8295_PTP_S5P0_REG11_PORT_SEC_B31_16_MASK                                                           (0xFFFF << RTL8295_PTP_S5P0_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_S5P0_REG12_ADDR                                                                             (0x700)
  #define RTL8295_PTP_S5P0_REG12_CFG_UDP_EN_OFFSET                                                              (9)
  #define RTL8295_PTP_S5P0_REG12_CFG_UDP_EN_MASK                                                                (0x1 << RTL8295_PTP_S5P0_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_S5P0_REG12_CFG_ETH_EN_OFFSET                                                              (8)
  #define RTL8295_PTP_S5P0_REG12_CFG_ETH_EN_MASK                                                                (0x1 << RTL8295_PTP_S5P0_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_S5P0_REG12_RX_PDELAY_RESP_OFFSET                                                          (7)
  #define RTL8295_PTP_S5P0_REG12_RX_PDELAY_RESP_MASK                                                            (0x1 << RTL8295_PTP_S5P0_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_S5P0_REG12_RX_PDELAY_REQ_OFFSET                                                           (6)
  #define RTL8295_PTP_S5P0_REG12_RX_PDELAY_REQ_MASK                                                             (0x1 << RTL8295_PTP_S5P0_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_S5P0_REG12_RX_DELAY_REQ_OFFSET                                                            (5)
  #define RTL8295_PTP_S5P0_REG12_RX_DELAY_REQ_MASK                                                              (0x1 << RTL8295_PTP_S5P0_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_S5P0_REG12_RX_SYNC_OFFSET                                                                 (4)
  #define RTL8295_PTP_S5P0_REG12_RX_SYNC_MASK                                                                   (0x1 << RTL8295_PTP_S5P0_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_S5P0_REG12_TX_PDELAY_RESP_OFFSET                                                          (3)
  #define RTL8295_PTP_S5P0_REG12_TX_PDELAY_RESP_MASK                                                            (0x1 << RTL8295_PTP_S5P0_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_S5P0_REG12_TX_PDELAY_REQ_OFFSET                                                           (2)
  #define RTL8295_PTP_S5P0_REG12_TX_PDELAY_REQ_MASK                                                             (0x1 << RTL8295_PTP_S5P0_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_S5P0_REG12_TX_DELAY_REQ_OFFSET                                                            (1)
  #define RTL8295_PTP_S5P0_REG12_TX_DELAY_REQ_MASK                                                              (0x1 << RTL8295_PTP_S5P0_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_S5P0_REG12_TX_SYNC_OFFSET                                                                 (0)
  #define RTL8295_PTP_S5P0_REG12_TX_SYNC_MASK                                                                   (0x1 << RTL8295_PTP_S5P0_REG12_TX_SYNC_OFFSET)

#define RTL8295_PTP_S6P0_REG00_ADDR                                                                             (0x704)
  #define RTL8295_PTP_S6P0_REG00_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8295_PTP_S6P0_REG00_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8295_PTP_S6P0_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_S6P0_REG01_ADDR                                                                             (0x708)
  #define RTL8295_PTP_S6P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_S6P0_REG01_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_S6P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S6P0_REG02_ADDR                                                                             (0x70C)
  #define RTL8295_PTP_S6P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8295_PTP_S6P0_REG02_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8295_PTP_S6P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S6P0_REG03_ADDR                                                                             (0x710)
  #define RTL8295_PTP_S6P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8295_PTP_S6P0_REG03_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8295_PTP_S6P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_S6P0_REG04_ADDR                                                                             (0x714)
  #define RTL8295_PTP_S6P0_REG04_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8295_PTP_S6P0_REG04_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8295_PTP_S6P0_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_S6P0_REG05_ADDR                                                                             (0x718)
  #define RTL8295_PTP_S6P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_S6P0_REG05_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_S6P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S6P0_REG06_ADDR                                                                             (0x71C)
  #define RTL8295_PTP_S6P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8295_PTP_S6P0_REG06_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8295_PTP_S6P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S6P0_REG07_ADDR                                                                             (0x720)
  #define RTL8295_PTP_S6P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8295_PTP_S6P0_REG07_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8295_PTP_S6P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_S6P0_REG08_ADDR                                                                             (0x724)
  #define RTL8295_PTP_S6P0_REG08_PORT_NSEC_B15_0_OFFSET                                                         (0)
  #define RTL8295_PTP_S6P0_REG08_PORT_NSEC_B15_0_MASK                                                           (0xFFFF << RTL8295_PTP_S6P0_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_S6P0_REG09_ADDR                                                                             (0x728)
  #define RTL8295_PTP_S6P0_REG09_PORT_NSEC_B29_16_OFFSET                                                        (0)
  #define RTL8295_PTP_S6P0_REG09_PORT_NSEC_B29_16_MASK                                                          (0x3FFF << RTL8295_PTP_S6P0_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_S6P0_REG10_ADDR                                                                             (0x72C)
  #define RTL8295_PTP_S6P0_REG10_PORT_SEC_B15_0_OFFSET                                                          (0)
  #define RTL8295_PTP_S6P0_REG10_PORT_SEC_B15_0_MASK                                                            (0xFFFF << RTL8295_PTP_S6P0_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_S6P0_REG11_ADDR                                                                             (0x730)
  #define RTL8295_PTP_S6P0_REG11_PORT_SEC_B31_16_OFFSET                                                         (0)
  #define RTL8295_PTP_S6P0_REG11_PORT_SEC_B31_16_MASK                                                           (0xFFFF << RTL8295_PTP_S6P0_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_S6P0_REG12_ADDR                                                                             (0x734)
  #define RTL8295_PTP_S6P0_REG12_CFG_UDP_EN_OFFSET                                                              (9)
  #define RTL8295_PTP_S6P0_REG12_CFG_UDP_EN_MASK                                                                (0x1 << RTL8295_PTP_S6P0_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_S6P0_REG12_CFG_ETH_EN_OFFSET                                                              (8)
  #define RTL8295_PTP_S6P0_REG12_CFG_ETH_EN_MASK                                                                (0x1 << RTL8295_PTP_S6P0_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_S6P0_REG12_RX_PDELAY_RESP_OFFSET                                                          (7)
  #define RTL8295_PTP_S6P0_REG12_RX_PDELAY_RESP_MASK                                                            (0x1 << RTL8295_PTP_S6P0_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_S6P0_REG12_RX_PDELAY_REQ_OFFSET                                                           (6)
  #define RTL8295_PTP_S6P0_REG12_RX_PDELAY_REQ_MASK                                                             (0x1 << RTL8295_PTP_S6P0_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_S6P0_REG12_RX_DELAY_REQ_OFFSET                                                            (5)
  #define RTL8295_PTP_S6P0_REG12_RX_DELAY_REQ_MASK                                                              (0x1 << RTL8295_PTP_S6P0_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_S6P0_REG12_RX_SYNC_OFFSET                                                                 (4)
  #define RTL8295_PTP_S6P0_REG12_RX_SYNC_MASK                                                                   (0x1 << RTL8295_PTP_S6P0_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_S6P0_REG12_TX_PDELAY_RESP_OFFSET                                                          (3)
  #define RTL8295_PTP_S6P0_REG12_TX_PDELAY_RESP_MASK                                                            (0x1 << RTL8295_PTP_S6P0_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_S6P0_REG12_TX_PDELAY_REQ_OFFSET                                                           (2)
  #define RTL8295_PTP_S6P0_REG12_TX_PDELAY_REQ_MASK                                                             (0x1 << RTL8295_PTP_S6P0_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_S6P0_REG12_TX_DELAY_REQ_OFFSET                                                            (1)
  #define RTL8295_PTP_S6P0_REG12_TX_DELAY_REQ_MASK                                                              (0x1 << RTL8295_PTP_S6P0_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_S6P0_REG12_TX_SYNC_OFFSET                                                                 (0)
  #define RTL8295_PTP_S6P0_REG12_TX_SYNC_MASK                                                                   (0x1 << RTL8295_PTP_S6P0_REG12_TX_SYNC_OFFSET)

#define RTL8295_PTP_S7P0_REG00_ADDR                                                                             (0x738)
  #define RTL8295_PTP_S7P0_REG00_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8295_PTP_S7P0_REG00_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8295_PTP_S7P0_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_S7P0_REG01_ADDR                                                                             (0x73C)
  #define RTL8295_PTP_S7P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_S7P0_REG01_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_S7P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S7P0_REG02_ADDR                                                                             (0x740)
  #define RTL8295_PTP_S7P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8295_PTP_S7P0_REG02_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8295_PTP_S7P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S7P0_REG03_ADDR                                                                             (0x744)
  #define RTL8295_PTP_S7P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8295_PTP_S7P0_REG03_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8295_PTP_S7P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_S7P0_REG04_ADDR                                                                             (0x748)
  #define RTL8295_PTP_S7P0_REG04_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8295_PTP_S7P0_REG04_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8295_PTP_S7P0_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_S7P0_REG05_ADDR                                                                             (0x74C)
  #define RTL8295_PTP_S7P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_S7P0_REG05_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_S7P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S7P0_REG06_ADDR                                                                             (0x750)
  #define RTL8295_PTP_S7P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8295_PTP_S7P0_REG06_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8295_PTP_S7P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_S7P0_REG07_ADDR                                                                             (0x754)
  #define RTL8295_PTP_S7P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8295_PTP_S7P0_REG07_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8295_PTP_S7P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_S7P0_REG08_ADDR                                                                             (0x758)
  #define RTL8295_PTP_S7P0_REG08_PORT_NSEC_B15_0_OFFSET                                                         (0)
  #define RTL8295_PTP_S7P0_REG08_PORT_NSEC_B15_0_MASK                                                           (0xFFFF << RTL8295_PTP_S7P0_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_S7P0_REG09_ADDR                                                                             (0x75C)
  #define RTL8295_PTP_S7P0_REG09_PORT_NSEC_B29_16_OFFSET                                                        (0)
  #define RTL8295_PTP_S7P0_REG09_PORT_NSEC_B29_16_MASK                                                          (0x3FFF << RTL8295_PTP_S7P0_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_S7P0_REG10_ADDR                                                                             (0x760)
  #define RTL8295_PTP_S7P0_REG10_PORT_SEC_B15_0_OFFSET                                                          (0)
  #define RTL8295_PTP_S7P0_REG10_PORT_SEC_B15_0_MASK                                                            (0xFFFF << RTL8295_PTP_S7P0_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_S7P0_REG11_ADDR                                                                             (0x764)
  #define RTL8295_PTP_S7P0_REG11_PORT_SEC_B31_16_OFFSET                                                         (0)
  #define RTL8295_PTP_S7P0_REG11_PORT_SEC_B31_16_MASK                                                           (0xFFFF << RTL8295_PTP_S7P0_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_S7P0_REG12_ADDR                                                                             (0x768)
  #define RTL8295_PTP_S7P0_REG12_CFG_UDP_EN_OFFSET                                                              (9)
  #define RTL8295_PTP_S7P0_REG12_CFG_UDP_EN_MASK                                                                (0x1 << RTL8295_PTP_S7P0_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_S7P0_REG12_CFG_ETH_EN_OFFSET                                                              (8)
  #define RTL8295_PTP_S7P0_REG12_CFG_ETH_EN_MASK                                                                (0x1 << RTL8295_PTP_S7P0_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_S7P0_REG12_RX_PDELAY_RESP_OFFSET                                                          (7)
  #define RTL8295_PTP_S7P0_REG12_RX_PDELAY_RESP_MASK                                                            (0x1 << RTL8295_PTP_S7P0_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_S7P0_REG12_RX_PDELAY_REQ_OFFSET                                                           (6)
  #define RTL8295_PTP_S7P0_REG12_RX_PDELAY_REQ_MASK                                                             (0x1 << RTL8295_PTP_S7P0_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_S7P0_REG12_RX_DELAY_REQ_OFFSET                                                            (5)
  #define RTL8295_PTP_S7P0_REG12_RX_DELAY_REQ_MASK                                                              (0x1 << RTL8295_PTP_S7P0_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_S7P0_REG12_RX_SYNC_OFFSET                                                                 (4)
  #define RTL8295_PTP_S7P0_REG12_RX_SYNC_MASK                                                                   (0x1 << RTL8295_PTP_S7P0_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_S7P0_REG12_TX_PDELAY_RESP_OFFSET                                                          (3)
  #define RTL8295_PTP_S7P0_REG12_TX_PDELAY_RESP_MASK                                                            (0x1 << RTL8295_PTP_S7P0_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_S7P0_REG12_TX_PDELAY_REQ_OFFSET                                                           (2)
  #define RTL8295_PTP_S7P0_REG12_TX_PDELAY_REQ_MASK                                                             (0x1 << RTL8295_PTP_S7P0_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_S7P0_REG12_TX_DELAY_REQ_OFFSET                                                            (1)
  #define RTL8295_PTP_S7P0_REG12_TX_DELAY_REQ_MASK                                                              (0x1 << RTL8295_PTP_S7P0_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_S7P0_REG12_TX_SYNC_OFFSET                                                                 (0)
  #define RTL8295_PTP_S7P0_REG12_TX_SYNC_MASK                                                                   (0x1 << RTL8295_PTP_S7P0_REG12_TX_SYNC_OFFSET)

#define RTL8295_PTP_TG_REG00_ADDR                                                                               (0x76C)
  #define RTL8295_PTP_TG_REG00_TX_SYNC_SEQ_ID_OFFSET                                                            (0)
  #define RTL8295_PTP_TG_REG00_TX_SYNC_SEQ_ID_MASK                                                              (0xFFFF << RTL8295_PTP_TG_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_TG_REG01_ADDR                                                                               (0x770)
  #define RTL8295_PTP_TG_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET                                                       (0)
  #define RTL8295_PTP_TG_REG01_TX_DELAY_REQ_SEQ_ID_MASK                                                         (0xFFFF << RTL8295_PTP_TG_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_TG_REG02_ADDR                                                                               (0x774)
  #define RTL8295_PTP_TG_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                      (0)
  #define RTL8295_PTP_TG_REG02_TX_PDELAY_REQ_SEQ_ID_MASK                                                        (0xFFFF << RTL8295_PTP_TG_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_TG_REG03_ADDR                                                                               (0x778)
  #define RTL8295_PTP_TG_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_TG_REG03_TX_PDELAY_RESP_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_TG_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_TG_REG04_ADDR                                                                               (0x77C)
  #define RTL8295_PTP_TG_REG04_RX_SYNC_SEQ_ID_OFFSET                                                            (0)
  #define RTL8295_PTP_TG_REG04_RX_SYNC_SEQ_ID_MASK                                                              (0xFFFF << RTL8295_PTP_TG_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_TG_REG05_ADDR                                                                               (0x780)
  #define RTL8295_PTP_TG_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET                                                       (0)
  #define RTL8295_PTP_TG_REG05_RX_DELAY_REQ_SEQ_ID_MASK                                                         (0xFFFF << RTL8295_PTP_TG_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_TG_REG06_ADDR                                                                               (0x784)
  #define RTL8295_PTP_TG_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                      (0)
  #define RTL8295_PTP_TG_REG06_RX_PDELAY_REQ_SEQ_ID_MASK                                                        (0xFFFF << RTL8295_PTP_TG_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_TG_REG07_ADDR                                                                               (0x788)
  #define RTL8295_PTP_TG_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                     (0)
  #define RTL8295_PTP_TG_REG07_RX_PDELAY_RESP_SEQ_ID_MASK                                                       (0xFFFF << RTL8295_PTP_TG_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_TG_REG08_ADDR                                                                               (0x78C)
  #define RTL8295_PTP_TG_REG08_PORT_NSEC_B15_0_OFFSET                                                           (0)
  #define RTL8295_PTP_TG_REG08_PORT_NSEC_B15_0_MASK                                                             (0xFFFF << RTL8295_PTP_TG_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_TG_REG09_ADDR                                                                               (0x790)
  #define RTL8295_PTP_TG_REG09_PORT_NSEC_B29_16_OFFSET                                                          (0)
  #define RTL8295_PTP_TG_REG09_PORT_NSEC_B29_16_MASK                                                            (0x3FFF << RTL8295_PTP_TG_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_TG_REG10_ADDR                                                                               (0x794)
  #define RTL8295_PTP_TG_REG10_PORT_SEC_B15_0_OFFSET                                                            (0)
  #define RTL8295_PTP_TG_REG10_PORT_SEC_B15_0_MASK                                                              (0xFFFF << RTL8295_PTP_TG_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_TG_REG11_ADDR                                                                               (0x798)
  #define RTL8295_PTP_TG_REG11_PORT_SEC_B31_16_OFFSET                                                           (0)
  #define RTL8295_PTP_TG_REG11_PORT_SEC_B31_16_MASK                                                             (0xFFFF << RTL8295_PTP_TG_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_TG_REG12_ADDR                                                                               (0x79C)
  #define RTL8295_PTP_TG_REG12_CFG_UDP_EN_OFFSET                                                                (9)
  #define RTL8295_PTP_TG_REG12_CFG_UDP_EN_MASK                                                                  (0x1 << RTL8295_PTP_TG_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_TG_REG12_CFG_ETH_EN_OFFSET                                                                (8)
  #define RTL8295_PTP_TG_REG12_CFG_ETH_EN_MASK                                                                  (0x1 << RTL8295_PTP_TG_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_TG_REG12_RX_PDELAY_RESP_OFFSET                                                            (7)
  #define RTL8295_PTP_TG_REG12_RX_PDELAY_RESP_MASK                                                              (0x1 << RTL8295_PTP_TG_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_TG_REG12_RX_PDELAY_REQ_OFFSET                                                             (6)
  #define RTL8295_PTP_TG_REG12_RX_PDELAY_REQ_MASK                                                               (0x1 << RTL8295_PTP_TG_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_TG_REG12_RX_DELAY_REQ_OFFSET                                                              (5)
  #define RTL8295_PTP_TG_REG12_RX_DELAY_REQ_MASK                                                                (0x1 << RTL8295_PTP_TG_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_TG_REG12_RX_SYNC_OFFSET                                                                   (4)
  #define RTL8295_PTP_TG_REG12_RX_SYNC_MASK                                                                     (0x1 << RTL8295_PTP_TG_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_TG_REG12_TX_PDELAY_RESP_OFFSET                                                            (3)
  #define RTL8295_PTP_TG_REG12_TX_PDELAY_RESP_MASK                                                              (0x1 << RTL8295_PTP_TG_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_TG_REG12_TX_PDELAY_REQ_OFFSET                                                             (2)
  #define RTL8295_PTP_TG_REG12_TX_PDELAY_REQ_MASK                                                               (0x1 << RTL8295_PTP_TG_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_TG_REG12_TX_DELAY_REQ_OFFSET                                                              (1)
  #define RTL8295_PTP_TG_REG12_TX_DELAY_REQ_MASK                                                                (0x1 << RTL8295_PTP_TG_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_TG_REG12_TX_SYNC_OFFSET                                                                   (0)
  #define RTL8295_PTP_TG_REG12_TX_SYNC_MASK                                                                     (0x1 << RTL8295_PTP_TG_REG12_TX_SYNC_OFFSET)

#define RTL8295_PTP_TIME_REG19_ADDR                                                                             (0x530)
  #define RTL8295_PTP_TIME_REG19_PTP_VERSION_OFFSET                                                             (0)
  #define RTL8295_PTP_TIME_REG19_PTP_VERSION_MASK                                                               (0xFFFF << RTL8295_PTP_TIME_REG19_PTP_VERSION_OFFSET)

#define RTL8295_PTP_TIME_REG22_ADDR                                                                             (0x534)
  #define RTL8295_PTP_TIME_REG22_PTP_TIME_SEC_HH_OFFSET                                                         (0)
  #define RTL8295_PTP_TIME_REG22_PTP_TIME_SEC_HH_MASK                                                           (0xFFFF << RTL8295_PTP_TIME_REG22_PTP_TIME_SEC_HH_OFFSET)

#define RTL8295_PTP_TIME_REG23_ADDR                                                                             (0x538)
  #define RTL8295_PTP_TIME_REG23_RD_PTP_TIME_SEC_HH_OFFSET                                                      (0)
  #define RTL8295_PTP_TIME_REG23_RD_PTP_TIME_SEC_HH_MASK                                                        (0xFFFF << RTL8295_PTP_TIME_REG23_RD_PTP_TIME_SEC_HH_OFFSET)

#define RTL8295_PTP_TIME_REG24_ADDR                                                                             (0x53C)
  #define RTL8295_PTP_TIME_REG24_OTAG_TPID_1_OFFSET                                                             (0)
  #define RTL8295_PTP_TIME_REG24_OTAG_TPID_1_MASK                                                               (0xFFFF << RTL8295_PTP_TIME_REG24_OTAG_TPID_1_OFFSET)

#define RTL8295_PTP_TIME_REG25_ADDR                                                                             (0x540)
  #define RTL8295_PTP_TIME_REG25_ITAG_TPID_1_OFFSET                                                             (0)
  #define RTL8295_PTP_TIME_REG25_ITAG_TPID_1_MASK                                                               (0xFFFF << RTL8295_PTP_TIME_REG25_ITAG_TPID_1_OFFSET)

#define RTL8295_PTP_TIME_REG26_ADDR                                                                             (0x544)
  #define RTL8295_PTP_TIME_REG26_OTAG_TPID_2_OFFSET                                                             (0)
  #define RTL8295_PTP_TIME_REG26_OTAG_TPID_2_MASK                                                               (0xFFFF << RTL8295_PTP_TIME_REG26_OTAG_TPID_2_OFFSET)

#define RTL8295_PTP_TIME_REG27_ADDR                                                                             (0x548)
  #define RTL8295_PTP_TIME_REG27_ITAG_TPID_2_OFFSET                                                             (0)
  #define RTL8295_PTP_TIME_REG27_ITAG_TPID_2_MASK                                                               (0xFFFF << RTL8295_PTP_TIME_REG27_ITAG_TPID_2_OFFSET)

#define RTL8295_PTP_TIME_REG28_ADDR                                                                             (0x54C)
  #define RTL8295_PTP_TIME_REG28_OTAG_TPID_3_OFFSET                                                             (0)
  #define RTL8295_PTP_TIME_REG28_OTAG_TPID_3_MASK                                                               (0xFFFF << RTL8295_PTP_TIME_REG28_OTAG_TPID_3_OFFSET)

#define RTL8295_PTP_TIME_REG29_ADDR                                                                             (0x550)
  #define RTL8295_PTP_TIME_REG29_ITAG_TPID_3_OFFSET                                                             (0)
  #define RTL8295_PTP_TIME_REG29_ITAG_TPID_3_MASK                                                               (0xFFFF << RTL8295_PTP_TIME_REG29_ITAG_TPID_3_OFFSET)

#define RTL8295_PTP_S4P0_REG13_ADDR                                                                             (0x554)
  #define RTL8295_PTP_S4P0_REG13_PORT_SEC_B47_32_OFFSET                                                         (0)
  #define RTL8295_PTP_S4P0_REG13_PORT_SEC_B47_32_MASK                                                           (0xFFFF << RTL8295_PTP_S4P0_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_PTP_S5P0_REG13_ADDR                                                                             (0x558)
  #define RTL8295_PTP_S5P0_REG13_PORT_SEC_B47_32_OFFSET                                                         (0)
  #define RTL8295_PTP_S5P0_REG13_PORT_SEC_B47_32_MASK                                                           (0xFFFF << RTL8295_PTP_S5P0_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_PTP_S6P0_REG13_ADDR                                                                             (0x55C)
  #define RTL8295_PTP_S6P0_REG13_PORT_SEC_B47_32_OFFSET                                                         (0)
  #define RTL8295_PTP_S6P0_REG13_PORT_SEC_B47_32_MASK                                                           (0xFFFF << RTL8295_PTP_S6P0_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_PTP_S7P0_REG13_ADDR                                                                             (0x560)
  #define RTL8295_PTP_S7P0_REG13_PORT_SEC_B47_32_OFFSET                                                         (0)
  #define RTL8295_PTP_S7P0_REG13_PORT_SEC_B47_32_MASK                                                           (0xFFFF << RTL8295_PTP_S7P0_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_PTP_TG_REG13_ADDR                                                                               (0x564)
  #define RTL8295_PTP_TG_REG13_PORT_SEC_B47_32_OFFSET                                                           (0)
  #define RTL8295_PTP_TG_REG13_PORT_SEC_B47_32_MASK                                                             (0xFFFF << RTL8295_PTP_TG_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_UNI_DIR_10G_ADDR                                                                                (0x7DC)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_XSG_VAL_OFFSET                                                         (8)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_XSG_VAL_MASK                                                           (0x1 << RTL8295_UNI_DIR_10G_FRC_ICG_EN_XSG_VAL_OFFSET)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_XSG_ON_OFFSET                                                          (7)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_XSG_ON_MASK                                                            (0x1 << RTL8295_UNI_DIR_10G_FRC_ICG_EN_XSG_ON_OFFSET)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGX_VAL_OFFSET                                                         (6)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGX_VAL_MASK                                                           (0x1 << RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGX_VAL_OFFSET)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGX_ON_OFFSET                                                          (5)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGX_ON_MASK                                                            (0x1 << RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGX_ON_OFFSET)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGR_VAL_OFFSET                                                         (4)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGR_VAL_MASK                                                           (0x1 << RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGR_VAL_OFFSET)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGR_ON_OFFSET                                                          (3)
  #define RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGR_ON_MASK                                                            (0x1 << RTL8295_UNI_DIR_10G_FRC_ICG_EN_TGR_ON_OFFSET)
  #define RTL8295_UNI_DIR_10G_UNI_DIR_S4_OFFSET                                                                 (2)
  #define RTL8295_UNI_DIR_10G_UNI_DIR_S4_MASK                                                                   (0x1 << RTL8295_UNI_DIR_10G_UNI_DIR_S4_OFFSET)
  #define RTL8295_UNI_DIR_10G_UNI_DIR_S1_OFFSET                                                                 (1)
  #define RTL8295_UNI_DIR_10G_UNI_DIR_S1_MASK                                                                   (0x1 << RTL8295_UNI_DIR_10G_UNI_DIR_S1_OFFSET)
  #define RTL8295_UNI_DIR_10G_UNI_DIR_S0_OFFSET                                                                 (0)
  #define RTL8295_UNI_DIR_10G_UNI_DIR_S0_MASK                                                                   (0x1 << RTL8295_UNI_DIR_10G_UNI_DIR_S0_OFFSET)

#endif    /* __RTL8295_REG_DEFINITION_H__ */

