# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Demodulator_A.vhd" \
"../../../../ENG631_CW1_T16_Milestone3.srcs/sources_1/new/T16_M3_Modulator_A.vhd" \
"../../../../T16_M3_Modem_A_TB.vhd" \

# Do not sort compile order
nosort
