INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/DutyCounter/DutyCounter.srcs/sources_1/new/PWM_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/DutyCounter/DutyCounter.srcs/sources_1/new/out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_flag
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/DutyCounter/DutyCounter.srcs/sources_1/new/para2serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para2serial
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/DutyCounter/DutyCounter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/DutyCounter/DutyCounter.srcs/sim_1/new/DutyCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DutyCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/DutyCounter/DutyCounter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
