#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov 25 15:28:22 2024
# Process ID: 17892
# Current directory: C:/Users/emanessam26/Desktop/verilog/lab 8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13848 C:\Users\emanessam26\Desktop\verilog\lab 8\lab 8.xpr
# Log file: C:/Users/emanessam26/Desktop/verilog/lab 8/vivado.log
# Journal file: C:/Users/emanessam26/Desktop/verilog/lab 8\vivado.jou
# Running On: CSE-P07-2168-47, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34020 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/emanessam26/Desktop/verilog/lab 8/lab 8.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/emanessam26/Desktop/verilog/lab 8/lab 8.srcs/sources_1/new/Mealy.v} w ]
add_files {{C:/Users/emanessam26/Desktop/verilog/lab 8/lab 8.srcs/sources_1/new/Mealy.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Mealy [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source digital_TB.tcl
close_sim
set_property is_enabled true [get_files  {{C:/Users/emanessam26/Desktop/verilog/lab 8/lab 8.srcs/sim_1/new/risingEdge_tb.v}}]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top risingEdge_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source risingEdge_tb.tcl
close_sim
