#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe7cc04f0 .scope module, "cachetb" "cachetb" 2 4;
 .timescale 0 0;
v0x7fffe7cef410_0 .var "clk", 0 0;
v0x7fffe7cef4d0_0 .var "read_addr", 15 0;
v0x7fffe7cef5a0_0 .net "read_data", 63 0, v0x7fffe7ceed50_0;  1 drivers
v0x7fffe7cef6a0_0 .var "read_enable", 0 0;
v0x7fffe7cef770_0 .var "write_addr", 15 0;
v0x7fffe7cef810_0 .var "write_data", 63 0;
v0x7fffe7cef8e0_0 .var "write_enable", 0 0;
S_0x7fffe7cc0670 .scope module, "c1" "cache" 2 11, 3 2 0, S_0x7fffe7cc04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "read_addr"
    .port_info 1 /OUTPUT 64 "read_data"
    .port_info 2 /INPUT 16 "write_addr"
    .port_info 3 /INPUT 64 "write_data"
    .port_info 4 /INPUT 1 "readEnable"
    .port_info 5 /INPUT 1 "writeEnable"
    .port_info 6 /INPUT 1 "clk"
v0x7fffe7ca4f80 .array "CacheMEM", 0 1023, 1023 0;
v0x7fffe7cc0860 .array "MainMEM", 0 4095, 1023 0;
v0x7fffe7cce5b0_0 .net "clk", 0 0, v0x7fffe7cef410_0;  1 drivers
v0x7fffe7cee7e0_0 .var "dirty", 1023 0;
v0x7fffe7cee8c0_0 .var/i "i", 31 0;
v0x7fffe7cee9f0_0 .var "index_bits", 9 0;
v0x7fffe7ceead0_0 .var "offset_bits", 3 0;
v0x7fffe7ceebb0_0 .net "readEnable", 0 0, v0x7fffe7cef6a0_0;  1 drivers
v0x7fffe7ceec70_0 .net "read_addr", 15 0, v0x7fffe7cef4d0_0;  1 drivers
v0x7fffe7ceed50_0 .var "read_data", 63 0;
v0x7fffe7ceee30 .array "tag", 0 1023, 1 0;
v0x7fffe7ceeef0_0 .var "tag_bit", 1 0;
v0x7fffe7ceefd0_0 .var "valid", 1023 0;
v0x7fffe7cef0b0_0 .net "writeEnable", 0 0, v0x7fffe7cef8e0_0;  1 drivers
v0x7fffe7cef170_0 .net "write_addr", 15 0, v0x7fffe7cef770_0;  1 drivers
v0x7fffe7cef250_0 .net "write_data", 63 0, v0x7fffe7cef810_0;  1 drivers
E_0x7fffe7cadbc0 .event posedge, v0x7fffe7cce5b0_0;
    .scope S_0x7fffe7cc0670;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe7cee8c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fffe7cee8c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 1024;
    %ix/getv/s 4, v0x7fffe7cee8c0_0;
    %store/vec4a v0x7fffe7ca4f80, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x7fffe7cee8c0_0;
    %store/vec4a v0x7fffe7ceee30, 4, 0;
    %load/vec4 v0x7fffe7cee8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe7cee8c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe7cee8c0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffe7cee8c0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1024;
    %ix/getv/s 4, v0x7fffe7cee8c0_0;
    %store/vec4a v0x7fffe7cc0860, 4, 0;
    %load/vec4 v0x7fffe7cee8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe7cee8c0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x7fffe7ceefd0_0, 0, 1024;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x7fffe7cee7e0_0, 0, 1024;
    %vpi_call 3 31 "$display", " Initialising all valid and dirty bit to 0.\012" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fffe7cc0670;
T_1 ;
    %wait E_0x7fffe7cadbc0;
    %load/vec4 v0x7fffe7ceec70_0;
    %parti/s 2, 14, 5;
    %store/vec4 v0x7fffe7ceeef0_0, 0, 2;
    %load/vec4 v0x7fffe7ceec70_0;
    %parti/s 10, 4, 4;
    %store/vec4 v0x7fffe7cee9f0_0, 0, 10;
    %load/vec4 v0x7fffe7ceec70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x7fffe7ceead0_0, 0, 4;
    %load/vec4 v0x7fffe7ceebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffe7ceeef0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7ceee30, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe7ceefd0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 3 42 "$display", " Time = %0t Read Hit.", $time {0 0 0};
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7ca4f80, 4;
    %load/vec4 v0x7fffe7ceead0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 64, 0, 32;
    %pad/u 34;
    %subi 63, 0, 34;
    %part/s 64;
    %store/vec4 v0x7fffe7ceed50_0, 0, 64;
    %vpi_call 3 44 "$display", " Value at %b_%b_%b = %d\012", v0x7fffe7ceeef0_0, v0x7fffe7cee9f0_0, v0x7fffe7ceead0_0, v0x7fffe7ceed50_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 3 48 "$display", " Time = %0t Read Miss.", $time {0 0 0};
    %load/vec4 v0x7fffe7ceefd0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %part/u 1;
    %load/vec4 v0x7fffe7cee7e0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7ceee30, 4;
    %vpi_call 3 51 "$display", " Dirty bit was set so, writing back block %b_%b from cache index %b", S<0,vec4,u2>, v0x7fffe7cee9f0_0, v0x7fffe7cee9f0_0 {1 0 0};
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7ca4f80, 4;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 5;
    %load/vec4a v0x7fffe7ceee30, 5;
    %load/vec4 v0x7fffe7cee9f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7fffe7cc0860, 4, 0;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 3 56 "$display", " Dirty bit not set. No need to save block." {0 0 0};
T_1.5 ;
    %vpi_call 3 59 "$display", " Loading block %b_%b from main memory to cache index %b and setting valid bit to 1.", v0x7fffe7ceeef0_0, v0x7fffe7cee9f0_0, v0x7fffe7cee9f0_0 {0 0 0};
    %load/vec4 v0x7fffe7ceeef0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7cc0860, 4;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x7fffe7ca4f80, 4, 0;
    %load/vec4 v0x7fffe7ceeef0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x7fffe7ceee30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x7fffe7cee9f0_0;
    %store/vec4 v0x7fffe7ceefd0_0, 4, 1;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7ca4f80, 4;
    %load/vec4 v0x7fffe7ceead0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 64, 0, 32;
    %pad/u 34;
    %subi 63, 0, 34;
    %part/s 64;
    %store/vec4 v0x7fffe7ceed50_0, 0, 64;
    %vpi_call 3 65 "$display", " Value at %b_%b_%b = %d \012", v0x7fffe7ceeef0_0, v0x7fffe7cee9f0_0, v0x7fffe7ceead0_0, v0x7fffe7ceed50_0 {0 0 0};
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x7fffe7cef0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fffe7cef170_0;
    %parti/s 2, 14, 5;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7ceee30, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe7ceefd0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %vpi_call 3 71 "$display", " Time = %0t Write Hit.", $time {0 0 0};
    %load/vec4 v0x7fffe7cef250_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffe7ceead0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 64, 0, 32;
    %pad/u 34;
    %subi 63, 0, 34;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x7fffe7ca4f80, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x7fffe7cee9f0_0;
    %store/vec4 v0x7fffe7cee7e0_0, 4, 1;
    %vpi_call 3 74 "$display", " Value at %b_%b_%b updated to %d. Also dirty bit set to 1.\012", &PV<v0x7fffe7cef170_0, 14, 2>, &PV<v0x7fffe7cef170_0, 4, 10>, &PV<v0x7fffe7cef170_0, 0, 4>, v0x7fffe7cef250_0 {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 3 78 "$display", " Time = %0t Write Miss.", $time {0 0 0};
    %load/vec4 v0x7fffe7ceefd0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %part/u 1;
    %load/vec4 v0x7fffe7cee7e0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7ca4f80, 4;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 5;
    %load/vec4a v0x7fffe7ceee30, 5;
    %load/vec4 v0x7fffe7cee9f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7fffe7cc0860, 4, 0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7ceee30, 4;
    %vpi_call 3 81 "$display", " Dirty bit was set. Saving block %b_%b from cache index %b.", S<0,vec4,u2>, v0x7fffe7cee9f0_0, v0x7fffe7cee9f0_0 {1 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 3 85 "$display", " Dirty bit not set.No need to save block." {0 0 0};
T_1.11 ;
    %vpi_call 3 88 "$display", " Loading block %b_%b from main memory to cache index %b and setting valid bit to 1.", &PV<v0x7fffe7cef170_0, 14, 2>, v0x7fffe7cee9f0_0, v0x7fffe7cee9f0_0 {0 0 0};
    %load/vec4 v0x7fffe7ceeef0_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7fffe7cc0860, 4;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x7fffe7ca4f80, 4, 0;
    %load/vec4 v0x7fffe7cef250_0;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffe7ceead0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 64, 0, 32;
    %pad/u 34;
    %subi 63, 0, 34;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x7fffe7ca4f80, 4, 5;
    %load/vec4 v0x7fffe7cef170_0;
    %parti/s 2, 14, 5;
    %load/vec4 v0x7fffe7cee9f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x7fffe7ceee30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x7fffe7cee9f0_0;
    %store/vec4 v0x7fffe7cee7e0_0, 4, 1;
    %vpi_call 3 93 "$display", " Value at %b_%b_%b updated to %d . Dirty bit set to 1.\012", &PV<v0x7fffe7cef170_0, 14, 2>, &PV<v0x7fffe7cef170_0, 4, 10>, &PV<v0x7fffe7cef170_0, 0, 4>, v0x7fffe7cef250_0 {0 0 0};
T_1.9 ;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe7cc04f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7cef410_0, 0, 1;
T_2.0 ;
    %load/vec4 v0x7fffe7cef410_0;
    %inv;
    %store/vec4 v0x7fffe7cef410_0, 0, 1;
    %delay 5, 0;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7fffe7cc04f0;
T_3 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %pushi/vec4 47108, 0, 16;
    %store/vec4 v0x7fffe7cef4d0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 29 "$display", " Time = %0t read_addr = %b read_data = %d", $time, v0x7fffe7cef4d0_0, v0x7fffe7cef5a0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7cef8e0_0, 0, 1;
    %pushi/vec4 47108, 0, 16;
    %store/vec4 v0x7fffe7cef770_0, 0, 16;
    %pushi/vec4 129, 0, 64;
    %store/vec4 v0x7fffe7cef810_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7cef8e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %pushi/vec4 47108, 0, 16;
    %store/vec4 v0x7fffe7cef4d0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 44 "$display", " Time = %0t read_addr = %b read_data = %d", $time, v0x7fffe7cef4d0_0, v0x7fffe7cef5a0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %pushi/vec4 63492, 0, 16;
    %store/vec4 v0x7fffe7cef4d0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 52 "$display", " Time = %0t read_addr = %b read_data = %d", $time, v0x7fffe7cef4d0_0, v0x7fffe7cef5a0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %pushi/vec4 47108, 0, 16;
    %store/vec4 v0x7fffe7cef4d0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 60 "$display", " Time = %0t read_addr = %b read_data = %d", $time, v0x7fffe7cef4d0_0, v0x7fffe7cef5a0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7cef8e0_0, 0, 1;
    %pushi/vec4 63492, 0, 16;
    %store/vec4 v0x7fffe7cef770_0, 0, 16;
    %pushi/vec4 98, 0, 64;
    %store/vec4 v0x7fffe7cef810_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7cef8e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %pushi/vec4 47108, 0, 16;
    %store/vec4 v0x7fffe7cef4d0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 75 "$display", " Time = %0t read_addr = %b read_data = %d", $time, v0x7fffe7cef4d0_0, v0x7fffe7cef5a0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %pushi/vec4 63492, 0, 16;
    %store/vec4 v0x7fffe7cef4d0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe7cef6a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 83 "$display", " Time = %0t read_addr = %b read_data = %d", $time, v0x7fffe7cef4d0_0, v0x7fffe7cef5a0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TB.v";
    "./cachefile.v";
