/*
 * ISH registers definitions
 *
 * Copyright (c) 2012-2014, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#ifndef _HECI_ISH_REGS_H_
#define _HECI_ISH_REGS_H_


/* IPC PCI Offsets and sizes */
#define IPC_REG_BASE             0x0000 /* Ish IPC Base Address */
#define IPC_REG_PISR             (IPC_REG_BASE + 0x00)  /*Peripheral Interrupt Status Register */
#define IPC_REG_PIMR             (IPC_REG_BASE + 0x04)  /* Peripheral Interrupt Mask Register */
#define IPC_REG_ISH_HOST_FWSTS   (IPC_REG_BASE + 0x34)  /* ISH Host Firmware status Register */
#define IPC_REG_HOST_COMM        (IPC_REG_BASE + 0x38)  /* Host Communication Register */
#define IPC_REG_ISH_RST          (IPC_REG_BASE + 0x44)  /* Reset register */

#define IPC_REG_HOST2ISH_DRBL    (IPC_REG_BASE + 0x48)  /*Inbound doorbell register Host to ISH */
#define IPC_REG_ISH2HOST_DRBL    (IPC_REG_BASE + 0x54)  /*Outbound doorbell register ISH to Host */
#define IPC_REG_ISH2HOST_MSG     (IPC_REG_BASE + 0x60)  /* ISH to HOST message registers */
#define IPC_REG_HOST2ISH_MSG     (IPC_REG_BASE + 0xE0)  /* HOST to ISH message registers */

#define	IPC_REG_ISH_RMP2	 (IPC_REG_BASE + 0x368)	/* REMAP2 to enable DMA (D3 RCR) */

/* register bits - HISR */

#define IPC_INT_HOST2ISH_BIT            (1<<0)  /* bit corresponds HOST2ISH interrupt in PISR and PIMR registers */
#define IPC_INT_ISH2HOST_BIT            (1<<3)  /* bit corresponds ISH2HOST interrupt in PISR and PIMR registers */
#define IPC_INT_ISH2HOST_CLR_MASK_BIT   (1<<11) /* bit corresponds ISH2HOST busy clear interrupt in PIMR register */

#define IPC_INT_ISH2HOST_CLR_OFFS       (0)  /* offset of ISH2HOST busy clear interrupt in IPC_BUSY_CLR register */

#define IPC_INT_ISH2HOST_CLR_BIT        (1<<IPC_INT_ISH2HOST_CLR_OFFS)  /* bit corresponds ISH2HOST busy clear interrupt in IPC_BUSY_CLR register */

#define IPC_DRBL_BUSY_OFFS              (31)
#define IPC_DRBL_BUSY_BIT               (1<<IPC_DRBL_BUSY_OFFS) /* bit corresponds busy bit in doorbell registers */

#define	IPC_HOST_OWNS_MSG_OFFS		(30)
#define	IPC_HOST_OWNS_MSG_BIT		(1<<IPC_HOST_OWNS_MSG_OFFS)	/* A0: bit means that host owns MSGnn registers and is reading them. ISH may not write to them */

#define IPC_HOST_READY_OFFS		(7)
#define IPC_HOST_READY_BIT              (1<<IPC_HOST_READY_OFFS) /* bit corresponds host ready bit in Host Status Register (HOST_COMM) */

#define IPC_ISH_READY_OFFS              (1) /* bit corresponds host ready bit in ISH Status Register */
#define IPC_ISH_READY_BIT               (1<<IPC_ISH_READY_OFFS)

#define	IPC_HOSTCOMM_INT_EN_OFFS	(31)
#define	IPC_HOSTCOMM_INT_EN_BIT		(1<<IPC_HOSTCOMM_INT_EN_OFFS)

/* as of now, both Host and ISH have ILUP at bit 0 */
#define IPC_ILUP_OFFS			(0)
#define IPC_ILUP_BIT			(1<<IPC_ILUP_OFFS) /* bit corresponds host ready bit in both status registers */

#define	IPC_RMP2_DMA_ENABLED		0x1	/* Value to enable DMA, per D3 RCR */

#define IPC_MSG_MAX_SIZE                0x80


#define IPC_HEADER_LENGTH_MASK          (0x03FF)
#define IPC_HEADER_PROTOCOL_MASK        (0x0F)
#define IPC_HEADER_MNG_CMD_MASK         (0x0F)

#define IPC_HEADER_LENGTH_OFFSET         0
#define IPC_HEADER_PROTOCOL_OFFSET      10
#define IPC_HEADER_MNG_CMD_OFFSET       16

#define IPC_HEADER_GET_LENGTH(drbl_reg)      (((drbl_reg) >> IPC_HEADER_LENGTH_OFFSET) & IPC_HEADER_LENGTH_MASK)
#define IPC_HEADER_GET_PROTOCOL(drbl_reg)    (((drbl_reg) >> IPC_HEADER_PROTOCOL_OFFSET) & IPC_HEADER_PROTOCOL_MASK)
#define IPC_HEADER_GET_MNG_CMD(drbl_reg)     (((drbl_reg) >> IPC_HEADER_MNG_CMD_OFFSET) & IPC_HEADER_MNG_CMD_MASK)

#define IPC_IS_BUSY(drbl_reg)                (((drbl_reg) & IPC_DRBL_BUSY_BIT) == ((u32)IPC_DRBL_BUSY_BIT))
#define IPC_SET_BUSY(drbl_reg)               ((drbl_reg) | (IPC_DRBL_BUSY_BIT))
#define IPC_INT_FROM_ISH_TO_HOST(drbl_reg)   (((drbl_reg) & IPC_INT_ISH2HOST_BIT) == ((u32)IPC_INT_ISH2HOST_BIT))

#define IPC_BUILD_HEADER(length, protocol, busy)  \
		(((busy) << IPC_DRBL_BUSY_OFFS) | \
		((protocol) << IPC_HEADER_PROTOCOL_OFFSET) | \
		((length) << IPC_HEADER_LENGTH_OFFSET))

#define IPC_BUILD_MNG_MSG(cmd, length)   \
		(((1) << IPC_DRBL_BUSY_OFFS) |  \
		((IPC_PROTOCOL_MNG) << IPC_HEADER_PROTOCOL_OFFSET) |  \
		((cmd) << IPC_HEADER_MNG_CMD_OFFSET) |  \
		((length) << IPC_HEADER_LENGTH_OFFSET))


#define IPC_SET_HOST_READY(host_status)                 ((host_status) |= (IPC_HOST_READY_BIT))
#define IPC_SET_HOST_ILUP(host_status)			((host_status) |= (IPC_ILUP_BIT))
#define IPC_CLEAR_HOST_READY(host_status)               ((host_status) ^= (IPC_HOST_READY_BIT))
#define IPC_CLEAR_HOST_ILUP(host_status)                ((host_status) ^= (IPC_ILUP_BIT))

/* todo - temp until PIMR HW ready */
#define IPC_HOST_BUSY_READING_OFFS				(6)
#define IPC_HOST_BUSY_READING_BIT              (1<<IPC_HOST_BUSY_READING_OFFS) /* bit corresponds host ready bit in Host Status Register (HOST_COMM) */
#define IPC_SET_HOST_BUSY_READING(host_status)          ((host_status) |= (IPC_HOST_BUSY_READING_BIT))
#define IPC_CLEAR_HOST_BUSY_READING(host_status)        ((host_status) ^= (IPC_HOST_BUSY_READING_BIT))

#define IPC_IS_ISH_HECI_READY(ish_status)               (((ish_status)&IPC_ISH_READY_BIT) == ((u32)IPC_ISH_READY_BIT))
#define IPC_IS_ISH_ILUP(ish_status)			(((ish_status)&IPC_ILUP_BIT) == ((u32)IPC_ILUP_BIT))


#define PAYLOAD_SIZE                   128

#define IPC_PROTOCOL_HECI               1
#define IPC_PROTOCOL_MNG                3

#define MNG_RX_CMPL_ENABLE              0
#define MNG_RX_CMPL_DISABLE             1
#define MNG_RX_CMPL_INDICATION          2
#define MNG_RESET_NOTIFY		3
#define MNG_RESET_NOTIFY_ACK		4
#define MNG_ILLEGAL_CMD			0xFF

#endif /* _HECI_ISH_REGS_H_ */
