==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
INFO: [HLS 200-1510] Running: set_top rocev2_top 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:226:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:257:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:357:6)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:375:2)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:398:6)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:422:4)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:430:2)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:431:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:441:2)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:257:47)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: set_top rocev2_top 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:226:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:257:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:357:6)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:375:2)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:398:6)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:422:4)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:430:2)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:431:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:441:2)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'RPCH_HEADER' not handled in switch (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:105:10)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:476:26)
WARNING: [HLS 207-5292] unused parameter 'reg_ip_address' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:208:18)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:179:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:179:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:180:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:180:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:181:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:181:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:182:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:182:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:183:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:183:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:184:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:184:9)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 66.94 seconds. CPU system time: 8.84 seconds. Elapsed time: 75.76 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:600:0)
WARNING: [HLS 214-273] In function 'void ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:252:0)
WARNING: [HLS 214-273] In function 'void udp<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<128>, ap_uint<16>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:210:0)
WARNING: [HLS 214-273] In function 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2320:0)
WARNING: [HLS 214-273] In function 'void multi_queue<ap_uint<64>, 500, 2048>(hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ap_uint<64>, 0>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:526:0)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 160>::clear()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:66:11)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 160>::clear()' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:181:11)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 64>::clear()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:76:14)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 64>::clear()' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:102:11)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 96>::clear()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:72:8)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 128>::clear()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:191:16)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 32>::clear()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:153:15)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 128>::clear()' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1066:15)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 32>::clear()' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1067:14)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 96>::clear()' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:960:11)
INFO: [HLS 214-131] Inlining function 'void multi_queue<ap_uint<64>, 500, 2048>(hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ap_uint<64>, 0>&)' into 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2737:6)
INFO: [HLS 214-131] Inlining function 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)' into 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:669:2)
INFO: [HLS 214-131] Inlining function 'void ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' into 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:645:2)
INFO: [HLS 214-131] Inlining function 'void udp<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<128>, ap_uint<16>)' into 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:655:2)
INFO: [HLS 214-131] Inlining function 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' into 'rocev2_top(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:824:2)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readReqTable_upd_rsp' with compact=bit mode in 25-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2467:0)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:203:24)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:126:24)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:43:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:41:18)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:42:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:39:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:135:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:135:20)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:203:24) in function 'mq_meta_table<ap_uint<64>, 2048>' completely with a factor of 2048 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:199:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:126:24) in function 'mq_pointer_table<500>' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:122:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:43:27) in function 'read_req_table' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:41:18) in function 'msn_table' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:42:25) in function 'state_table' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:39:24) in function 'conn_table' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:135:20) in function 'reverse<64>' completely with a factor of 8 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:133:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:135:20) in function 'reverse<32>' completely with a factor of 4 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:133:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:135:20) in function 'reverse<24>' completely with a factor of 3 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:133:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:135:20) in function 'reverse<16>' completely with a factor of 2 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:133:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 160>::packetHeader() (.2823.2852.2859.2888)' into 'ipv4Header<64>::ipv4Header()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:611:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'ipv4Header<64>::getLength()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:637:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::ipv4Header()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 160>::parseWord(ap_uint<64>&)' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 160>::isReady()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::getSrcAddr()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::getLength()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::getHeaderLength()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ipv4Meta::ipv4Meta(ap_uint<32>, ap_uint<16>)' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'ipv4Header<64>::setLength(ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:633:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::ipv4Header()' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::setLength(ap_uint<16>)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::setDstAddr(ap_uint<32> const&)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::setSrcAddr(ap_uint<32> const&)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::setProtocol(ap_uint<8> const&)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 160>::consumeWord(ap_uint<64>&)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::getDstPort()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:98:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::getSrcPort()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:90:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::getLength()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:106:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 64>::parseWord(ap_uint<64>&)' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::getDstPort()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 64>::isReady()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::getSrcPort()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::getLength()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpMeta::udpMeta(ap_uint<16>, ap_uint<16>, ap_uint<16>, bool)' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpMeta::udpMeta()' into 'merge_rx_meta(hls::stream<ipv4Meta, 0>&, hls::stream<udpMeta, 0>&, hls::stream<ipUdpMeta, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'ipUdpMeta::ipUdpMeta(ap_uint<128>, ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'merge_rx_meta(hls::stream<ipv4Meta, 0>&, hls::stream<udpMeta, 0>&, hls::stream<ipUdpMeta, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'ipv4Meta::ipv4Meta(ap_uint<128>, ap_uint<16>)' into 'split_tx_meta(hls::stream<ipUdpMeta, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<udpMeta, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'udpMeta::udpMeta(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'split_tx_meta(hls::stream<ipUdpMeta, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<udpMeta, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::setDstPort(ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:94:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::setSrcPort(ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:86:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::setLength(ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:102:0)
INFO: [HLS 214-178] Inlining function 'udpMeta::udpMeta()' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::setDstPort(ap_uint<16>)' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::setSrcPort(ap_uint<16>)' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::setLength(ap_uint<16>)' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 64>::consumeWord(ap_uint<64>&)' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'ifStateReq::ifStateReq(ap_uint<24>)' into 'qp_interface(hls::stream<qpContext, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<ifMsnReq, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1906:0)
INFO: [HLS 214-178] Inlining function 'ifStateReq::ifStateReq(ap_uint<16>, qpState, ap_uint<24>, ap_uint<24>)' into 'qp_interface(hls::stream<qpContext, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<ifMsnReq, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1906:0)
INFO: [HLS 214-178] Inlining function 'ifMsnReq::ifMsnReq(ap_uint<16>, ap_uint<32>)' into 'qp_interface(hls::stream<qpContext, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<ifMsnReq, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1906:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'BaseTransportHeader<64>::getDstQP()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:371:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'BaseTransportHeader<64>::getPsn()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:363:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 96>::parseWord(ap_uint<64>&)' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 96>::isReady()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::getOpCode()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::getPartitionKey()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::getDstQP()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::getPsn()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'ibhMeta::ibhMeta(ibOpCode, ap_uint<16>, ap_uint<24>, ap_uint<24>, bool)' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 224>::packetHeader() (.517.523.529.535)' into 'ExHeader<64>::ExHeader(AckExHeader<64>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:630:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::getRawHeader()' into 'ExHeader<64>::ExHeader(AckExHeader<64>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:630:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> reverse<32>(ap_uint<32> const&) (.499.561.567.573)' into 'RdmaExHeader<64>::getLength()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:469:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 224>::packetHeader() (.517.523.529.535)' into 'ExHeader<64>::ExHeader(RdmaExHeader<64>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::getRawHeader()' into 'ExHeader<64>::ExHeader(RdmaExHeader<64>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 224>::packetHeader() (.517.523.529.535)' into 'ExHeader<64>::ExHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:623:0)
INFO: [HLS 214-178] Inlining function 'checkIfAethHeader(ibOpCode)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'checkIfRethHeader(ibOpCode)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::parseWord(ap_uint<64>&)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::isReady()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::isNAK()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'exhMeta::exhMeta(bool)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::ExHeader(AckExHeader<64>&)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::parseWord(ap_uint<64>&)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::isReady()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::getLength()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'exhMeta::exhMeta(bool, ap_uint<22>)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::ExHeader(RdmaExHeader<64>&)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::ExHeader()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'checkIfResponse(ibOpCode)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'rxStateReq::rxStateReq(ap_uint<24>, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'fwdPolicy::fwdPolicy(bool, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'rxStateReq::rxStateReq(ap_uint<16>, ap_uint<24>, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'checkIfWriteOrPartReq(ibOpCode)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'ackEvent::ackEvent(ap_uint<24>)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'ackEvent::ackEvent(ap_uint<24>, ap_uint<24>, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'rxStateReq::rxStateReq(ap_uint<16>, ap_uint<24>, ap_uint<3>, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::ExHeader()' into 'void ipUdpMetaHandler<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<fwdPolicy, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ExHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1854:0)
INFO: [HLS 214-178] Inlining function 'fwdPolicy::fwdPolicy()' into 'void ipUdpMetaHandler<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<fwdPolicy, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ExHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1854:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::packetHeader() (.1167.1193.1205.1231)' into 'RdmaExHeader<64>::RdmaExHeader() (.1155.1164.1190.1202.1228)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:446:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::RdmaExHeader() (.1155.1164.1190.1202.1228)' into 'ExHeader<64>::getRdmaHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:638:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::setRawHeader(ap_uint<128>) (.1161.1187.1199.1225)' into 'ExHeader<64>::getRdmaHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:638:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<64> reverse<64>(ap_uint<64> const&) (.741.1110.1116.1122)' into 'RdmaExHeader<64>::getVirtualAddress()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:453:0)
INFO: [HLS 214-178] Inlining function 'memCmd::memCmd(ap_uint<64>, ap_uint<32>) (.950.956.962.968.974.980.986)' into 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>, axiRoute)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../mem_utils.hpp:99:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::packetHeader() (.796.810.822.836)' into 'AckExHeader<64>::AckExHeader() (.784.793.807.819.833)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:486:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::AckExHeader() (.784.793.807.819.833)' into 'ExHeader<64>::getAckHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:645:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::setRawHeader(ap_uint<32>) (.790.804.816.830)' into 'ExHeader<64>::getAckHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:645:0)
INFO: [HLS 214-178] Inlining function 'memCmd::memCmd(ap_uint<64>, ap_uint<32>) (.950.956.962.968.974.980.986)' into 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../mem_utils.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'rxMsnReq::rxMsnReq(ap_uint<16>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'mqPopReq::mqPopReq(ap_uint<16>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::getRdmaHeader()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::getLength()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::getVirtualAddress()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>, axiRoute)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'rxMsnReq::rxMsnReq(ap_uint<16>, ap_uint<24>, ap_uint<64>, ap_uint<32>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'ackEvent::ackEvent(ap_uint<24>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'pkgSplitType::pkgSplitType(ibOpCode, axiRoute)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'readRequest::readRequest(ap_uint<24>, ap_uint<48>, ap_uint<32>, ap_uint<24>, axiRoute)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'rxMsnReq::rxMsnReq(ap_uint<16>, ap_uint<24>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::getAckHeader()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::isNAK()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'rxReadReqUpdate::rxReadReqUpdate(ap_uint<16>, ap_uint<24>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'pkgSplitType::pkgSplitType(ibOpCode)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::getSyndrome()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'checkIfRethHeader(ibOpCode)' into 'void rx_exh_payload<64>(hls::stream<pkgSplitType, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:800:0)
INFO: [HLS 214-178] Inlining function 'routed_net_axis<64, 1>::routed_net_axis(net_axis<64>, ap_uint<1>)' into 'void rx_exh_payload<64>(hls::stream<pkgSplitType, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:800:0)
INFO: [HLS 214-178] Inlining function 'memCmdInternal::memCmdInternal(ap_uint<16>, ap_uint<64>, ap_uint<32>)' into 'handle_read_requests(hls::stream<readRequest, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:857:0)
INFO: [HLS 214-178] Inlining function 'event::event(ibOpCode, ap_uint<24>, ap_uint<32>, ap_uint<24>)' into 'handle_read_requests(hls::stream<readRequest, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:857:0)
INFO: [HLS 214-178] Inlining function 'void assignDest<routed_net_axis<64, 1> >(routed_net_axis<64, 1>&, routed_net_axis<64, 1>&)' into 'void rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>(unsigned short, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:492:0)
INFO: [HLS 214-178] Inlining function 'routed_net_axis<64, 1>::routed_net_axis(net_axis<64>, ap_uint<1>)' into 'void merge_rx_pkgs<64>(hls::stream<pkgShiftType, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2027:0)
INFO: [HLS 214-178] Inlining function 'event::event()' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'retransEvent::retransEvent()' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'event::event(ibOpCode, ap_uint<24>, ap_uint<48>, ap_uint<32>)' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'mqInsertReq<ap_uint<64> >::mqInsertReq(ap_uint<16>, ap_uint<64>)' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'memCmdInternal::memCmdInternal(ap_uint<16>, ap_uint<64>, ap_uint<32>)' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'event::event()' into 'meta_merger(hls::stream<ackEvent, 0>&, hls::stream<event, 0>&, hls::stream<event, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1787:0)
INFO: [HLS 214-178] Inlining function 'ibhMeta::ibhMeta(ibOpCode, ap_uint<16>, ap_uint<24>, ap_uint<24>, bool)' into 'meta_merger(hls::stream<ackEvent, 0>&, hls::stream<event, 0>&, hls::stream<event, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1787:0)
INFO: [HLS 214-178] Inlining function 'event::event(ackEvent&)' into 'meta_merger(hls::stream<ackEvent, 0>&, hls::stream<event, 0>&, hls::stream<event, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1787:0)
INFO: [HLS 214-178] Inlining function 'ibhMeta::ibhMeta(ibOpCode, ap_uint<16>, ap_uint<24>, ap_uint<22>)' into 'meta_merger(hls::stream<ackEvent, 0>&, hls::stream<event, 0>&, hls::stream<event, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1787:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<64> reverse<64>(ap_uint<64> const&) (.741.1110.1116.1122)' into 'RdmaExHeader<64>::setVirtualAddress(ap_uint<64>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:449:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> reverse<32>(ap_uint<32> const&) (.499.561.567.573)' into 'RdmaExHeader<64>::setLength(ap_uint<32>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:465:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> reverse<32>(ap_uint<32> const&) (.499.561.567.573)' into 'RdmaExHeader<64>::setRemoteKey(ap_uint<32>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:457:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'AckExHeader<64>::setMsn(ap_uint<24>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:497:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> reverse<32>(ap_uint<32> const&) (.499.561.567.573)' into 'AckExHeader<64>::getMsn()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:501:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::setVirtualAddress(ap_uint<64>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::setLength(ap_uint<32>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::setRemoteKey(ap_uint<32>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::consumeWord(ap_uint<64>&)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'txReadReqUpdate::txReadReqUpdate(ap_uint<16>, ap_uint<24>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::setSyndrome(ap_uint<8>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::setMsn(ap_uint<24>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::getMsn()' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::consumeWord(ap_uint<64>&)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'BaseTransportHeader<64>::setPsn(ap_uint<24>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:359:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'BaseTransportHeader<64>::setDstQP(ap_uint<24>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:367:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setOpCode(ibOpCode)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setPartitionKey(ap_uint<16>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setPsn(ap_uint<24>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setDstQP(ap_uint<24>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'txStateReq::txStateReq(ap_uint<24>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setAckReq(bool)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'txStateReq::txStateReq(ap_uint<16>, ap_uint<24>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 96>::consumeWord(ap_uint<64>&)' into 'void prepend_ibh_header<64>(hls::stream<BaseTransportHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1528:0)
INFO: [HLS 214-178] Inlining function 'ipUdpMeta::ipUdpMeta(ap_uint<128>, ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'tx_ipUdpMetaMerger(hls::stream<connTableEntry, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<ap_uint<24>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1885:0)
INFO: [HLS 214-178] Inlining function 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>, axiRoute)' into 'void mem_cmd_merger<64>(hls::stream<memCmdInternal, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<pkgInfo, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966:0)
INFO: [HLS 214-178] Inlining function 'pkgInfo::pkgInfo(pkgType, pkgSource, ap_uint<29>)' into 'void mem_cmd_merger<64>(hls::stream<memCmdInternal, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<pkgInfo, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966:0)
INFO: [HLS 214-178] Inlining function 'rxStateReq::rxStateReq()' into 'state_table(hls::stream<rxStateReq, 0>&, hls::stream<txStateReq, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<stateTableEntry, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'txStateReq::txStateReq()' into 'state_table(hls::stream<rxStateReq, 0>&, hls::stream<txStateReq, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<stateTableEntry, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'rxStateRsp::rxStateRsp(ap_uint<24>, ap_uint<24>, ap_uint<24>)' into 'state_table(hls::stream<rxStateReq, 0>&, hls::stream<txStateReq, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<stateTableEntry, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'rxStateRsp::rxStateRsp(ap_uint<24>, ap_uint<24>, ap_uint<24>, ap_uint<3>)' into 'state_table(hls::stream<rxStateReq, 0>&, hls::stream<txStateReq, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<stateTableEntry, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'rxMsnReq::rxMsnReq()' into 'msn_table(hls::stream<rxMsnReq, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ifMsnReq, 0>&, hls::stream<dmaState, 0>&, hls::stream<txMsnRsp, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'txMsnRsp::txMsnRsp(ap_uint<24>, ap_uint<32>)' into 'msn_table(hls::stream<rxMsnReq, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ifMsnReq, 0>&, hls::stream<dmaState, 0>&, hls::stream<txMsnRsp, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'rxReadReqUpdate::rxReadReqUpdate()' into 'read_req_table(hls::stream<txReadReqUpdate, 0>&, hls::stream<rxReadReqUpdate, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'mqMetaEntry<ap_uint<64> >::mqMetaEntry(ap_uint<16>)' into 'mqMetaReq<ap_uint<64> >::mqMetaReq(ap_uint<16>, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:88:0)
INFO: [HLS 214-178] Inlining function 'mqPointerReq::mqPointerReq(ap_uint<16>, bool)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqPointerReq::mqPointerReq(ap_uint<16>)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqMetaEntry<ap_uint<64> >::mqMetaEntry(mqInsertReq<ap_uint<64> >&)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqMetaReq<ap_uint<64> >::mqMetaReq(ap_uint<16>, mqMetaEntry<ap_uint<64> >)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqPointerUpdate::mqPointerUpdate(ap_uint<16>, mqPointerEntry)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqMetaReq<ap_uint<64> >::mqMetaReq(ap_uint<16>, ap_uint<16>)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqMetaReq<ap_uint<64> >::mqMetaReq(ap_uint<16>)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_axis_tx_meta' with compact=bit mode in 184-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:787:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 's_axis_qp_interface' with compact=bit mode in 168-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:787:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 's_axis_qp_conn_interface' with compact=bit mode in 184-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:787:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void udp<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<128>, ap_uint<16>)::rx_udpMetaFifo' with compact=bit mode in 49-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:219:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ibh2fsm_MetaFifo' with compact=bit mode in 119-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2327:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_fsm2exh_MetaFifo' with compact=bit mode in 119-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2328:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_pkgSplitTypeFifo' with compact=bit mode in 64-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2334:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_pkgShiftTypeFifo' with compact=bit mode in 32-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2335:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ibhEventFifo' with compact=bit mode in 50-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2354:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_exhEventMetaFifo' with compact=bit mode in 50-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2355:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_remoteMemCmd' with compact=bit mode in 144-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2356:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_exhMetaFifo' with compact=bit mode in 162-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2373:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_ibhHeaderFifo' with compact=bit mode in 113-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2380:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_localMemCmdFifo' with compact=bit mode in 144-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2381:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_packetInfoFifo' with compact=bit mode in 3-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2395:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ibhDropMetaFifo' with compact=bit mode in 2-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2402:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rxIbh2stateTable_upd_req' with compact=bit mode in 45-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2417:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::txIbh2stateTable_upd_req' with compact=bit mode in 41-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2418:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::qpi2stateTable_upd_req' with compact=bit mode in 97-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2419:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::stateTable2rxIbh_rsp' with compact=bit mode in 75-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2420:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::stateTable2txIbh_rsp' with compact=bit mode in 123-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2421:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::stateTable2qpi_rsp' with compact=bit mode in 123-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2422:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rxExh2msnTable_upd_req' with compact=bit mode in 137-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2437:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::if2msnTable_init' with compact=bit mode in 48-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::msnTable2rxExh_rsp' with compact=bit mode in 152-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2440:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::msnTable2txExh_rsp' with compact=bit mode in 56-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2441:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readRequestFifo' with compact=bit mode in 160-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2453:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readEvenFifo' with compact=bit mode in 162-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2454:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ackEventFifo' with compact=bit mode in 50-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2455:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_readReqTable_upd' with compact=bit mode in 40-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2465:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readReqTable_upd_req' with compact=bit mode in 41-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2466:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readReqAddr_pop_req' with compact=bit mode in 48-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2478:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readReqAddr_pop_rsp' with compact=bit mode in 64-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2479:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ibh2exh_MetaFifo' with compact=bit mode in 32-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2520:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_exh2drop_MetaFifo' with compact=bit mode in 241-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2521:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_drop2exhFsm_MetaFifo' with compact=bit mode in 241-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2522:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_exhMetaFifo' with compact=bit mode in 23-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.19 seconds. CPU system time: 2.76 seconds. Elapsed time: 15.96 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:368: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-24] /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:368: Index for bit vector operation is out of bound.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.314 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'rocev2_top' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:220:1), detected/extracted 48 process function(s): 
	 'entry_proc'
	 'process_ipv4<64>'
	 'ipv4_drop_optional_ip_header<64>'
	 'ipv4_lshiftWordByOctet<64, 2>'
	 'ipv4_generate_ipv4<64>3'
	 'process_udp<64>4'
	 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>'
	 'merge_rx_meta'
	 'split_tx_meta'
	 'udp_lshiftWordByOctet<64, 1>'
	 'generate_udp<64>'
	 'qp_interface'
	 'rx_process_ibh<64>'
	 'rshiftWordByOctet<net_axis<64>, 64, 11>'
	 'rx_process_exh<64>'
	 'rx_ibh_fsm'
	 'drop_ooo_ibh<64>'
	 'ipUdpMetaHandler<64>'
	 'rx_exh_fsm<64>'
	 'rx_exh_payload<64>'
	 'handle_read_requests'
	 'stream_merger<ackEvent>'
	 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>'
	 'rshiftWordByOctet<net_axis<64>, 64, 13>'
	 'merge_rx_pkgs<64>'
	 'local_req_handler'
	 'tx_pkg_arbiter<64>'
	 'meta_merger'
	 'lshiftWordByOctet<64, 12>'
	 'lshiftWordByOctet<64, 13>'
	 'generate_exh<64>'
	 'append_payload<64>'
	 'lshiftWordByOctet<64, 11>'
	 'generate_ibh<64>'
	 'prepend_ibh_header<64>'
	 'tx_ipUdpMetaMerger'
	 'mem_cmd_merger<64>'
	 'conn_table'
	 'state_table'
	 'msn_table'
	 'read_req_table'
	 'mq_freelist_handler<2048>'
	 'mq_pointer_table<500>'
	 'mq_meta_table<ap_uint<64>, 2048>'
	 'mq_process_requests<ap_uint<64> >'
	 'Block_entry450_proc'
	 'extract_icrc<64>'
	 'insert_icrc<64>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58:10) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:73:2) in function 'rx_process_exh<64>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814:18) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1823:7) in function 'meta_merger'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2047:24) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2060:3) in function 'merge_rx_pkgs<64>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:591:9) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:623:8) in function 'lshiftWordByOctet<64, 12>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:591:9) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:623:8) in function 'lshiftWordByOctet<64, 11>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1260:9) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1292:8) in function 'ipv4_lshiftWordByOctet<64, 2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82:12) in function 'generate_exh<64>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1164:4) in function 'generate_exh<64>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.43 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_old_unack.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:56:46)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.resp_epsn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.retryCounter.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:61:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_next_psn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:83:44)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.resp_epsn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:98:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.resp_old_outstanding.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:99:52)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_next_psn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:100:44)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_old_unack.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:101:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_old_valid.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:102:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.retryCounter.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:103:44)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.msn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:55:33)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.vaddr.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:56:35)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.dma_length.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:57:39)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.msn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:73:32)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.vaddr.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74:34)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.dma_length.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:75:39)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.r_key.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:76:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_table.head.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140:25)
INFO: [HLS 200-472] Inferring partial write operation for 'meta_table.value.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213:24)
INFO: [HLS 200-472] Inferring partial write operation for 'meta_table.next.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'meta_table.isTail' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:218:31)
INFO: [HLS 200-472] Inferring partial write operation for 'conn_table.remote_qpn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:55:40)
INFO: [HLS 200-472] Inferring partial write operation for 'conn_table.remote_ip_address.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:56:47)
INFO: [HLS 200-472] Inferring partial write operation for 'conn_table.remote_udp_port.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:57:45)
WARNING: [HLS 200-657] Generating channel rx_crc2ipFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_udp2ipFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_udp2ipMetaFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_ipUdpMetaFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_ib2udpFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel stateTable2qpi_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel stateTable2rxIbh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel msnTable2rxExh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel rx_readReqAddr_pop_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_pkgInfoFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel msnTable2txExh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_dstQpFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel stateTable2txIbh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_connTable2ibh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel mq_releaseFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel mq_pointerUpdFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel mq_pointerReqFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel mq_metaReqFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conn_table has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for rocev2_top because entry_proc has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for rocev2_top because Block_entry450_proc has non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.59 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.79 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rocev2_top' ...
WARNING: [SYN 201-103] Legalizing function name 'process_ipv4<64>' to 'process_ipv4_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'ipv4_drop_optional_ip_header<64>' to 'ipv4_drop_optional_ip_header_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'ipv4_lshiftWordByOctet<64, 2>' to 'ipv4_lshiftWordByOctet_64_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'ipv4_generate_ipv4<64>3' to 'ipv4_generate_ipv4_64_3'.
WARNING: [SYN 201-103] Legalizing function name 'process_udp<64>4' to 'process_udp_64_4'.
WARNING: [SYN 201-103] Legalizing function name 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>' to 'udp_rshiftWordByOctet_net_axis_64_64_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'udp_lshiftWordByOctet<64, 1>' to 'udp_lshiftWordByOctet_64_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'generate_udp<64>' to 'generate_udp_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_process_ibh<64>' to 'rx_process_ibh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'rshiftWordByOctet<net_axis<64>, 64, 11>' to 'rshiftWordByOctet_net_axis_64_64_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_process_exh<64>' to 'rx_process_exh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'drop_ooo_ibh<64>' to 'drop_ooo_ibh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'ipUdpMetaHandler<64>' to 'ipUdpMetaHandler_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_exh_fsm<64>' to 'rx_exh_fsm_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_exh_payload<64>' to 'rx_exh_payload_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'stream_merger<ackEvent>' to 'stream_merger_ackEvent_s'.
WARNING: [SYN 201-103] Legalizing function name 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>' to 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'rshiftWordByOctet<net_axis<64>, 64, 13>' to 'rshiftWordByOctet_net_axis_64_64_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'merge_rx_pkgs<64>' to 'merge_rx_pkgs_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'tx_pkg_arbiter<64>' to 'tx_pkg_arbiter_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'lshiftWordByOctet<64, 12>' to 'lshiftWordByOctet_64_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'lshiftWordByOctet<64, 13>' to 'lshiftWordByOctet_64_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'generate_exh<64>' to 'generate_exh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'append_payload<64>' to 'append_payload_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'lshiftWordByOctet<64, 11>' to 'lshiftWordByOctet_64_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'generate_ibh<64>' to 'generate_ibh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'prepend_ibh_header<64>' to 'prepend_ibh_header_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'mem_cmd_merger<64>' to 'mem_cmd_merger_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'mq_freelist_handler<2048>' to 'mq_freelist_handler_2048_s'.
WARNING: [SYN 201-103] Legalizing function name 'mq_pointer_table<500>' to 'mq_pointer_table_500_s'.
WARNING: [SYN 201-103] Legalizing function name 'mq_meta_table<ap_uint<64>, 2048>' to 'mq_meta_table_ap_uint_64_2048_s'.
WARNING: [SYN 201-103] Legalizing function name 'mq_process_requests<ap_uint<64> >' to 'mq_process_requests_ap_uint_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'extract_icrc<64>' to 'extract_icrc_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'insert_icrc<64>' to 'insert_icrc_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.938 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_ipv4_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process_ipv4<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'process_ipv4<64>'
WARNING: [HLS 200-871] Estimated clock period (4.8274ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'process_ipv4_64_s' consists of the following:	'load' operation ('header_idx_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58) on static variable 'header_idx' [34]  (0 ns)
	'shl' operation ('shl_ln368_9') [53]  (1.63 ns)
	'xor' operation ('xor_ln368_3') [54]  (0 ns)
	'and' operation ('and_ln368_5') [55]  (0 ns)
	'or' operation ('__Result__') [57]  (2.35 ns)
	'store' operation ('header_header_V_write_ln368') of variable '__Result__' on static variable 'header_header_V' [58]  (0.844 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipv4_drop_optional_ip_header_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipv4_drop_optional_ip_header<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ipv4_drop_optional_ip_header<64>'
WARNING: [HLS 200-871] Estimated clock period (5.834ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'ipv4_drop_optional_ip_header_64_s' consists of the following:	fifo read operation ('rx_process2dropLengthFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216) on port 'rx_process2dropLengthFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216) [117]  (2.34 ns)
	'icmp' operation ('icmp_ln1035') [120]  (0.677 ns)
	multiplexor before 'phi' operation ('storemerge_i') [130]  (0.844 ns)
	'phi' operation ('storemerge_i') [130]  (0 ns)
	'store' operation ('doh_state_write_ln224', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224) of variable 'zext_ln224', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224 on static variable 'doh_state' [132]  (0.886 ns)
	blocking operation 1.09 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.940 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipv4_lshiftWordByOctet_64_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipv4_lshiftWordByOctet<64, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ipv4_lshiftWordByOctet<64, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.941 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipv4_generate_ipv4_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipv4_generate_ipv4<64>3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ipv4_generate_ipv4<64>3'
WARNING: [HLS 200-871] Estimated clock period (7.62054ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'ipv4_generate_ipv4_64_3' consists of the following:	'load' operation ('header_idx_2_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76) on static variable 'header_idx_2' [25]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79) [105]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [109]  (1.39 ns)
	'sub' operation ('sub_ln80_3', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [112]  (1.34 ns)
	'sub' operation ('sub_ln80_4', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [114]  (1.36 ns)
	'select' operation ('select_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [117]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [118]  (0.871 ns)
	multiplexor before 'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [122]  (0.844 ns)
	'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [122]  (0 ns)
	blocking operation 0.513 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.942 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_udp_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process_udp<64>4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'process_udp<64>4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.942 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp_rshiftWordByOctet_net_axis_64_64_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.943 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_rx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'merge_rx_meta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'merge_rx_meta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.943 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_tx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'split_tx_meta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'split_tx_meta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.943 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp_lshiftWordByOctet_64_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udp_lshiftWordByOctet<64, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'udp_lshiftWordByOctet<64, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.944 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_udp_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_udp<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'generate_udp<64>'
WARNING: [HLS 200-871] Estimated clock period (7.62054ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'generate_udp_64_s' consists of the following:	'load' operation ('header_idx_3_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76) on static variable 'header_idx_3' [21]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79) [71]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [75]  (1.39 ns)
	'sub' operation ('sub_ln80_5', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [78]  (1.34 ns)
	'sub' operation ('sub_ln80_6', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [80]  (1.36 ns)
	'select' operation ('select_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [83]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [84]  (0.871 ns)
	blocking operation 1.36 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.944 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qp_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'qp_interface'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'qp_interface'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_process_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_process_ibh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'rx_process_ibh<64>'
WARNING: [HLS 200-871] Estimated clock period (4.7802ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rx_process_ibh_64_s' consists of the following:	'load' operation ('bth_idx_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) on static variable 'bth_idx' [33]  (0 ns)
	'shl' operation ('shl_ln368_3') [51]  (1.58 ns)
	'xor' operation ('xor_ln368_1') [52]  (0 ns)
	'and' operation ('and_ln368_1') [53]  (0 ns)
	'or' operation ('__Result__') [55]  (2.35 ns)
	'store' operation ('bth_header_V_write_ln368') of variable '__Result__' on static variable 'bth_header_V' [56]  (0.844 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet_net_axis_64_64_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet<net_axis<64>, 64, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rshiftWordByOctet<net_axis<64>, 64, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_process_exh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_process_exh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'rx_process_exh<64>'
WARNING: [HLS 200-871] Estimated clock period (5.622ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rx_process_exh_64_s' consists of the following:	'phi' operation ('__Result__') with incoming values : ('__Val2__') ('__Result__', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [86]  (0 ns)
	'add' operation ('ret.V') [111]  (1.51 ns)
	'mul' operation ('mul_ln1513') [113]  (4.11 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.948 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ibh_fsm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_ibh_fsm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'rx_ibh_fsm'
WARNING: [HLS 200-871] Estimated clock period (5.0115ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rx_ibh_fsm' consists of the following:	fifo read operation ('stateTable2rxIbh_rsp_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:317) on port 'stateTable2rxIbh_rsp' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:317) [104]  (2.34 ns)
	'icmp' operation ('icmp_ln1039_2') [117]  (1.22 ns)
	'xor' operation ('xor_ln1039_1') [118]  (0.485 ns)
	'or' operation ('or_ln328', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:328) [122]  (0 ns)
	'and' operation ('and_ln328_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:328) [124]  (0.485 ns)
	blocking operation 0.485 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.949 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drop_ooo_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'drop_ooo_ibh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'drop_ooo_ibh<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipUdpMetaHandler_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipUdpMetaHandler<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ipUdpMetaHandler<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_exh_fsm_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_exh_fsm<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'rx_exh_fsm<64>'
WARNING: [HLS 200-871] Estimated clock period (4.925ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rx_exh_fsm_64_s' consists of the following:	fifo read operation ('rx_fsm2exh_MetaFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:567) on port 'rx_fsm2exh_MetaFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:567) [335]  (2.34 ns)
	'icmp' operation ('empty', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:567) [349]  (1.26 ns)
	'or' operation ('empty_161', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:567) [351]  (0.485 ns)
	multiplexor before 'phi' operation ('consumeReadAddr_new_0_i') [358]  (0.844 ns)
	'phi' operation ('consumeReadAddr_new_0_i') [358]  (0 ns)
	'store' operation ('consumeReadAddr_write_ln571', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:571) of variable 'consumeReadAddr_new_0_i' on static variable 'consumeReadAddr' [360]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_exh_payload_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_exh_payload<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rx_exh_payload<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_read_requests' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'handle_read_requests'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'handle_read_requests'
WARNING: [HLS 200-871] Estimated clock period (5.63134ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'handle_read_requests' consists of the following:	fifo read operation ('rx_readRequestFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) on port 'rx_readRequestFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) [30]  (2.34 ns)
	'add' operation ('add_ln840_11') [40]  (1.59 ns)
	multiplexor before 'phi' operation ('readAddr.V') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') [45]  (0.844 ns)
	'phi' operation ('readAddr.V') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') [45]  (0 ns)
	multiplexor before 'phi' operation ('request_vaddr_V_new_3_i') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') ('add_ln840') [86]  (0.858 ns)
	'phi' operation ('request_vaddr_V_new_3_i') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') ('add_ln840') [86]  (0 ns)
	'store' operation ('request_vaddr_V_write_ln879', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) of variable 'request_vaddr_V_new_3_i' on static variable 'request_vaddr_V' [91]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_merger_ackEvent_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'stream_merger<ackEvent>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'stream_merger<ackEvent>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet_net_axis_64_64_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet<net_axis<64>, 64, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rshiftWordByOctet<net_axis<64>, 64, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_rx_pkgs_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'merge_rx_pkgs<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'merge_rx_pkgs<64>'
WARNING: [HLS 200-871] Estimated clock period (4.934ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'merge_rx_pkgs_64_s' consists of the following:	fifo read operation ('type', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2047) on port 'rx_pkgShiftTypeFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2047) [78]  (2.34 ns)
	'icmp' operation ('icmp_ln2048_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048) [80]  (1.26 ns)
	'select' operation ('select_ln2048', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048) [81]  (0 ns)
	'select' operation ('select_ln2048_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048) [83]  (0.494 ns)
	'store' operation ('state_3_write_ln2050', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2050) of variable 'select_ln2048_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048 on static variable 'state_3' [84]  (0.844 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'local_req_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'local_req_handler'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'local_req_handler'
WARNING: [HLS 200-871] Estimated clock period (5.63134ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'local_req_handler' consists of the following:	fifo read operation ('s_axis_tx_meta_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) on port 's_axis_tx_meta' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) [34]  (2.34 ns)
	'add' operation ('add_ln840_8') [69]  (1.59 ns)
	multiplexor before 'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) ('add_ln840_8') [76]  (0.844 ns)
	'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) ('add_ln840_8') [76]  (0 ns)
	multiplexor before 'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) ('add_ln840_8') ('add_ln840') [119]  (0.858 ns)
	'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) ('add_ln840_8') ('add_ln840') [119]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.956 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_pkg_arbiter_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tx_pkg_arbiter<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'tx_pkg_arbiter<64>'
WARNING: [HLS 200-871] Estimated clock period (6.30761ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'tx_pkg_arbiter_64_s' consists of the following:	'load' operation ('info_words_V_load') on static variable 'info_words_V' [32]  (0 ns)
	'add' operation ('add_ln841_4') [45]  (1.48 ns)
	'icmp' operation ('icmp_ln1039_1') [48]  (1.25 ns)
	'and' operation ('and_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [49]  (0.485 ns)
	'or' operation ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [50]  (0.485 ns)
	multiplexor before 'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [53]  (0.844 ns)
	'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [53]  (0 ns)
	multiplexor before 'phi' operation ('state_flag_17_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [61]  (0.844 ns)
	'phi' operation ('state_flag_17_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [61]  (0 ns)
	multiplexor before 'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201) ('or_ln2213', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161) ('or_ln2173', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269) ('or_ln2280', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280) [216]  (0.929 ns)
	'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201) ('or_ln2213', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161) ('or_ln2173', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269) ('or_ln2280', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280) [216]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.958 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'meta_merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'meta_merger'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, function 'meta_merger'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lshiftWordByOctet_64_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lshiftWordByOctet<64, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'lshiftWordByOctet<64, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.960 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lshiftWordByOctet_64_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lshiftWordByOctet<64, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'lshiftWordByOctet<64, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.960 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_exh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_exh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'generate_exh<64>'
WARNING: [HLS 200-871] Estimated clock period (7.59664ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'generate_exh_64_s' consists of the following:	'load' operation ('rdmaHeader_idx_1_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76) on static variable 'rdmaHeader_idx_1' [51]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79) [271]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [275]  (1.39 ns)
	'sub' operation ('sub_ln80_7', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [278]  (1.34 ns)
	'sub' operation ('sub_ln80_8', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [280]  (1.36 ns)
	'select' operation ('remainingLength.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [282]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [283]  (0.861 ns)
	multiplexor before 'phi' operation ('phi_ln1019') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [287]  (0.844 ns)
	'phi' operation ('phi_ln1019') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [287]  (0 ns)
	blocking operation 0.499 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.961 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'append_payload_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'append_payload<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'append_payload<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lshiftWordByOctet_64_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lshiftWordByOctet<64, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'lshiftWordByOctet<64, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_ibh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'generate_ibh<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.964 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepend_ibh_header_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'prepend_ibh_header<64>'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'prepend_ibh_header<64>'
WARNING: [HLS 200-871] Estimated clock period (7.62054ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'prepend_ibh_header_64_s' consists of the following:	'load' operation ('header_idx_1_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76) on static variable 'header_idx_1' [21]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79) [101]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [105]  (1.39 ns)
	'sub' operation ('sub_ln80_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [108]  (1.34 ns)
	'sub' operation ('sub_ln80_2', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [110]  (1.36 ns)
	'select' operation ('select_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [113]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [114]  (0.871 ns)
	multiplexor before 'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [117]  (0.844 ns)
	'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [117]  (0 ns)
	blocking operation 0.513 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.965 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ipUdpMetaMerger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tx_ipUdpMetaMerger'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'tx_ipUdpMetaMerger'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.966 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_cmd_merger_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_cmd_merger<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'mem_cmd_merger<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.966 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conn_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conn_table'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.967 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'state_table'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'state_table'
WARNING: [HLS 200-871] Estimated clock period (5.087ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'state_table' consists of the following:	fifo read operation ('qpi2stateTable_upd_req_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92) on port 'qpi2stateTable_upd_req' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92) [53]  (2.34 ns)
	'store' operation ('state_table_resp_epsn_V_addr_3_write_ln98', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:98) of variable 'ifRequest.local_psn.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92 on array 'state_table_resp_epsn_V' [77]  (2.27 ns)
	blocking operation 0.485 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.968 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'msn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'msn_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'msn_table'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.969 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_req_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_req_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'read_req_table'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.969 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_freelist_handler_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_freelist_handler<2048>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'mq_freelist_handler<2048>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.969 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_pointer_table_500_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_pointer_table<500>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'mq_pointer_table<500>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.970 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_meta_table_ap_uint_64_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_meta_table<ap_uint<64>, 2048>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'mq_meta_table<ap_uint<64>, 2048>'
WARNING: [HLS 200-871] Estimated clock period (5.087ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'mq_meta_table_ap_uint_64_2048_s' consists of the following:	fifo read operation ('mq_metaReqFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210) on port 'mq_metaReqFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210) [23]  (2.34 ns)
	'store' operation ('meta_table_next_V_addr_write_ln217', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:217) of variable 'req.entry.next.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210 on array 'meta_table_next_V' [49]  (2.27 ns)
	blocking operation 0.485 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.971 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_process_requests_ap_uint_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_process_requests<ap_uint<64> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'mq_process_requests<ap_uint<64> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.972 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry450_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.972 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_icrc_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_icrc<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'extract_icrc<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.973 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_icrc_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert_icrc<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'insert_icrc<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.974 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rocev2_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.934ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rocev2_top' consists of the following:	'call' operation ('_ln2615', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2615) to 'merge_rx_pkgs<64>' [491]  (4.93 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_ip2udpMetaFifo (from process_ipv4_64_U0 to merge_rx_meta_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO qpi2stateTable_upd_req (from qp_interface_U0 to state_table_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO if2msnTable_init (from qp_interface_U0 to msn_table_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_ibh2fsm_MetaFifo (from rx_process_ibh_64_U0 to rx_ibh_fsm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_ibh2exh_MetaFifo (from rx_process_ibh_64_U0 to rx_process_exh_64_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rxIbh2stateTable_upd_req (from rx_ibh_fsm_U0 to state_table_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_fsm2exh_MetaFifo (from rx_ibh_fsm_U0 to rx_exh_fsm_64_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_ibhEventFifo (from rx_ibh_fsm_U0 to stream_merger_ackEvent_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rxExh2msnTable_upd_req (from rx_exh_fsm_64_U0 to msn_table_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_pkgShiftTypeFifo (from rx_exh_fsm_64_U0 to merge_rx_pkgs_64_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_readReqTable_upd_req (from rx_exh_fsm_64_U0 to read_req_table_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_readReqAddr_push (from local_req_handler_U0 to mq_process_requests_ap_uint_64_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_localMemCmdFifo (from local_req_handler_U0 to mem_cmd_merger_64_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_rawPayFifo (from tx_pkg_arbiter_64_U0 to append_payload_64_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_aethShift2payFifo (from lshiftWordByOctet_64_12_U0 to append_payload_64_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_rethShift2payFifo (from lshiftWordByOctet_64_13_U0 to append_payload_64_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_ibhHeaderFifo (from generate_ibh_64_U0 to prepend_ibh_header_64_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO mq_pointerRspFifo (from mq_pointer_table_500_U0 to mq_process_requests_ap_uint_64_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO mq_metaRspFifo (from mq_meta_table_ap_uint_64_2048_U0 to mq_process_requests_ap_uint_64_U0) to 11 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.975 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_ipv4_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'header_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'headerWordsDropped_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_ipv4_64_s' pipeline 'process_ipv4<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_ipv4_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipv4_drop_optional_ip_header_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'doh_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'length_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ipv4_drop_optional_ip_header_64_s' pipeline 'ipv4_drop_optional_ip_header<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipv4_drop_optional_ip_header_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipv4_lshiftWordByOctet_64_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ipv4_lshiftWordByOctet_64_2_s' pipeline 'ipv4_lshiftWordByOctet<64, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipv4_lshiftWordByOctet_64_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipv4_generate_ipv4_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gi_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ipv4_generate_ipv4_64_3' pipeline 'ipv4_generate_ipv4<64>3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipv4_generate_ipv4_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_udp_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pu_header_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pu_header_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pu_header_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_udp_64_4' pipeline 'process_udp<64>4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_udp_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp_rshiftWordByOctet_net_axis_64_64_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'udp_rshiftWordByOctet_net_axis_64_64_2_s' pipeline 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp_rshiftWordByOctet_net_axis_64_64_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_rx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_rx_meta' pipeline 'merge_rx_meta' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_rx_meta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_tx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_tx_meta' pipeline 'split_tx_meta' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_tx_meta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp_lshiftWordByOctet_64_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'udp_lshiftWordByOctet_64_1_s' pipeline 'udp_lshiftWordByOctet<64, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp_lshiftWordByOctet_64_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_udp_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generate_udp_64_s' pipeline 'generate_udp<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_udp_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qp_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'qp_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_newState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_qp_num_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_remote_psn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_local_psn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_r_key_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'qp_interface' pipeline 'qp_interface' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'qp_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_process_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bth_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bth_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bth_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_process_ibh_64_s' pipeline 'rx_process_ibh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_process_ibh_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet_net_axis_64_64_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fsmState_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rshiftWordByOctet_net_axis_64_64_11_s' pipeline 'rshiftWordByOctet<net_axis<64>, 64, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet_net_axis_64_64_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_process_exh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'opCode' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_header_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_process_exh_64_s' pipeline 'rx_process_exh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_35ns_66_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_process_exh_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ibh_fsm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fsmState_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_partition_key_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_dest_qp_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_psn_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_validPSN' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_numPkg_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'emeta_isNak' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'isResponse' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'emeta_numPkg_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'droppedPackets_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ibh_fsm' pipeline 'rx_ibh_fsm' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ibh_fsm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drop_ooo_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_5' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'drop_ooo_ibh_64_s' pipeline 'drop_ooo_ibh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'drop_ooo_ibh_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipUdpMetaHandler_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ipUdpMetaHandler_64_s' pipeline 'ipUdpMetaHandler<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipUdpMetaHandler_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_exh_fsm_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pe_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_dest_qp_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_psn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'exHeader_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'consumeReadAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmaMeta_msn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmaMeta_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'udpLength_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmaMeta_dma_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'readReqAddr_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_exh_fsm_64_s' pipeline 'rx_exh_fsm<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_exh_fsm_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_exh_payload_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rep_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_route' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_exh_payload_64_s' pipeline 'rx_exh_payload<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_exh_payload_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_read_requests' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hrr_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_dma_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_qpn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_psn_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'handle_read_requests' pipeline 'handle_read_requests' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_read_requests'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_merger_ackEvent_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_merger_ackEvent_s' pipeline 'stream_merger<ackEvent>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_merger_ackEvent_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s' pipeline 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet_net_axis_64_64_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rshiftWordByOctet_net_axis_64_64_13_s' pipeline 'rshiftWordByOctet<net_axis<64>, 64, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet_net_axis_64_64_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_rx_pkgs_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_rx_pkgs_64_s' pipeline 'merge_rx_pkgs<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_rx_pkgs_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'local_req_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lrh_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_local_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_remote_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_length_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_qpn_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'local_req_handler' pipeline 'local_req_handler' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'local_req_handler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_pkg_arbiter_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_type' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_words_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wordCounter_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_pkg_arbiter_64_s' pipeline 'tx_pkg_arbiter<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_pkg_arbiter_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'meta_merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'meta_merger' pipeline 'meta_merger' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_35ns_66_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'meta_merger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lshiftWordByOctet_64_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lshiftWordByOctet_64_12_s' pipeline 'lshiftWordByOctet<64, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lshiftWordByOctet_64_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lshiftWordByOctet_64_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lshiftWordByOctet_64_13_s' pipeline 'lshiftWordByOctet<64, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lshiftWordByOctet_64_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_exh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ge_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_idx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_idx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_addr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_isNak' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'msnMeta_msn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'msnMeta_r_key_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_qpn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_psn_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generate_exh_64_s' pipeline 'generate_exh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_exh_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'append_payload_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'firstPayload' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_isAETH' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_hasPayload' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'append_payload_64_s' pipeline 'append_payload<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'append_payload_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lshiftWordByOctet_64_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lshiftWordByOctet_64_11_s' pipeline 'lshiftWordByOctet<64, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lshiftWordByOctet_64_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gi_state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_dest_qp_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_numPkg_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generate_ibh_64_s' pipeline 'generate_ibh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_ibh_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepend_ibh_header_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepend_ibh_header_64_s' pipeline 'prepend_ibh_header<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepend_ibh_header_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ipUdpMetaMerger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ipUdpMetaMerger' pipeline 'tx_ipUdpMetaMerger' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ipUdpMetaMerger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_cmd_merger_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mem_cmd_merger_64_s' pipeline 'mem_cmd_merger<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_cmd_merger_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conn_table' pipeline 'conn_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conn_table'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_conn_table_conn_table_remote_qpn_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_conn_table_conn_table_remote_ip_address_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_conn_table_conn_table_remote_udp_port_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_table' pipeline 'state_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_table'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'msn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'msn_table' pipeline 'msn_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'msn_table'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_req_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_req_table' pipeline 'read_req_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_req_table'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_freelist_handler_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'freeListCounter_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mq_freelist_handler_2048_s' pipeline 'mq_freelist_handler<2048>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_freelist_handler_2048_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_pointer_table_500_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'mq_lockedKey_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mq_isLocked' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mq_wait' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mq_request_key_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mq_pointer_table_500_s' pipeline 'mq_pointer_table<500>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_pointer_table_500_s'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_meta_table_ap_uint_64_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mq_meta_table_ap_uint_64_2048_s' pipeline 'mq_meta_table<ap_uint<64>, 2048>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_meta_table_ap_uint_64_2048_s'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_process_requests_ap_uint_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rt_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newMetaIdx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'insert_key_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'insert_value_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'popRequest_op' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ptrMeta_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ptrMeta_tail_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ptrMeta_valid' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'popRequest_key_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mq_process_requests_ap_uint_64_s' pipeline 'mq_process_requests<ap_uint<64> >' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_process_requests_ap_uint_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry450_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry450_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_icrc_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ei_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ei_prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ei_prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ei_prevWord_last_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_icrc_64_s' pipeline 'extract_icrc<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_icrc_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_icrc_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ii_state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_icrc_64_s' pipeline 'insert_icrc<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_icrc_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rocev2_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_rx_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_tx_meta' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_tx_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_tx_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_cmd' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_read_cmd' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_mem_read_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_qp_interface' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_qp_conn_interface' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/local_ip_address' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/regCrcDropPkgCount' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/regInvalidPsnDropCount' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rocev2_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process process_ipv4<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ipv4_drop_optional_ip_header<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ipv4_lshiftWordByOctet<64, 2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ipv4_generate_ipv4<64>3 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process process_udp<64>4 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process udp_rshiftWordByOctet<net_axis<64>, 64, 2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process merge_rx_meta is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process split_tx_meta is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process udp_lshiftWordByOctet<64, 1> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process generate_udp<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process qp_interface is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_process_ibh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rshiftWordByOctet<net_axis<64>, 64, 11> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_process_exh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_ibh_fsm is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process drop_ooo_ibh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ipUdpMetaHandler<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_exh_fsm<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_exh_payload<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process handle_read_requests is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process stream_merger<ackEvent> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rshiftWordByOctet<net_axis<64>, 64, 13> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process merge_rx_pkgs<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process local_req_handler is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process tx_pkg_arbiter<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process meta_merger is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process lshiftWordByOctet<64, 12> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process lshiftWordByOctet<64, 13> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process generate_exh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process append_payload<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process lshiftWordByOctet<64, 11> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process generate_ibh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process prepend_ibh_header<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process tx_ipUdpMetaMerger is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mem_cmd_merger<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process conn_table is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process state_table is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process msn_table is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process read_req_table is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_freelist_handler<2048> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_pointer_table<500> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_meta_table<ap_uint<64>, 2048> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_process_requests<ap_uint<64> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process extract_icrc<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process insert_icrc<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rocev2_top'.
INFO: [RTMG 210-285] Implementing FIFO 'local_ip_address_c_U(rocev2_top_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_crc2ipFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_process2dropFifo_U(rocev2_top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_process2dropLengthFifo_U(rocev2_top_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ip2udpMetaFifo_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ip2udpFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2ipv4Fifo_U(rocev2_top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udp2ipFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udp2ipMetaFifo_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ip2crcFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2shiftFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udpMetaFifo_U(rocev2_top_fifo_w49_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2ibFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ipUdpMetaFifo_U(rocev2_top_fifo_w256_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ipUdpMetaFifo_U(rocev2_top_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udpMetaFifo_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ib2udpFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2udpFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qpi2stateTable_upd_req_U(rocev2_top_fifo_w97_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stateTable2qpi_rsp_U(rocev2_top_fifo_w123_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'if2msnTable_init_U(rocev2_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2shiftFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2fsm_MetaFifo_U(rocev2_top_fifo_w119_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2exh_MetaFifo_U(rocev2_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_shift2exhFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2dropFifo_U(rocev2_top_fifo_w128_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhMetaFifo_U(rocev2_top_fifo_w23_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2drop_MetaFifo_U(rocev2_top_fifo_w241_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rxIbh2stateTable_upd_req_U(rocev2_top_fifo_w45_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stateTable2rxIbh_rsp_U(rocev2_top_fifo_w75_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDropFifo_U(rocev2_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDropMetaFifo_U(rocev2_top_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_fsm2exh_MetaFifo_U(rocev2_top_fifo_w119_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhEventFifo_U(rocev2_top_fifo_w50_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDrop2exhFifo_U(rocev2_top_fifo_w128_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'exh_lengthFifo_U(rocev2_top_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_drop2exhFsm_MetaFifo_U(rocev2_top_fifo_w241_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rxExh2msnTable_upd_req_U(rocev2_top_fifo_w137_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readReqAddr_pop_req_U(rocev2_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msnTable2rxExh_rsp_U(rocev2_top_fifo_w152_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readReqAddr_pop_rsp_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhEventMetaFifo_U(rocev2_top_fifo_w50_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_pkgSplitTypeFifo_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_pkgShiftTypeFifo_U(rocev2_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readRequestFifo_U(rocev2_top_fifo_w160_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readReqTable_upd_req_U(rocev2_top_fifo_w41_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2rethShiftFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2aethShiftFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhNoShiftFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_remoteMemCmd_U(rocev2_top_fifo_w144_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readEvenFifo_U(rocev2_top_fifo_w162_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ackEventFifo_U(rocev2_top_fifo_w50_d4_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
