# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# File: D:\quartus_prime_lite\workspace_intel\nios_led3\nios_led3\nios_led3.csv
# Generated on: Sat Sep 21 22:34:00 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
altera_reserved_tck,Input,,,,PIN_G2,,,,,,
altera_reserved_tdi,Input,,,,PIN_L4,,,,,,
altera_reserved_tdo,Output,,,,PIN_M5,,,,,,
altera_reserved_tms,Input,,,,PIN_H2,,,,,,
btn[1],Input,PIN_A7,7,B7_N0,PIN_A7,3.3-V LVTTL,,,,,
btn[0],Input,PIN_B8,7,B7_N0,PIN_B8,3.3-V LVTTL,,,,,
clk,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
hex0[7],Output,PIN_D15,7,B7_N0,PIN_D15,3.3-V LVTTL,,,,,
hex0[6],Output,PIN_C17,7,B7_N0,PIN_C17,3.3-V LVTTL,,,,,
hex0[5],Output,PIN_D17,7,B7_N0,PIN_D17,3.3-V LVTTL,,,,,
hex0[4],Output,PIN_E16,7,B7_N0,PIN_E16,3.3-V LVTTL,,,,,
hex0[3],Output,PIN_C16,7,B7_N0,PIN_C16,3.3-V LVTTL,,,,,
hex0[2],Output,PIN_C15,7,B7_N0,PIN_C15,3.3-V LVTTL,,,,,
hex0[1],Output,PIN_E15,7,B7_N0,PIN_E15,3.3-V LVTTL,,,,,
hex0[0],Output,PIN_C14,7,B7_N0,PIN_C14,3.3-V LVTTL,,,,,
hex1[7],Output,PIN_A16,7,B7_N0,PIN_A16,3.3-V LVTTL,,,,,
hex1[6],Output,PIN_B17,7,B7_N0,PIN_B17,3.3-V LVTTL,,,,,
hex1[5],Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,
hex1[4],Output,PIN_A17,7,B7_N0,PIN_A17,3.3-V LVTTL,,,,,
hex1[3],Output,PIN_B16,7,B7_N0,PIN_B16,3.3-V LVTTL,,,,,
hex1[2],Output,PIN_E18,6,B6_N0,PIN_E18,3.3-V LVTTL,,,,,
hex1[1],Output,PIN_D18,6,B6_N0,PIN_D18,3.3-V LVTTL,,,,,
hex1[0],Output,PIN_C18,7,B7_N0,PIN_C18,3.3-V LVTTL,,,,,
hex2[7],Output,PIN_A19,7,B7_N0,PIN_A19,3.3-V LVTTL,,,,,
hex2[6],Output,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,,
hex2[5],Output,PIN_C22,6,B6_N0,PIN_C22,3.3-V LVTTL,,,,,
hex2[4],Output,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,,
hex2[3],Output,PIN_A21,6,B6_N0,PIN_A21,3.3-V LVTTL,,,,,
hex2[2],Output,PIN_B19,7,B7_N0,PIN_B19,3.3-V LVTTL,,,,,
hex2[1],Output,PIN_A20,7,B7_N0,PIN_A20,3.3-V LVTTL,,,,,
hex2[0],Output,PIN_B20,6,B6_N0,PIN_B20,3.3-V LVTTL,,,,,
hex3[7],Output,PIN_D22,6,B6_N0,PIN_D22,3.3-V LVTTL,,,,,
hex3[6],Output,PIN_E17,6,B6_N0,PIN_E17,3.3-V LVTTL,,,,,
hex3[5],Output,PIN_D19,6,B6_N0,PIN_D19,3.3-V LVTTL,,,,,
hex3[4],Output,PIN_C20,6,B6_N0,PIN_C20,3.3-V LVTTL,,,,,
hex3[3],Output,PIN_C19,7,B7_N0,PIN_C19,3.3-V LVTTL,,,,,
hex3[2],Output,PIN_E21,6,B6_N0,PIN_E21,3.3-V LVTTL,,,,,
hex3[1],Output,PIN_E22,6,B6_N0,PIN_E22,3.3-V LVTTL,,,,,
hex3[0],Output,PIN_F21,6,B6_N0,PIN_F21,3.3-V LVTTL,,,,,
ledr[1],Output,PIN_A10,7,B7_N0,PIN_A10,3.3-V LVTTL,,,,,
ledr[0],Output,PIN_A8,7,B7_N0,PIN_A8,3.3-V LVTTL,,,,,
sw[9],Input,PIN_F15,7,B7_N0,PIN_F15,3.3-V LVTTL,,,,,
sw[8],Input,PIN_B14,7,B7_N0,PIN_B14,3.3-V LVTTL,,,,,
sw[7],Input,PIN_A14,7,B7_N0,PIN_A14,3.3-V LVTTL,,,,,
sw[6],Input,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVTTL,,,,,
sw[5],Input,PIN_B12,7,B7_N0,PIN_B12,3.3-V LVTTL,,,,,
sw[4],Input,PIN_A12,7,B7_N0,PIN_A12,3.3-V LVTTL,,,,,
sw[3],Input,PIN_C12,7,B7_N0,PIN_C12,3.3-V LVTTL,,,,,
sw[2],Input,PIN_D12,7,B7_N0,PIN_D12,3.3-V LVTTL,,,,,
sw[1],Input,PIN_C11,7,B7_N0,PIN_C11,3.3-V LVTTL,,,,,
sw[0],Input,PIN_C10,7,B7_N0,PIN_C10,3.3-V LVTTL,,,,,
