// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_array_array_ap_fixed_10u_softmax_config6_s_HH_
#define _softmax_stable_array_array_ap_fixed_10u_softmax_config6_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "softmax_stable_array_array_ap_fixed_10u_softmax_config6_sdEe.h"
#include "softmax_stable_array_array_ap_fixed_10u_softmax_config6_seOg.h"

namespace ap_rtl {

struct softmax_stable_array_array_ap_fixed_10u_softmax_config6_s : public sc_module {
    // Port declarations 86
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_in< sc_lv<16> > data_V_data_8_V_dout;
    sc_in< sc_logic > data_V_data_8_V_empty_n;
    sc_out< sc_logic > data_V_data_8_V_read;
    sc_in< sc_lv<16> > data_V_data_9_V_dout;
    sc_in< sc_logic > data_V_data_9_V_empty_n;
    sc_out< sc_logic > data_V_data_9_V_read;
    sc_in< sc_logic > res_V_data_0_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_0_V_TDATA;
    sc_out< sc_logic > res_V_data_0_V_TVALID;
    sc_out< sc_lv<16> > res_V_data_1_V_TDATA;
    sc_out< sc_logic > res_V_data_1_V_TVALID;
    sc_in< sc_logic > res_V_data_1_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_2_V_TDATA;
    sc_out< sc_logic > res_V_data_2_V_TVALID;
    sc_in< sc_logic > res_V_data_2_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_3_V_TDATA;
    sc_out< sc_logic > res_V_data_3_V_TVALID;
    sc_in< sc_logic > res_V_data_3_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_4_V_TDATA;
    sc_out< sc_logic > res_V_data_4_V_TVALID;
    sc_in< sc_logic > res_V_data_4_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_5_V_TDATA;
    sc_out< sc_logic > res_V_data_5_V_TVALID;
    sc_in< sc_logic > res_V_data_5_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_6_V_TDATA;
    sc_out< sc_logic > res_V_data_6_V_TVALID;
    sc_in< sc_logic > res_V_data_6_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_7_V_TDATA;
    sc_out< sc_logic > res_V_data_7_V_TVALID;
    sc_in< sc_logic > res_V_data_7_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_8_V_TDATA;
    sc_out< sc_logic > res_V_data_8_V_TVALID;
    sc_in< sc_logic > res_V_data_8_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_9_V_TDATA;
    sc_out< sc_logic > res_V_data_9_V_TVALID;
    sc_in< sc_logic > res_V_data_9_V_TREADY;
    sc_out< sc_logic > data_V_data_0_V_blk_n;
    sc_out< sc_logic > data_V_data_1_V_blk_n;
    sc_out< sc_logic > data_V_data_2_V_blk_n;
    sc_out< sc_logic > data_V_data_3_V_blk_n;
    sc_out< sc_logic > data_V_data_4_V_blk_n;
    sc_out< sc_logic > data_V_data_5_V_blk_n;
    sc_out< sc_logic > data_V_data_6_V_blk_n;
    sc_out< sc_logic > data_V_data_7_V_blk_n;
    sc_out< sc_logic > data_V_data_8_V_blk_n;
    sc_out< sc_logic > data_V_data_9_V_blk_n;
    sc_out< sc_logic > res_V_data_0_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_1_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_2_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_3_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_4_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_5_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_6_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_7_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_8_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_9_V_TDATA_blk_n;


    // Module declarations
    softmax_stable_array_array_ap_fixed_10u_softmax_config6_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_array_array_ap_fixed_10u_softmax_config6_s);

    ~softmax_stable_array_array_ap_fixed_10u_softmax_config6_s();

    sc_trace_file* mVcdFile;

    softmax_stable_array_array_ap_fixed_10u_softmax_config6_sdEe* exp_table1_U;
    softmax_stable_array_array_ap_fixed_10u_softmax_config6_seOg* invert_table2_U;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > io_acc_block_signal_op5;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<18> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<18> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<18> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<18> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<18> > exp_table1_q4;
    sc_signal< sc_lv<10> > exp_table1_address5;
    sc_signal< sc_logic > exp_table1_ce5;
    sc_signal< sc_lv<18> > exp_table1_q5;
    sc_signal< sc_lv<10> > exp_table1_address6;
    sc_signal< sc_logic > exp_table1_ce6;
    sc_signal< sc_lv<18> > exp_table1_q6;
    sc_signal< sc_lv<10> > exp_table1_address7;
    sc_signal< sc_logic > exp_table1_ce7;
    sc_signal< sc_lv<18> > exp_table1_q7;
    sc_signal< sc_lv<10> > exp_table1_address8;
    sc_signal< sc_logic > exp_table1_ce8;
    sc_signal< sc_lv<18> > exp_table1_q8;
    sc_signal< sc_lv<10> > exp_table1_address9;
    sc_signal< sc_logic > exp_table1_ce9;
    sc_signal< sc_lv<18> > exp_table1_q9;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<14> > invert_table2_q0;
    sc_signal< sc_lv<16> > data_array_0_V_reg_2130;
    sc_signal< sc_lv<16> > data_array_1_V_reg_2135;
    sc_signal< sc_lv<16> > data_array_2_V_reg_2140;
    sc_signal< sc_lv<16> > data_array_3_V_reg_2145;
    sc_signal< sc_lv<16> > data_array_4_V_reg_2150;
    sc_signal< sc_lv<16> > data_array_5_V_reg_2155;
    sc_signal< sc_lv<16> > data_array_6_V_reg_2160;
    sc_signal< sc_lv<16> > data_array_7_V_reg_2165;
    sc_signal< sc_lv<16> > data_array_8_V_reg_2170;
    sc_signal< sc_lv<16> > data_array_9_V_reg_2177;
    sc_signal< sc_lv<16> > select_ln86_6_fu_923_p3;
    sc_signal< sc_lv<16> > select_ln86_6_reg_2184;
    sc_signal< sc_lv<18> > exp_res_0_V_reg_2240;
    sc_signal< sc_lv<18> > exp_res_1_V_reg_2245;
    sc_signal< sc_lv<18> > exp_res_2_V_reg_2250;
    sc_signal< sc_lv<18> > exp_res_3_V_reg_2255;
    sc_signal< sc_lv<18> > exp_res_4_V_reg_2260;
    sc_signal< sc_lv<18> > exp_res_5_V_reg_2265;
    sc_signal< sc_lv<18> > exp_res_6_V_reg_2270;
    sc_signal< sc_lv<18> > exp_res_7_V_reg_2275;
    sc_signal< sc_lv<18> > exp_res_8_V_reg_2280;
    sc_signal< sc_lv<18> > exp_res_9_V_reg_2285;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln230_fu_1541_p1;
    sc_signal< sc_lv<64> > zext_ln230_1_fu_1580_p1;
    sc_signal< sc_lv<64> > zext_ln230_2_fu_1619_p1;
    sc_signal< sc_lv<64> > zext_ln230_3_fu_1658_p1;
    sc_signal< sc_lv<64> > zext_ln230_4_fu_1697_p1;
    sc_signal< sc_lv<64> > zext_ln230_5_fu_1736_p1;
    sc_signal< sc_lv<64> > zext_ln230_6_fu_1775_p1;
    sc_signal< sc_lv<64> > zext_ln230_7_fu_1814_p1;
    sc_signal< sc_lv<64> > zext_ln230_8_fu_1853_p1;
    sc_signal< sc_lv<64> > zext_ln230_9_fu_1892_p1;
    sc_signal< sc_lv<64> > zext_ln238_fu_1961_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<14> > mul_ln1118_fu_422_p0;
    sc_signal< sc_lv<26> > sext_ln242_fu_1966_p1;
    sc_signal< sc_lv<18> > mul_ln1118_fu_422_p1;
    sc_signal< sc_lv<14> > mul_ln1118_2_fu_423_p0;
    sc_signal< sc_lv<18> > mul_ln1118_2_fu_423_p1;
    sc_signal< sc_lv<14> > mul_ln1118_4_fu_424_p0;
    sc_signal< sc_lv<18> > mul_ln1118_4_fu_424_p1;
    sc_signal< sc_lv<14> > mul_ln1118_6_fu_425_p0;
    sc_signal< sc_lv<18> > mul_ln1118_6_fu_425_p1;
    sc_signal< sc_lv<14> > mul_ln1118_3_fu_426_p0;
    sc_signal< sc_lv<18> > mul_ln1118_3_fu_426_p1;
    sc_signal< sc_lv<14> > mul_ln1118_7_fu_427_p0;
    sc_signal< sc_lv<18> > mul_ln1118_7_fu_427_p1;
    sc_signal< sc_lv<14> > mul_ln1118_5_fu_428_p0;
    sc_signal< sc_lv<18> > mul_ln1118_5_fu_428_p1;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_429_p0;
    sc_signal< sc_lv<18> > mul_ln1118_1_fu_429_p1;
    sc_signal< sc_lv<14> > mul_ln1118_8_fu_430_p0;
    sc_signal< sc_lv<18> > mul_ln1118_8_fu_430_p1;
    sc_signal< sc_lv<14> > mul_ln1118_9_fu_431_p0;
    sc_signal< sc_lv<18> > mul_ln1118_9_fu_431_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_833_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_833_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_833_p2;
    sc_signal< sc_lv<16> > select_ln86_fu_839_p1;
    sc_signal< sc_lv<16> > select_ln86_fu_839_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_847_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_847_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_847_p2;
    sc_signal< sc_lv<16> > select_ln86_1_fu_853_p1;
    sc_signal< sc_lv<16> > select_ln86_1_fu_853_p2;
    sc_signal< sc_lv<16> > select_ln86_fu_839_p3;
    sc_signal< sc_lv<16> > select_ln86_1_fu_853_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_861_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_875_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_875_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_875_p2;
    sc_signal< sc_lv<16> > select_ln86_3_fu_881_p1;
    sc_signal< sc_lv<16> > select_ln86_3_fu_881_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_889_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_889_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_889_p2;
    sc_signal< sc_lv<16> > select_ln86_4_fu_895_p1;
    sc_signal< sc_lv<16> > select_ln86_4_fu_895_p2;
    sc_signal< sc_lv<16> > select_ln86_3_fu_881_p3;
    sc_signal< sc_lv<16> > select_ln86_4_fu_895_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_903_p2;
    sc_signal< sc_lv<16> > select_ln86_2_fu_867_p3;
    sc_signal< sc_lv<16> > select_ln86_5_fu_909_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_917_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_931_p2;
    sc_signal< sc_lv<16> > select_ln86_7_fu_935_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_941_p2;
    sc_signal< sc_lv<16> > x_max_V_fu_946_p3;
    sc_signal< sc_lv<17> > sext_ln703_fu_953_p1;
    sc_signal< sc_lv<17> > sext_ln703_1_fu_956_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_960_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_974_p3;
    sc_signal< sc_lv<1> > tmp_fu_966_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_982_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_1000_p2;
    sc_signal< sc_lv<17> > sext_ln703_2_fu_1012_p1;
    sc_signal< sc_lv<17> > sub_ln1193_1_fu_1015_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_1029_p3;
    sc_signal< sc_lv<1> > tmp_22_fu_1021_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_1037_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_1055_p2;
    sc_signal< sc_lv<17> > sext_ln703_3_fu_1067_p1;
    sc_signal< sc_lv<17> > sub_ln1193_2_fu_1070_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_1084_p3;
    sc_signal< sc_lv<1> > tmp_24_fu_1076_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_1092_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_1110_p2;
    sc_signal< sc_lv<17> > sext_ln703_4_fu_1122_p1;
    sc_signal< sc_lv<17> > sub_ln1193_3_fu_1125_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_1139_p3;
    sc_signal< sc_lv<1> > tmp_26_fu_1131_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_1147_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_1165_p2;
    sc_signal< sc_lv<17> > sext_ln703_5_fu_1177_p1;
    sc_signal< sc_lv<17> > sub_ln1193_4_fu_1180_p2;
    sc_signal< sc_lv<1> > tmp_29_fu_1194_p3;
    sc_signal< sc_lv<1> > tmp_28_fu_1186_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_1202_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_1220_p2;
    sc_signal< sc_lv<17> > sext_ln703_6_fu_1232_p1;
    sc_signal< sc_lv<17> > sub_ln1193_5_fu_1235_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_1249_p3;
    sc_signal< sc_lv<1> > tmp_30_fu_1241_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_1257_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_1275_p2;
    sc_signal< sc_lv<17> > sext_ln703_7_fu_1287_p1;
    sc_signal< sc_lv<17> > sub_ln1193_6_fu_1290_p2;
    sc_signal< sc_lv<1> > tmp_33_fu_1304_p3;
    sc_signal< sc_lv<1> > tmp_32_fu_1296_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_1312_p2;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_1330_p2;
    sc_signal< sc_lv<17> > sext_ln703_8_fu_1342_p1;
    sc_signal< sc_lv<17> > sub_ln1193_7_fu_1345_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_1359_p3;
    sc_signal< sc_lv<1> > tmp_34_fu_1351_p3;
    sc_signal< sc_lv<1> > xor_ln786_7_fu_1367_p2;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_1385_p2;
    sc_signal< sc_lv<17> > sext_ln703_9_fu_1397_p1;
    sc_signal< sc_lv<17> > sub_ln1193_8_fu_1400_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_1414_p3;
    sc_signal< sc_lv<1> > tmp_36_fu_1406_p3;
    sc_signal< sc_lv<1> > xor_ln786_8_fu_1422_p2;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_1440_p2;
    sc_signal< sc_lv<17> > sext_ln703_10_fu_1452_p1;
    sc_signal< sc_lv<17> > sub_ln1193_9_fu_1455_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_1469_p3;
    sc_signal< sc_lv<1> > tmp_38_fu_1461_p3;
    sc_signal< sc_lv<1> > xor_ln786_9_fu_1477_p2;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_1495_p2;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_994_p2;
    sc_signal< sc_lv<10> > tmp_11_fu_1507_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_988_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_1006_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_1517_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_1525_p3;
    sc_signal< sc_lv<10> > y_V_fu_1533_p3;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_1049_p2;
    sc_signal< sc_lv<10> > tmp_12_fu_1546_p4;
    sc_signal< sc_lv<1> > and_ln786_1_fu_1043_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_1061_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_1556_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_1564_p3;
    sc_signal< sc_lv<10> > y_V_1_fu_1572_p3;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_1104_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_1585_p4;
    sc_signal< sc_lv<1> > and_ln786_2_fu_1098_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_1116_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_1595_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_1603_p3;
    sc_signal< sc_lv<10> > y_V_2_fu_1611_p3;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_1159_p2;
    sc_signal< sc_lv<10> > tmp_14_fu_1624_p4;
    sc_signal< sc_lv<1> > and_ln786_3_fu_1153_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_1171_p2;
    sc_signal< sc_lv<10> > select_ln340_6_fu_1634_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_1642_p3;
    sc_signal< sc_lv<10> > y_V_3_fu_1650_p3;
    sc_signal< sc_lv<1> > xor_ln340_14_fu_1214_p2;
    sc_signal< sc_lv<10> > tmp_15_fu_1663_p4;
    sc_signal< sc_lv<1> > and_ln786_4_fu_1208_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_1226_p2;
    sc_signal< sc_lv<10> > select_ln340_8_fu_1673_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_1681_p3;
    sc_signal< sc_lv<10> > y_V_4_fu_1689_p3;
    sc_signal< sc_lv<1> > xor_ln340_15_fu_1269_p2;
    sc_signal< sc_lv<10> > tmp_16_fu_1702_p4;
    sc_signal< sc_lv<1> > and_ln786_5_fu_1263_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_1281_p2;
    sc_signal< sc_lv<10> > select_ln340_10_fu_1712_p3;
    sc_signal< sc_lv<10> > select_ln388_5_fu_1720_p3;
    sc_signal< sc_lv<10> > y_V_5_fu_1728_p3;
    sc_signal< sc_lv<1> > xor_ln340_16_fu_1324_p2;
    sc_signal< sc_lv<10> > tmp_17_fu_1741_p4;
    sc_signal< sc_lv<1> > and_ln786_6_fu_1318_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_1336_p2;
    sc_signal< sc_lv<10> > select_ln340_12_fu_1751_p3;
    sc_signal< sc_lv<10> > select_ln388_6_fu_1759_p3;
    sc_signal< sc_lv<10> > y_V_6_fu_1767_p3;
    sc_signal< sc_lv<1> > xor_ln340_17_fu_1379_p2;
    sc_signal< sc_lv<10> > tmp_18_fu_1780_p4;
    sc_signal< sc_lv<1> > and_ln786_7_fu_1373_p2;
    sc_signal< sc_lv<1> > or_ln340_7_fu_1391_p2;
    sc_signal< sc_lv<10> > select_ln340_14_fu_1790_p3;
    sc_signal< sc_lv<10> > select_ln388_7_fu_1798_p3;
    sc_signal< sc_lv<10> > y_V_7_fu_1806_p3;
    sc_signal< sc_lv<1> > xor_ln340_18_fu_1434_p2;
    sc_signal< sc_lv<10> > tmp_19_fu_1819_p4;
    sc_signal< sc_lv<1> > and_ln786_8_fu_1428_p2;
    sc_signal< sc_lv<1> > or_ln340_8_fu_1446_p2;
    sc_signal< sc_lv<10> > select_ln340_16_fu_1829_p3;
    sc_signal< sc_lv<10> > select_ln388_8_fu_1837_p3;
    sc_signal< sc_lv<10> > y_V_8_fu_1845_p3;
    sc_signal< sc_lv<1> > xor_ln340_19_fu_1489_p2;
    sc_signal< sc_lv<10> > tmp_20_fu_1858_p4;
    sc_signal< sc_lv<1> > and_ln786_9_fu_1483_p2;
    sc_signal< sc_lv<1> > or_ln340_9_fu_1501_p2;
    sc_signal< sc_lv<10> > select_ln340_18_fu_1868_p3;
    sc_signal< sc_lv<10> > select_ln388_9_fu_1876_p3;
    sc_signal< sc_lv<10> > y_V_9_fu_1884_p3;
    sc_signal< sc_lv<18> > add_ln703_fu_1897_p0;
    sc_signal< sc_lv<18> > add_ln703_fu_1897_p1;
    sc_signal< sc_lv<18> > add_ln703_1_fu_1903_p0;
    sc_signal< sc_lv<18> > add_ln703_1_fu_1903_p1;
    sc_signal< sc_lv<18> > add_ln703_2_fu_1909_p0;
    sc_signal< sc_lv<18> > add_ln703_1_fu_1903_p2;
    sc_signal< sc_lv<18> > add_ln703_fu_1897_p2;
    sc_signal< sc_lv<18> > add_ln703_2_fu_1909_p2;
    sc_signal< sc_lv<18> > add_ln703_4_fu_1921_p0;
    sc_signal< sc_lv<18> > add_ln703_4_fu_1921_p1;
    sc_signal< sc_lv<18> > add_ln703_5_fu_1927_p0;
    sc_signal< sc_lv<18> > add_ln703_5_fu_1927_p1;
    sc_signal< sc_lv<18> > add_ln703_6_fu_1933_p0;
    sc_signal< sc_lv<18> > add_ln703_5_fu_1927_p2;
    sc_signal< sc_lv<18> > add_ln703_4_fu_1921_p2;
    sc_signal< sc_lv<18> > add_ln703_6_fu_1933_p2;
    sc_signal< sc_lv<18> > add_ln703_3_fu_1915_p2;
    sc_signal< sc_lv<18> > add_ln703_7_fu_1939_p2;
    sc_signal< sc_lv<18> > exp_sum_V_fu_1945_p2;
    sc_signal< sc_lv<10> > y_V_10_fu_1951_p4;
    sc_signal< sc_lv<26> > mul_ln1118_fu_422_p2;
    sc_signal< sc_lv<26> > mul_ln1118_1_fu_429_p2;
    sc_signal< sc_lv<26> > mul_ln1118_2_fu_423_p2;
    sc_signal< sc_lv<26> > mul_ln1118_3_fu_426_p2;
    sc_signal< sc_lv<26> > mul_ln1118_4_fu_424_p2;
    sc_signal< sc_lv<26> > mul_ln1118_5_fu_428_p2;
    sc_signal< sc_lv<26> > mul_ln1118_6_fu_425_p2;
    sc_signal< sc_lv<26> > mul_ln1118_7_fu_427_p2;
    sc_signal< sc_lv<26> > mul_ln1118_8_fu_430_p2;
    sc_signal< sc_lv<26> > mul_ln1118_9_fu_431_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln703_1_fu_1903_p0();
    void thread_add_ln703_1_fu_1903_p1();
    void thread_add_ln703_1_fu_1903_p2();
    void thread_add_ln703_2_fu_1909_p0();
    void thread_add_ln703_2_fu_1909_p2();
    void thread_add_ln703_3_fu_1915_p2();
    void thread_add_ln703_4_fu_1921_p0();
    void thread_add_ln703_4_fu_1921_p1();
    void thread_add_ln703_4_fu_1921_p2();
    void thread_add_ln703_5_fu_1927_p0();
    void thread_add_ln703_5_fu_1927_p1();
    void thread_add_ln703_5_fu_1927_p2();
    void thread_add_ln703_6_fu_1933_p0();
    void thread_add_ln703_6_fu_1933_p2();
    void thread_add_ln703_7_fu_1939_p2();
    void thread_add_ln703_fu_1897_p0();
    void thread_add_ln703_fu_1897_p1();
    void thread_add_ln703_fu_1897_p2();
    void thread_and_ln786_1_fu_1043_p2();
    void thread_and_ln786_2_fu_1098_p2();
    void thread_and_ln786_3_fu_1153_p2();
    void thread_and_ln786_4_fu_1208_p2();
    void thread_and_ln786_5_fu_1263_p2();
    void thread_and_ln786_6_fu_1318_p2();
    void thread_and_ln786_7_fu_1373_p2();
    void thread_and_ln786_8_fu_1428_p2();
    void thread_and_ln786_9_fu_1483_p2();
    void thread_and_ln786_fu_988_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_V_data_8_V_blk_n();
    void thread_data_V_data_8_V_read();
    void thread_data_V_data_9_V_blk_n();
    void thread_data_V_data_9_V_read();
    void thread_exp_sum_V_fu_1945_p2();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_address5();
    void thread_exp_table1_address6();
    void thread_exp_table1_address7();
    void thread_exp_table1_address8();
    void thread_exp_table1_address9();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_exp_table1_ce5();
    void thread_exp_table1_ce6();
    void thread_exp_table1_ce7();
    void thread_exp_table1_ce8();
    void thread_exp_table1_ce9();
    void thread_icmp_ln1496_1_fu_847_p0();
    void thread_icmp_ln1496_1_fu_847_p1();
    void thread_icmp_ln1496_1_fu_847_p2();
    void thread_icmp_ln1496_2_fu_861_p2();
    void thread_icmp_ln1496_3_fu_875_p0();
    void thread_icmp_ln1496_3_fu_875_p1();
    void thread_icmp_ln1496_3_fu_875_p2();
    void thread_icmp_ln1496_4_fu_889_p0();
    void thread_icmp_ln1496_4_fu_889_p1();
    void thread_icmp_ln1496_4_fu_889_p2();
    void thread_icmp_ln1496_5_fu_903_p2();
    void thread_icmp_ln1496_6_fu_917_p2();
    void thread_icmp_ln1496_7_fu_931_p2();
    void thread_icmp_ln1496_8_fu_941_p2();
    void thread_icmp_ln1496_fu_833_p0();
    void thread_icmp_ln1496_fu_833_p1();
    void thread_icmp_ln1496_fu_833_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_io_acc_block_signal_op5();
    void thread_mul_ln1118_1_fu_429_p0();
    void thread_mul_ln1118_1_fu_429_p1();
    void thread_mul_ln1118_1_fu_429_p2();
    void thread_mul_ln1118_2_fu_423_p0();
    void thread_mul_ln1118_2_fu_423_p1();
    void thread_mul_ln1118_2_fu_423_p2();
    void thread_mul_ln1118_3_fu_426_p0();
    void thread_mul_ln1118_3_fu_426_p1();
    void thread_mul_ln1118_3_fu_426_p2();
    void thread_mul_ln1118_4_fu_424_p0();
    void thread_mul_ln1118_4_fu_424_p1();
    void thread_mul_ln1118_4_fu_424_p2();
    void thread_mul_ln1118_5_fu_428_p0();
    void thread_mul_ln1118_5_fu_428_p1();
    void thread_mul_ln1118_5_fu_428_p2();
    void thread_mul_ln1118_6_fu_425_p0();
    void thread_mul_ln1118_6_fu_425_p1();
    void thread_mul_ln1118_6_fu_425_p2();
    void thread_mul_ln1118_7_fu_427_p0();
    void thread_mul_ln1118_7_fu_427_p1();
    void thread_mul_ln1118_7_fu_427_p2();
    void thread_mul_ln1118_8_fu_430_p0();
    void thread_mul_ln1118_8_fu_430_p1();
    void thread_mul_ln1118_8_fu_430_p2();
    void thread_mul_ln1118_9_fu_431_p0();
    void thread_mul_ln1118_9_fu_431_p1();
    void thread_mul_ln1118_9_fu_431_p2();
    void thread_mul_ln1118_fu_422_p0();
    void thread_mul_ln1118_fu_422_p1();
    void thread_mul_ln1118_fu_422_p2();
    void thread_or_ln340_1_fu_1061_p2();
    void thread_or_ln340_2_fu_1116_p2();
    void thread_or_ln340_3_fu_1171_p2();
    void thread_or_ln340_4_fu_1226_p2();
    void thread_or_ln340_5_fu_1281_p2();
    void thread_or_ln340_6_fu_1336_p2();
    void thread_or_ln340_7_fu_1391_p2();
    void thread_or_ln340_8_fu_1446_p2();
    void thread_or_ln340_9_fu_1501_p2();
    void thread_or_ln340_fu_1006_p2();
    void thread_res_V_data_0_V_TDATA();
    void thread_res_V_data_0_V_TDATA_blk_n();
    void thread_res_V_data_0_V_TVALID();
    void thread_res_V_data_1_V_TDATA();
    void thread_res_V_data_1_V_TDATA_blk_n();
    void thread_res_V_data_1_V_TVALID();
    void thread_res_V_data_2_V_TDATA();
    void thread_res_V_data_2_V_TDATA_blk_n();
    void thread_res_V_data_2_V_TVALID();
    void thread_res_V_data_3_V_TDATA();
    void thread_res_V_data_3_V_TDATA_blk_n();
    void thread_res_V_data_3_V_TVALID();
    void thread_res_V_data_4_V_TDATA();
    void thread_res_V_data_4_V_TDATA_blk_n();
    void thread_res_V_data_4_V_TVALID();
    void thread_res_V_data_5_V_TDATA();
    void thread_res_V_data_5_V_TDATA_blk_n();
    void thread_res_V_data_5_V_TVALID();
    void thread_res_V_data_6_V_TDATA();
    void thread_res_V_data_6_V_TDATA_blk_n();
    void thread_res_V_data_6_V_TVALID();
    void thread_res_V_data_7_V_TDATA();
    void thread_res_V_data_7_V_TDATA_blk_n();
    void thread_res_V_data_7_V_TVALID();
    void thread_res_V_data_8_V_TDATA();
    void thread_res_V_data_8_V_TDATA_blk_n();
    void thread_res_V_data_8_V_TVALID();
    void thread_res_V_data_9_V_TDATA();
    void thread_res_V_data_9_V_TDATA_blk_n();
    void thread_res_V_data_9_V_TVALID();
    void thread_select_ln340_10_fu_1712_p3();
    void thread_select_ln340_12_fu_1751_p3();
    void thread_select_ln340_14_fu_1790_p3();
    void thread_select_ln340_16_fu_1829_p3();
    void thread_select_ln340_18_fu_1868_p3();
    void thread_select_ln340_2_fu_1556_p3();
    void thread_select_ln340_4_fu_1595_p3();
    void thread_select_ln340_6_fu_1634_p3();
    void thread_select_ln340_8_fu_1673_p3();
    void thread_select_ln340_fu_1517_p3();
    void thread_select_ln388_1_fu_1564_p3();
    void thread_select_ln388_2_fu_1603_p3();
    void thread_select_ln388_3_fu_1642_p3();
    void thread_select_ln388_4_fu_1681_p3();
    void thread_select_ln388_5_fu_1720_p3();
    void thread_select_ln388_6_fu_1759_p3();
    void thread_select_ln388_7_fu_1798_p3();
    void thread_select_ln388_8_fu_1837_p3();
    void thread_select_ln388_9_fu_1876_p3();
    void thread_select_ln388_fu_1525_p3();
    void thread_select_ln86_1_fu_853_p1();
    void thread_select_ln86_1_fu_853_p2();
    void thread_select_ln86_1_fu_853_p3();
    void thread_select_ln86_2_fu_867_p3();
    void thread_select_ln86_3_fu_881_p1();
    void thread_select_ln86_3_fu_881_p2();
    void thread_select_ln86_3_fu_881_p3();
    void thread_select_ln86_4_fu_895_p1();
    void thread_select_ln86_4_fu_895_p2();
    void thread_select_ln86_4_fu_895_p3();
    void thread_select_ln86_5_fu_909_p3();
    void thread_select_ln86_6_fu_923_p3();
    void thread_select_ln86_7_fu_935_p3();
    void thread_select_ln86_fu_839_p1();
    void thread_select_ln86_fu_839_p2();
    void thread_select_ln86_fu_839_p3();
    void thread_sext_ln242_fu_1966_p1();
    void thread_sext_ln703_10_fu_1452_p1();
    void thread_sext_ln703_1_fu_956_p1();
    void thread_sext_ln703_2_fu_1012_p1();
    void thread_sext_ln703_3_fu_1067_p1();
    void thread_sext_ln703_4_fu_1122_p1();
    void thread_sext_ln703_5_fu_1177_p1();
    void thread_sext_ln703_6_fu_1232_p1();
    void thread_sext_ln703_7_fu_1287_p1();
    void thread_sext_ln703_8_fu_1342_p1();
    void thread_sext_ln703_9_fu_1397_p1();
    void thread_sext_ln703_fu_953_p1();
    void thread_sub_ln1193_1_fu_1015_p2();
    void thread_sub_ln1193_2_fu_1070_p2();
    void thread_sub_ln1193_3_fu_1125_p2();
    void thread_sub_ln1193_4_fu_1180_p2();
    void thread_sub_ln1193_5_fu_1235_p2();
    void thread_sub_ln1193_6_fu_1290_p2();
    void thread_sub_ln1193_7_fu_1345_p2();
    void thread_sub_ln1193_8_fu_1400_p2();
    void thread_sub_ln1193_9_fu_1455_p2();
    void thread_sub_ln1193_fu_960_p2();
    void thread_tmp_11_fu_1507_p4();
    void thread_tmp_12_fu_1546_p4();
    void thread_tmp_13_fu_1585_p4();
    void thread_tmp_14_fu_1624_p4();
    void thread_tmp_15_fu_1663_p4();
    void thread_tmp_16_fu_1702_p4();
    void thread_tmp_17_fu_1741_p4();
    void thread_tmp_18_fu_1780_p4();
    void thread_tmp_19_fu_1819_p4();
    void thread_tmp_20_fu_1858_p4();
    void thread_tmp_21_fu_974_p3();
    void thread_tmp_22_fu_1021_p3();
    void thread_tmp_23_fu_1029_p3();
    void thread_tmp_24_fu_1076_p3();
    void thread_tmp_25_fu_1084_p3();
    void thread_tmp_26_fu_1131_p3();
    void thread_tmp_27_fu_1139_p3();
    void thread_tmp_28_fu_1186_p3();
    void thread_tmp_29_fu_1194_p3();
    void thread_tmp_30_fu_1241_p3();
    void thread_tmp_31_fu_1249_p3();
    void thread_tmp_32_fu_1296_p3();
    void thread_tmp_33_fu_1304_p3();
    void thread_tmp_34_fu_1351_p3();
    void thread_tmp_35_fu_1359_p3();
    void thread_tmp_36_fu_1406_p3();
    void thread_tmp_37_fu_1414_p3();
    void thread_tmp_38_fu_1461_p3();
    void thread_tmp_39_fu_1469_p3();
    void thread_tmp_fu_966_p3();
    void thread_x_max_V_fu_946_p3();
    void thread_xor_ln340_10_fu_994_p2();
    void thread_xor_ln340_11_fu_1049_p2();
    void thread_xor_ln340_12_fu_1104_p2();
    void thread_xor_ln340_13_fu_1159_p2();
    void thread_xor_ln340_14_fu_1214_p2();
    void thread_xor_ln340_15_fu_1269_p2();
    void thread_xor_ln340_16_fu_1324_p2();
    void thread_xor_ln340_17_fu_1379_p2();
    void thread_xor_ln340_18_fu_1434_p2();
    void thread_xor_ln340_19_fu_1489_p2();
    void thread_xor_ln340_1_fu_1055_p2();
    void thread_xor_ln340_2_fu_1110_p2();
    void thread_xor_ln340_3_fu_1165_p2();
    void thread_xor_ln340_4_fu_1220_p2();
    void thread_xor_ln340_5_fu_1275_p2();
    void thread_xor_ln340_6_fu_1330_p2();
    void thread_xor_ln340_7_fu_1385_p2();
    void thread_xor_ln340_8_fu_1440_p2();
    void thread_xor_ln340_9_fu_1495_p2();
    void thread_xor_ln340_fu_1000_p2();
    void thread_xor_ln786_1_fu_1037_p2();
    void thread_xor_ln786_2_fu_1092_p2();
    void thread_xor_ln786_3_fu_1147_p2();
    void thread_xor_ln786_4_fu_1202_p2();
    void thread_xor_ln786_5_fu_1257_p2();
    void thread_xor_ln786_6_fu_1312_p2();
    void thread_xor_ln786_7_fu_1367_p2();
    void thread_xor_ln786_8_fu_1422_p2();
    void thread_xor_ln786_9_fu_1477_p2();
    void thread_xor_ln786_fu_982_p2();
    void thread_y_V_10_fu_1951_p4();
    void thread_y_V_1_fu_1572_p3();
    void thread_y_V_2_fu_1611_p3();
    void thread_y_V_3_fu_1650_p3();
    void thread_y_V_4_fu_1689_p3();
    void thread_y_V_5_fu_1728_p3();
    void thread_y_V_6_fu_1767_p3();
    void thread_y_V_7_fu_1806_p3();
    void thread_y_V_8_fu_1845_p3();
    void thread_y_V_9_fu_1884_p3();
    void thread_y_V_fu_1533_p3();
    void thread_zext_ln230_1_fu_1580_p1();
    void thread_zext_ln230_2_fu_1619_p1();
    void thread_zext_ln230_3_fu_1658_p1();
    void thread_zext_ln230_4_fu_1697_p1();
    void thread_zext_ln230_5_fu_1736_p1();
    void thread_zext_ln230_6_fu_1775_p1();
    void thread_zext_ln230_7_fu_1814_p1();
    void thread_zext_ln230_8_fu_1853_p1();
    void thread_zext_ln230_9_fu_1892_p1();
    void thread_zext_ln230_fu_1541_p1();
    void thread_zext_ln238_fu_1961_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
