# TCL File Generated by Component Editor 18.1
# Fri May 06 12:38:45 CDT 2022
# DO NOT MODIFY


# 
# VGA_Module "VGA_Module" v1.0
#  2022.05.06.12:38:45
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module VGA_Module
# 
set_module_property DESCRIPTION ""
set_module_property NAME VGA_Module
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Personal IP"
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME VGA_Module
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL vga_text_avl_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file vga_text_avl_interface.sv SYSTEM_VERILOG PATH vga_text_avl_interface.sv TOP_LEVEL_FILE
add_fileset_file vga_controller.sv SYSTEM_VERILOG PATH vga_controller.sv
add_fileset_file vram.sv SYSTEM_VERILOG PATH vram.sv
add_fileset_file font_rom.sv SYSTEM_VERILOG PATH font_rom.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point CLK_100
# 
add_interface CLK_100 clock end
set_interface_property CLK_100 clockRate 100000000
set_interface_property CLK_100 ENABLED true
set_interface_property CLK_100 EXPORT_OF ""
set_interface_property CLK_100 PORT_NAME_MAP ""
set_interface_property CLK_100 CMSIS_SVD_VARIABLES ""
set_interface_property CLK_100 SVD_ADDRESS_GROUP ""

add_interface_port CLK_100 CLK_100 clk Input 1


# 
# connection point RESET
# 
add_interface RESET reset end
set_interface_property RESET associatedClock CLK_100
set_interface_property RESET synchronousEdges DEASSERT
set_interface_property RESET ENABLED true
set_interface_property RESET EXPORT_OF ""
set_interface_property RESET PORT_NAME_MAP ""
set_interface_property RESET CMSIS_SVD_VARIABLES ""
set_interface_property RESET SVD_ADDRESS_GROUP ""

add_interface_port RESET RESET reset Input 1


# 
# connection point avalon_slave
# 
add_interface avalon_slave avalon end
set_interface_property avalon_slave addressUnits WORDS
set_interface_property avalon_slave associatedClock CLK_100
set_interface_property avalon_slave associatedReset RESET
set_interface_property avalon_slave bitsPerSymbol 8
set_interface_property avalon_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_slave burstcountUnits WORDS
set_interface_property avalon_slave explicitAddressSpan 0
set_interface_property avalon_slave holdTime 0
set_interface_property avalon_slave linewrapBursts false
set_interface_property avalon_slave maximumPendingReadTransactions 0
set_interface_property avalon_slave maximumPendingWriteTransactions 0
set_interface_property avalon_slave readLatency 0
set_interface_property avalon_slave readWaitTime 1
set_interface_property avalon_slave setupTime 0
set_interface_property avalon_slave timingUnits Cycles
set_interface_property avalon_slave writeWaitTime 0
set_interface_property avalon_slave ENABLED true
set_interface_property avalon_slave EXPORT_OF ""
set_interface_property avalon_slave PORT_NAME_MAP ""
set_interface_property avalon_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave AVL_ADDR address Input 12
add_interface_port avalon_slave AVL_BYTE_EN byteenable Input 4
add_interface_port avalon_slave AVL_CS chipselect Input 1
add_interface_port avalon_slave AVL_READ read Input 1
add_interface_port avalon_slave AVL_READDATA readdata Output 32
add_interface_port avalon_slave AVL_WRITEDATA writedata Input 32
add_interface_port avalon_slave AVL_WRITE write Input 1
set_interface_assignment avalon_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point VGA_PORT
# 
add_interface VGA_PORT conduit end
set_interface_property VGA_PORT associatedClock CLK_100
set_interface_property VGA_PORT associatedReset ""
set_interface_property VGA_PORT ENABLED true
set_interface_property VGA_PORT EXPORT_OF ""
set_interface_property VGA_PORT PORT_NAME_MAP ""
set_interface_property VGA_PORT CMSIS_SVD_VARIABLES ""
set_interface_property VGA_PORT SVD_ADDRESS_GROUP ""

add_interface_port VGA_PORT red red Output 4
add_interface_port VGA_PORT green green Output 4
add_interface_port VGA_PORT blue blue Output 4
add_interface_port VGA_PORT hs hs Output 1
add_interface_port VGA_PORT vs vs Output 1

