;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #20, <72
	SPL 0, @111
	SUB @121, 106
	SUB #72, @200
	JMZ @-20, 9
	SUB 0, <111
	SUB #72, @200
	SPL 0, @111
	SPL @810, 390
	SUB #20, <72
	SUB 12, @10
	SUB @121, 506
	SUB #72, @200
	SUB @121, 506
	SPL 0, @111
	SLT #-20, 9
	JMZ <20, 92
	JMZ <20, 92
	SPL 12, <10
	SUB @121, 506
	SLT #-20, 9
	SUB 12, @10
	SUB 12, @10
	SUB #0, -80
	MOV -7, <-20
	SUB #72, @200
	MOV -7, <-20
	SPL 0, <802
	SPL <-127, 100
	JMP <18, 130
	SUB -207, <-120
	SUB -207, <-120
	JMP <18, 130
	SUB @127, 106
	SUB #0, 11
	SPL <300, @-90
	MOV -1, <-20
	SUB #0, 11
	SPL <300, @-90
	SLT 828, @13
	CMP -207, <-120
	SPL 0, <802
	SUB #20, <72
	SPL 0, <802
	CMP -207, <-120
	SUB #20, <72
	SUB #20, <72
