Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\andre\Documents\GitHub\Sistemas-en-Chip\Practica5\first_system.qsys --block-symbol-file --output-directory=C:\Users\andre\Documents\GitHub\Sistemas-en-Chip\Practica5\first_system --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Practica5/first_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 22.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 22.1]
Progress: Parameterizing module leds
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 22.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\andre\Documents\GitHub\Sistemas-en-Chip\Practica5\first_system.qsys --synthesis=VERILOG --output-directory=C:\Users\andre\Documents\GitHub\Sistemas-en-Chip\Practica5\first_system\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Practica5/first_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 22.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 22.1]
Progress: Parameterizing module leds
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 22.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: first_system: Generating first_system "first_system" for QUARTUS_SYNTH
Info: cpu: "first_system" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'first_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_system_jtag_uart --dir=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0002_jtag_uart_gen//first_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'first_system_jtag_uart'
Info: jtag_uart: "first_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds: Starting RTL generation for module 'first_system_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_system_leds --dir=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0003_leds_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0003_leds_gen//first_system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'first_system_leds'
Info: leds: "first_system" instantiated altera_avalon_pio "leds"
Info: onchip_mem: Starting RTL generation for module 'first_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_system_onchip_mem --dir=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0004_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0004_onchip_mem_gen//first_system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'first_system_onchip_mem'
Info: onchip_mem: "first_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sys_clk_timer: Starting RTL generation for module 'first_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_system_sys_clk_timer --dir=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0005_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0005_sys_clk_timer_gen//first_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'first_system_sys_clk_timer'
Info: sys_clk_timer: "first_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "first_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "first_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "first_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'first_system_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=first_system_cpu_cpu --dir=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/andre/AppData/Local/Temp/alt9647_4281433218733175812.dir/0008_cpu_gen//first_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.10.17 17:11:02 (*) Starting Nios II generation
Info: cpu: # 2023.10.17 17:11:02 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.10.17 17:11:02 (*)   Creating all objects for CPU
Info: cpu: # 2023.10.17 17:11:02 (*)     Testbench
Info: cpu: # 2023.10.17 17:11:02 (*)     Instruction decoding
Info: cpu: # 2023.10.17 17:11:02 (*)       Instruction fields
Info: cpu: # 2023.10.17 17:11:02 (*)       Instruction decodes
Info: cpu: # 2023.10.17 17:11:02 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.10.17 17:11:02 (*)       Instruction controls
Info: cpu: # 2023.10.17 17:11:02 (*)     Pipeline frontend
Info: cpu: # 2023.10.17 17:11:02 (*)     Pipeline backend
Info: cpu: # 2023.10.17 17:11:03 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.10.17 17:11:03 (*)   Creating plain-text RTL
Info: cpu: # 2023.10.17 17:11:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: first_system: Done "first_system" with 30 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
