{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545829142559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545829142560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 20:59:01 2018 " "Processing started: Wed Dec 26 20:59:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545829142560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545829142560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta emc -c emc " "Command: quartus_sta emc -c emc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545829142560 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1545829142745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1545829143108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1545829143193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1545829143193 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144127 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144127 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1545829144127 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1545829144127 ""}
{ "Info" "ISTA_SDC_FOUND" "emc.out.sdc " "Reading SDC File: 'emc.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1545829144149 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1545829144150 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ecode:inst4\|ECDclk " "Node: ecode:inst4\|ECDclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829144169 "|emc|ecode:inst4|ECDclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_clk " "Node: spi_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829144169 "|emc|spi_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync_clk " "Node: sync_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829144170 "|emc|sync_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emc_fpga_mcu:inst3\|readyFlag " "Node: emc_fpga_mcu:inst3\|readyFlag was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829144170 "|emc|emc_fpga_mcu:inst3|readyFlag"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829144345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829144345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) crsclk50 (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to crsclk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829144345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "crsclk50 (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From crsclk50 (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829144345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829144345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829144345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829144345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829144345 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1545829144345 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1545829144347 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1545829144511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.405 " "Worst-case setup slack is 1.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.405         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.393         0.000 crsclk50  " "    3.393         0.000 crsclk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.580         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.580         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.939         0.000 altera_reserved_tck  " "   42.939         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829144650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.406 " "Worst-case hold slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.406         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.253         0.000 crsclk50  " "   12.253         0.000 crsclk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829144741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.167 " "Worst-case recovery slack is 48.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.167         0.000 altera_reserved_tck  " "   48.167         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829144746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.650 " "Worst-case removal slack is 1.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.650         0.000 altera_reserved_tck  " "    1.650         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829144750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.715 " "Worst-case minimum pulse width slack is 4.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.715         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934         0.000 crsclk50  " "    9.934         0.000 crsclk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.447         0.000 altera_reserved_tck  " "   49.447         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.716         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829144753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829144753 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1545829145188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1545829145280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1545829146771 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ecode:inst4\|ECDclk " "Node: ecode:inst4\|ECDclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829147227 "|emc|ecode:inst4|ECDclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_clk " "Node: spi_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829147227 "|emc|spi_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync_clk " "Node: sync_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829147227 "|emc|sync_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emc_fpga_mcu:inst3\|readyFlag " "Node: emc_fpga_mcu:inst3\|readyFlag was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829147227 "|emc|emc_fpga_mcu:inst3|readyFlag"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829147240 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829147240 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) crsclk50 (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to crsclk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829147240 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "crsclk50 (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From crsclk50 (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829147240 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829147240 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829147240 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829147240 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829147240 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1545829147240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.859 " "Worst-case setup slack is 1.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.859         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.859         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.968         0.000 crsclk50  " "    3.968         0.000 crsclk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.736         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.736         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.513         0.000 altera_reserved_tck  " "   43.513         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829147304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.392 " "Worst-case hold slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.392         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.401         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.910         0.000 crsclk50  " "   11.910         0.000 crsclk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829147327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.444 " "Worst-case recovery slack is 48.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.444         0.000 altera_reserved_tck  " "   48.444         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829147336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.494 " "Worst-case removal slack is 1.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.494         0.000 altera_reserved_tck  " "    1.494         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829147344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.715 " "Worst-case minimum pulse width slack is 4.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.715         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943         0.000 crsclk50  " "    9.943         0.000 crsclk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300         0.000 altera_reserved_tck  " "   49.300         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.716         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829147355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829147355 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1545829147753 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ecode:inst4\|ECDclk " "Node: ecode:inst4\|ECDclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829148289 "|emc|ecode:inst4|ECDclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_clk " "Node: spi_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829148289 "|emc|spi_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync_clk " "Node: sync_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829148289 "|emc|sync_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emc_fpga_mcu:inst3\|readyFlag " "Node: emc_fpga_mcu:inst3\|readyFlag was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545829148289 "|emc|emc_fpga_mcu:inst3|readyFlag"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829148299 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829148299 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) crsclk50 (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to crsclk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829148299 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "crsclk50 (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From crsclk50 (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829148299 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829148299 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829148299 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829148299 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1545829148299 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1545829148299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.076 " "Worst-case setup slack is 6.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.076         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.076         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.653         0.000 crsclk50  " "    7.653         0.000 crsclk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.433         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.433         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.087         0.000 altera_reserved_tck  " "   47.087         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829148323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.139         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.961         0.000 crsclk50  " "    9.961         0.000 crsclk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829148351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.385 " "Worst-case recovery slack is 49.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.385         0.000 altera_reserved_tck  " "   49.385         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829148377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.696 " "Worst-case removal slack is 0.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696         0.000 altera_reserved_tck  " "    0.696         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829148395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.796 " "Worst-case minimum pulse width slack is 4.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.796         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594         0.000 crsclk50  " "    9.594         0.000 crsclk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449         0.000 altera_reserved_tck  " "   49.449         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.733         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.733         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545829148410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545829148410 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545829150255 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545829150256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545829150559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 20:59:10 2018 " "Processing ended: Wed Dec 26 20:59:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545829150559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545829150559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545829150559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545829150559 ""}
