===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.0477 seconds

  ----Wall Time----  ----Name----
    4.3661 ( 12.5%)  FIR Parser
   16.0014 ( 45.7%)  'firrtl.circuit' Pipeline
    1.4682 (  4.2%)    'firrtl.module' Pipeline
    1.3140 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1542 (  0.4%)      LowerCHIRRTLPass
    0.1010 (  0.3%)    InferWidths
    0.7376 (  2.1%)    InferResets
    0.0228 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0192 (  0.1%)    PrefixModules
    0.7288 (  2.1%)    LowerFIRRTLTypes
    6.7852 ( 19.4%)    'firrtl.module' Pipeline
    0.8994 (  2.6%)      ExpandWhens
    0.0221 (  0.1%)      RemoveResets
    5.8629 ( 16.7%)      Canonicalizer
    0.3895 (  1.1%)    Inliner
    1.2104 (  3.5%)    IMConstProp
    0.0335 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.2253 ( 12.1%)    'firrtl.module' Pipeline
    4.2253 ( 12.1%)      Canonicalizer
    0.3362 (  1.0%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.0560 ( 11.6%)  LowerFIRRTLToHW
    0.0287 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.1977 ( 20.5%)  'hw.module' Pipeline
    0.8541 (  2.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.9225 ( 14.0%)    Canonicalizer
    0.6161 (  1.8%)    HWCleanup
    0.0827 (  0.2%)    HWLegalizeModules
    0.7223 (  2.1%)    PrettifyVerilog
    3.4236 (  9.8%)  ExportVerilog
    0.0018 (  0.0%)  Rest
   35.0477 (100.0%)  Total

{
  totalTime: 35.081,
  maxMemory: 665100288
}
