Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Mar 30 23:28:09 2018
| Host         : zweeden-Ubuntu running 64-bit Ubuntu 17.10
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 29
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 28         |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -60.138 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -60.315 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -60.438 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -60.497 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -60.646 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -60.662 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -60.736 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -60.757 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -60.760 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -60.776 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -60.850 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -60.871 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -61.000 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -61.016 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -61.090 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -61.111 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -61.114 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -61.130 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -61.204 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -61.225 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -61.228 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -61.244 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -61.318 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -61.339 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -61.343 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -61.359 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -61.454 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/count_sig_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -70.870 ns between design_1_i/pwm_custom_axi_0/U0/pwm_custom_axi_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (clocked by clk_fpga_0) and design_1_i/pwm_custom_axi_0/U0/output_sig_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on pwm_out relative to clock(s) clk_fpga_0
Related violations: <none>


