Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:56:32 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : or1200_flat
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mac_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mac_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.067ns (70.093%)  route 0.029ns (29.907%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_mult_mac/clk
                                                                      r  or1200_mult_mac/mac_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_mult_mac/mac_r_reg[0]/Q
                         net (fo=3, unplaced)         0.000     0.052    or1200_mult_mac/O35[0]
                                                                      r  or1200_mult_mac/mac_r_reg[7]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.000     0.052 r  or1200_mult_mac/mac_r_reg[7]_i_2/O[4]
                         net (fo=1, unplaced)         0.029     0.081    or1200_operandmuxes/p_0_in2_out[4]
                                                                      r  or1200_operandmuxes/mac_r[4]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.015     0.096 r  or1200_operandmuxes/mac_r[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.096    or1200_mult_mac/I69
                         FDRE                                         r  or1200_mult_mac/mac_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_mult_mac/clk
                                                                      r  or1200_mult_mac/mac_r_reg[4]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_mult_mac/mac_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/alu_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_ctrl/id_insn_reg[29]/Q
                         net (fo=28, unplaced)        0.069     0.121    or1200_ctrl/p_0_in_0[3]
                                                                      r  or1200_ctrl/alu_op[0]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  or1200_ctrl/alu_op[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    or1200_ctrl/n_0_alu_op[0]_i_1
                         FDRE                                         r  or1200_ctrl/alu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/alu_op_reg[0]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/alu_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/alu_op_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_ctrl/id_insn_reg[29]/Q
                         net (fo=28, unplaced)        0.069     0.121    or1200_ctrl/p_0_in_0[3]
                                                                      r  or1200_ctrl/alu_op[0]_rep_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  or1200_ctrl/alu_op[0]_rep_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    or1200_ctrl/n_0_alu_op[0]_rep_i_1
                         FDRE                                         r  or1200_ctrl/alu_op_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/alu_op_reg[0]_rep/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/alu_op_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/alu_op_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_ctrl/id_insn_reg[29]/Q
                         net (fo=28, unplaced)        0.069     0.121    or1200_ctrl/p_0_in_0[3]
                                                                      r  or1200_ctrl/alu_op[0]_rep__0_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  or1200_ctrl/alu_op[0]_rep__0_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    or1200_ctrl/n_0_alu_op[0]_rep__0_i_1
                         FDRE                                         r  or1200_ctrl/alu_op_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/alu_op_reg[0]_rep__0/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/alu_op_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/alu_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_ctrl/id_insn_reg[27]/Q
                         net (fo=29, unplaced)        0.069     0.121    or1200_ctrl/p_0_in_0[1]
                                                                      r  or1200_ctrl/alu_op[2]_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.015     0.136 r  or1200_ctrl/alu_op[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    or1200_ctrl/n_0_alu_op[2]_i_1
                         FDRE                                         r  or1200_ctrl/alu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/alu_op_reg[2]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/alu_op_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/alu_op_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_ctrl/id_insn_reg[27]/Q
                         net (fo=29, unplaced)        0.069     0.121    or1200_ctrl/p_0_in_0[1]
                                                                      r  or1200_ctrl/alu_op[2]_rep_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.015     0.136 r  or1200_ctrl/alu_op[2]_rep_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    or1200_ctrl/n_0_alu_op[2]_rep_i_1
                         FDRE                                         r  or1200_ctrl/alu_op_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/alu_op_reg[2]_rep/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/alu_op_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/ex_macrc_op_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_ctrl/id_insn_reg[27]/Q
                         net (fo=29, unplaced)        0.069     0.121    or1200_ctrl/p_0_in_0[1]
                                                                      r  or1200_ctrl/ex_macrc_op_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.015     0.136 r  or1200_ctrl/ex_macrc_op_i_1/O
                         net (fo=2, unplaced)         0.000     0.136    or1200_ctrl/id_macrc_op
                         FDRE                                         r  or1200_ctrl/ex_macrc_op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/ex_macrc_op_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/ex_macrc_op_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/id_insn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_if/insn_saved_reg[0]/Q
                         net (fo=1, unplaced)         0.069     0.121    or1200_if/insn_saved[0]
                                                                      r  or1200_if/id_insn[0]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.015     0.136 r  or1200_if/id_insn[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    or1200_ctrl/if_insn[0]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[0]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/id_insn_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/id_insn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_if/insn_saved_reg[10]/Q
                         net (fo=1, unplaced)         0.069     0.121    or1200_if/insn_saved[10]
                                                                      r  or1200_if/id_insn[10]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.015     0.136 r  or1200_if/id_insn[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    or1200_ctrl/if_insn[10]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/id_insn_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/id_insn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_if/insn_saved_reg[11]/Q
                         net (fo=1, unplaced)         0.069     0.121    or1200_if/insn_saved[11]
                                                                      r  or1200_if/id_insn[11]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.015     0.136 r  or1200_if/id_insn[11]_i_1/O
                         net (fo=2, unplaced)         0.000     0.136    or1200_ctrl/if_insn[11]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[11]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/id_insn_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    




