Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 31 02:55:21 2023
| Host         : soulblast running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           12 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             150 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------+---------------------------------------+------------------+----------------+
|       Clock Signal      |              Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------------------+---------------------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG        |                                        |                                       |                1 |              2 |
|  CLOCK_IBUF_BUFG        | unit1/keys                             | unit1/SR[0]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG        | unit1/keys_reg[16]                     | unit1/SR[4]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG        | unit1/keys_reg[14]                     | unit1/SR[2]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG        | unit1/p_1_out[1]                       | unit1/SR[3]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG        | unit1/p_1_out[0]                       | unit1/SR[1]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG        | unit1/p_1_out[2]                       | unit1/SR[5]                           |                1 |              2 |
|  CLOCK_IBUF_BUFG        | unit1/p_1_out[3]                       | unit1/SR[6]                           |                1 |              2 |
|  stable_reg_i_2_n_0     | unit1/unit1/db_clk/clear               |                                       |                1 |              2 |
|  stable_reg_i_2_n_0     | unit1/unit1/db_clk/key_out_i_1_n_0     |                                       |                1 |              2 |
|  stable_reg_i_2_n_0     | unit1/unit1/db_data/stable_i_1__0_n_0  |                                       |                1 |              2 |
|  stable_reg_i_2_n_0     | unit1/unit1/db_data/key_out_i_1__0_n_0 |                                       |                1 |              2 |
|  stable_reg_i_2_n_0     |                                        |                                       |                2 |              4 |
| ~unit1/unit1/db_clk/clk | unit1/unit1/count                      | unit1/unit1/count[3]_i_1_n_0          |                2 |              8 |
| ~unit1/unit1/db_clk/clk |                                        |                                       |                3 |             18 |
|  CLOCK_IBUF_BUFG        | unit1/unit1/E[0]                       |                                       |                5 |             32 |
|  stable_reg_i_2_n_0     | unit1/unit1/out_flag_i_1_n_0           |                                       |                4 |             32 |
|  stable_reg_i_2_n_0     | unit1/unit1/db_clk/count               | unit1/unit1/db_clk/clear              |                8 |             64 |
|  stable_reg_i_2_n_0     | unit1/unit1/db_data/count              | unit1/unit1/db_data/stable_i_1__0_n_0 |                8 |             64 |
+-------------------------+----------------------------------------+---------------------------------------+------------------+----------------+


