// Seed: 3269867283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_14 = 0;
endmodule
module module_1 ();
  tri0 id_1 = -1;
  reg id_2, id_3;
  always $display(id_3);
  reg id_4, id_5, id_6;
  id_7(
      -1 != 1, id_3, -1'h0, 1'h0, id_5
  );
  wire id_8;
  reg id_9;
  wire id_10;
  wire id_11;
  integer id_12 = id_2;
  bit id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_1,
      id_1,
      id_8,
      id_8,
      id_11,
      id_8,
      id_11
  );
  wire id_15;
  assign id_3  = id_13;
  assign id_10 = id_1;
  always id_9 <= (id_3);
endmodule
