// -------------------------------------------------------------
// 
// File Name: E:\zgl\gen_2\slemi\emi_results\2024-05-23-05-22-55\SampleModel71194\Verilog_hdlsrc\sampleModel71194_pp_7_1_sub\cfblk219.v
// Created: 2024-05-23 05:31:58
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: cfblk219
// Source Path: sampleModel71194_pp_7_1_sub/Subsystem/cfblk219
// Hierarchy Level: 1
// Model version: 1.1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module cfblk219
          (clk,
           reset,
           enb,
           emi_179,
           Action_Port,
           emi_180);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] emi_179;  // uint8
  input   Action_Port;
  output  emi_180;


  wire cfblk219_out1;
  wire cfblk219_out1_bypass;
  reg  cfblk219_out1_last_value;


  assign cfblk219_out1 = (emi_179 != 8'b00000000 ? 1'b1 :
              1'b0);



  always @(posedge clk or posedge reset)
    begin : emi_180_bypass_process
      if (reset == 1'b1) begin
        cfblk219_out1_last_value <= 1'b0;
      end
      else begin
        if (enb) begin
          cfblk219_out1_last_value <= cfblk219_out1_bypass;
        end
      end
    end



  assign cfblk219_out1_bypass = (Action_Port == 1'b0 ? cfblk219_out1_last_value :
              cfblk219_out1);



  assign emi_180 = cfblk219_out1_bypass;

endmodule  // cfblk219

