{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 598, "design__instance__area": 11691.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.00718871783465147, "power__switching__total": 0.002130444161593914, "power__leakage__total": 1.3630101136641315e-07, "power__total": 0.009319297969341278, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.257886025389247, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.25569755370121167, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6340589344145722, "timing__setup__ws__corner:nom_tt_025C_5v00": 16.11850964989227, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.634059, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2638268289620336, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.259097722832592, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.4124979363728947, "timing__setup__ws__corner:nom_ss_125C_4v50": 13.830926129199543, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.412498, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2553828054648287, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25415489876486574, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.29888892207222245, "timing__setup__ws__corner:nom_ff_n40C_5v50": 17.141982540854265, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.298889, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 9, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.25462271900509803, "clock__skew__worst_setup": 0.2536741999371836, "timing__hold__ws": 0.2946412086598731, "timing__setup__ws": 13.677936503900936, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.294641, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 160.6 178.52", "design__core__bbox": "6.72 15.68 153.44 160.72", "design__instance__count__total": 1242, "design__instance__count__welltap": 137, "design__instance__count__diode": 0, "design__instance__count__fill": 317, "design__instance__count__decap": 327, "design__io": 38, "design__die__area": 28670.3, "design__core__area": 21280.3, "design__instance__count__stdcell": 598, "design__instance__area__stdcell": 11691.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.549412, "design__instance__utilization__stdcell": 0.549412, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 9925.27, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 406, "route__net__special": 2, "route__drc_errors__iter:1": 82, "route__wirelength__iter:1": 9840, "route__drc_errors__iter:2": 1, "route__wirelength__iter:2": 9784, "route__drc_errors__iter:3": 2, "route__wirelength__iter:3": 9783, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 9784, "route__drc_errors": 0, "route__wirelength": 9784, "route__vias": 1798, "route__vias__singlecut": 1798, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 226.95, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 4, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:nom_tt_025C_5v00": 0.98, "timing__unannotated_net_filtered__percent__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 4, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:nom_ss_125C_4v50": 0.98, "timing__unannotated_net_filtered__percent__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 4, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:nom_ff_n40C_5v50": 0.98, "timing__unannotated_net_filtered__percent__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2568415275381392, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2550796590593813, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6274341224169689, "timing__setup__ws__corner:min_tt_025C_5v00": 16.193141508253564, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.627434, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 4, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:min_tt_025C_5v00": 0.98, "timing__unannotated_net_filtered__percent__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2620033986148191, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.25816557955475394, "timing__hold__ws__corner:min_ss_125C_4v50": 1.4008393730392767, "timing__setup__ws__corner:min_ss_125C_4v50": 13.959732431802605, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.400839, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 4, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:min_ss_125C_4v50": 0.98, "timing__unannotated_net_filtered__percent__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.25462271900509803, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2536741999371836, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2946412086598731, "timing__setup__ws__corner:min_ff_n40C_5v50": 17.190471754870742, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.294641, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 4, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:min_ff_n40C_5v50": 0.98, "timing__unannotated_net_filtered__percent__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.25909083944964467, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.25639999182875833, "timing__hold__ws__corner:max_tt_025C_5v00": 0.641963722573466, "timing__setup__ws__corner:max_tt_025C_5v00": 16.029347192173727, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.641964, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 4, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:max_tt_025C_5v00": 0.98, "timing__unannotated_net_filtered__percent__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.2659327000547007, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.26017608248690854, "timing__hold__ws__corner:max_ss_125C_4v50": 1.4263937101867072, "timing__setup__ws__corner:max_ss_125C_4v50": 13.677936503900936, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.426394, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 4, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:max_ss_125C_4v50": 0.98, "timing__unannotated_net_filtered__percent__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2562474194252842, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2546934124581904, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.30397518695878706, "timing__setup__ws__corner:max_ff_n40C_5v50": 17.0841479132414, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.303975, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 4, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:max_ff_n40C_5v50": 0.98, "timing__unannotated_net_filtered__percent__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 4, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99881, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99955, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00118729, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000899448, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000378255, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000899448, "ir__voltage__worst": 5, "ir__drop__avg": 0.000445, "ir__drop__worst": 0.00119, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}