<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>初学FPGA 方波的双边沿检测 | yepurs</title><meta name="author" content="yepu"><meta name="copyright" content="yepu"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="方波的双边沿检测  💡  输入信号：一个随机方波信号signal_in, 时钟信号 clk, 重置操作 rst_n 输出信号：对应方波上升沿、下降沿、双边沿的脉冲信号    错误的想法123always @(posedge signal_in or negedge signal_in) begin&#x2F;&#x2F; 边沿检测逻辑end   信号同步性问题：FPGA通常是时钟驱动的，需要在时钟的上升沿或下降沿同">
<meta property="og:type" content="article">
<meta property="og:title" content="初学FPGA 方波的双边沿检测">
<meta property="og:url" content="https://yepu-yang.github.io/yepu-yang.github.io/2024/10/07/%E5%88%9D%E5%AD%A6FPGA-%E6%96%B9%E6%B3%A2%E7%9A%84%E5%8F%8C%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B/index.html">
<meta property="og:site_name" content="yepurs">
<meta property="og:description" content="方波的双边沿检测  💡  输入信号：一个随机方波信号signal_in, 时钟信号 clk, 重置操作 rst_n 输出信号：对应方波上升沿、下降沿、双边沿的脉冲信号    错误的想法123always @(posedge signal_in or negedge signal_in) begin&#x2F;&#x2F; 边沿检测逻辑end   信号同步性问题：FPGA通常是时钟驱动的，需要在时钟的上升沿或下降沿同">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://yepu-yang.github.io/yepu-yang.github.io/img/OIP.jpg">
<meta property="article:published_time" content="2024-10-07T09:19:40.000Z">
<meta property="article:modified_time" content="2024-10-07T09:29:56.111Z">
<meta property="article:author" content="yepu">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://yepu-yang.github.io/yepu-yang.github.io/img/OIP.jpg"><link rel="shortcut icon" href="/img/head.png"><link rel="canonical" href="https://yepu-yang.github.io/yepu-yang.github.io/2024/10/07/%E5%88%9D%E5%AD%A6FPGA-%E6%96%B9%E6%B3%A2%E7%9A%84%E5%8F%8C%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        if (name && globalFn[key][name]) return
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '初学FPGA 方波的双边沿检测',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-10-07 17:29:56'
}</script><meta name="generator" content="Hexo 7.3.0"><link rel="alternate" href="/atom.xml" title="yepurs" type="application/atom+xml">
</head><body><div id="web_bg" style="background-image: url(/img/back.jpeg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/OIP.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">2</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">1</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/img/head.png);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><img class="site-icon" src="/img/OIP.jpg" alt="Logo"><span class="site-name">yepurs</span></a><a class="nav-page-title" href="/"><span class="site-name">初学FPGA 方波的双边沿检测</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">初学FPGA 方波的双边沿检测</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-10-07T09:19:40.000Z" title="发表于 2024-10-07 17:19:40">2024-10-07</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-10-07T09:29:56.111Z" title="更新于 2024-10-07 17:29:56">2024-10-07</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">总字数:</span><span class="word-count">784</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>2分钟</span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="方波的双边沿检测"><a href="#方波的双边沿检测" class="headerlink" title="方波的双边沿检测"></a>方波的双边沿检测</h1><hr>
<aside>
💡

<p>输入信号：一个随机方波信号signal_in, 时钟信号 clk, 重置操作 rst_n</p>
<p>输出信号：对应方波上升沿、下降沿、双边沿的脉冲信号</p>
</aside>

<hr>
<h3 id="错误的想法"><a href="#错误的想法" class="headerlink" title="错误的想法"></a><strong>错误的想法</strong></h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> signal_in <span class="keyword">or</span> <span class="keyword">negedge</span> signal_in) <span class="keyword">begin</span></span><br><span class="line"><span class="comment">// 边沿检测逻辑</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<ul>
<li><strong>信号同步性问题</strong>：F<strong>PGA通常是时钟驱动的，需要在时钟的上升沿或下降沿同步检测信号</strong>。异步检测输入信号可能会导致不可预测的行为和亚稳态问题。</li>
<li><strong>Verilog合成器不支持</strong>：<code>posedge</code> 和 <code>negedge</code> 主要用于时钟信号的边沿检测，大多数合成工具不允许对非时钟信号（如 <code>signal_in</code>）直接使用这类边沿检测。</li>
</ul>
<hr>
<h3 id="实现逻辑"><a href="#实现逻辑" class="headerlink" title="实现逻辑"></a><strong>实现逻辑</strong></h3><p>时钟频率大于信号的变化频率</p>
<ol>
<li>时钟信号驱动，每当时钟的上升沿到临时，检测信号signal_in的状态，并使用寄存器进行存储</li>
<li>当寄存器为“01”时，为上升沿信号；当寄存器状态为“10”说明检测到下降沿信号，“11”或者“00”则表示未检测到边沿变化</li>
</ol>
<p>检测的精度取决于时钟频率：时钟频率越高，检测到的边沿与实际边沿之间的误差就越小。然而，即便如此，仍可能存在最多一个时钟周期的延迟。</p>
<hr>
<h3 id="过程中的错误记录"><a href="#过程中的错误记录" class="headerlink" title="过程中的错误记录"></a><strong>过程中的错误记录</strong></h3><p>testbench中的always模块错误使用：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">#<span class="number">10</span> clk=~clk;</span><br><span class="line">#<span class="number">100</span> signal_in=~signal_in;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>这两种表达方式在testbench中有以下区别：</p>
<ul>
<li>左侧代码中，实际上clk和signal_in的翻转周期为 110个时间单位。这是因为在同一个always块中，#10和#100的延迟是累加的。</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span> #<span class="number">10</span> clk=~clk ;<span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line"> #<span class="number">100</span> signal_in=~signal_in;<span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<ul>
<li><strong>第二种方式（右侧代码）：</strong>使用两个独立的always块分别控制clk和signal_in。clk和signal_in的翻转周期分别为10和100个单位</li>
</ul>
<h3 id="亚稳态问题"><a href="#亚稳态问题" class="headerlink" title="亚稳态问题"></a>亚稳态问题</h3><p><strong>如果输入信号和时钟信号不同步，触发器可能在时钟的上升沿进行采样时，信号正在快速变化，导致触发器无法确定采样值；</strong>解决方法：级联触发器 第一个触发器可能会进入亚稳态，但随后的触发器有更多时间来解析信号，从而降低了亚稳态传播到系统其他部分的概率。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    stage1 &lt;= async_signal;</span><br><span class="line">    stage2 &lt;= stage1;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<h3 id="实验代码"><a href="#实验代码" class="headerlink" title="实验代码"></a>实验代码</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> wave_edge_detect(</span><br><span class="line"><span class="keyword">input</span> signal_in ,</span><br><span class="line"><span class="keyword">input</span> clk,</span><br><span class="line"><span class="keyword">input</span> rst_n,</span><br><span class="line"><span class="keyword">output</span>  pose_pulse,</span><br><span class="line"><span class="keyword">output</span>  nedge_pulse,</span><br><span class="line"><span class="keyword">output</span>  both_pulse</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> reg_1 ;</span><br><span class="line"><span class="keyword">reg</span> reg_2;</span><br><span class="line"><span class="keyword">reg</span> reg_3;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line"><span class="keyword">if</span> (rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line"><span class="comment">//reg_2保存上一个signal的值，reg_1为新时刻的signal_in的值</span></span><br><span class="line">reg_2&lt;=reg_3;</span><br><span class="line"><span class="comment">//输入信号上级联一个触发器</span></span><br><span class="line">reg_1&lt;=signal_in;</span><br><span class="line">reg_3&lt;=reg_1;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">reg_1&lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line">reg_2&lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line">reg_3&lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> pose_pulse = reg_3 &amp; ~reg_2;</span><br><span class="line"><span class="keyword">assign</span> nedge_pulse = ~reg_3 &amp; reg_2;</span><br><span class="line"><span class="keyword">assign</span> both_pulse= reg_3^reg_2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="仿真代码"><a href="#仿真代码" class="headerlink" title="仿真代码"></a>仿真代码</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> testbench( );</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">reg</span> rst_n;</span><br><span class="line"><span class="keyword">reg</span> signal_in;</span><br><span class="line"><span class="keyword">wire</span> pose_pulse;</span><br><span class="line"><span class="keyword">wire</span> nedge_pulse;</span><br><span class="line"><span class="keyword">wire</span> both_pulse;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 输入信号初始化</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">clk=<span class="number">1&#x27;b0</span>;</span><br><span class="line">rst_n=<span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">signal_in=<span class="number">1&#x27;b0</span>;</span><br><span class="line">#<span class="number">15</span> rst_n=<span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//输入信号产生</span></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span> #<span class="number">10</span> clk=~clk;<span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span> #<span class="number">100</span> signal_in=~signal_in;<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">wave_edge_detect detect_instance(</span><br><span class="line"><span class="variable">.signal_in</span> (signal_in) ,</span><br><span class="line"><span class="variable">.clk</span>(clk),</span><br><span class="line"><span class="variable">.rst_n</span>(rst_n),</span><br><span class="line"></span><br><span class="line"><span class="variable">.pose_pulse</span>(pose_pulse),</span><br><span class="line"><span class="variable">.nedge_pulse</span>(nedge_pulse),</span><br><span class="line"><span class="variable">.both_pulse</span>(both_pulse)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="仿真结果"><a href="#仿真结果" class="headerlink" title="仿真结果"></a>仿真结果</h3><p><img src="https://i.postimg.cc/L5fhJHH6/blog2.png" alt="image.png"></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://yepu-yang.github.io/yepu-yang.github.io">yepu</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://yepu-yang.github.io/yepu-yang.github.io/2024/10/07/%E5%88%9D%E5%AD%A6FPGA-%E6%96%B9%E6%B3%A2%E7%9A%84%E5%8F%8C%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B/">https://yepu-yang.github.io/yepu-yang.github.io/2024/10/07/%E5%88%9D%E5%AD%A6FPGA-%E6%96%B9%E6%B3%A2%E7%9A%84%E5%8F%8C%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://yepu-yang.github.io/yepu-yang.github.io" target="_blank">yepurs</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post-share"><div class="social-share" data-image="/img/OIP.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i>赞助</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/wechatpay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/wechatpay.jpg" alt="wechat"/></a><div class="post-qr-code-desc">wechat</div></li><li class="reward-item"><a href="/img/alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/alipay.jpg" alt="alipay"/></a><div class="post-qr-code-desc">alipay</div></li></ul></div></div><nav class="pagination-post" id="pagination"><a class="next-post pull-full" href="/2024/10/06/%E4%BD%BF%E7%94%A8hexo%E5%92%8Ckeep%E4%B8%BB%E9%A2%98%E5%BF%AB%E9%80%9F%E6%90%AD%E5%BB%BAblog/" title="使用hexo和keep主题快速搭建blog"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">使用hexo和keep主题快速搭建blog</div></div></a></nav><hr class="custom-hr"/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="waline-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info is-center"><div class="avatar-img"><img src="/img/OIP.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">yepu</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">2</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">2</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">1</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/yepu-yang" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:muliyunhai@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%96%B9%E6%B3%A2%E7%9A%84%E5%8F%8C%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B"><span class="toc-number">1.</span> <span class="toc-text">方波的双边沿检测</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%94%99%E8%AF%AF%E7%9A%84%E6%83%B3%E6%B3%95"><span class="toc-number">1.0.1.</span> <span class="toc-text">错误的想法</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9E%E7%8E%B0%E9%80%BB%E8%BE%91"><span class="toc-number">1.0.2.</span> <span class="toc-text">实现逻辑</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BF%87%E7%A8%8B%E4%B8%AD%E7%9A%84%E9%94%99%E8%AF%AF%E8%AE%B0%E5%BD%95"><span class="toc-number">1.0.3.</span> <span class="toc-text">过程中的错误记录</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BA%9A%E7%A8%B3%E6%80%81%E9%97%AE%E9%A2%98"><span class="toc-number">1.0.4.</span> <span class="toc-text">亚稳态问题</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E4%BB%A3%E7%A0%81"><span class="toc-number">1.0.5.</span> <span class="toc-text">实验代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E4%BB%A3%E7%A0%81"><span class="toc-number">1.0.6.</span> <span class="toc-text">仿真代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="toc-number">1.0.7.</span> <span class="toc-text">仿真结果</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/10/07/%E5%88%9D%E5%AD%A6FPGA-%E6%96%B9%E6%B3%A2%E7%9A%84%E5%8F%8C%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B/" title="初学FPGA 方波的双边沿检测">初学FPGA 方波的双边沿检测</a><time datetime="2024-10-07T09:19:40.000Z" title="发表于 2024-10-07 17:19:40">2024-10-07</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/10/06/%E4%BD%BF%E7%94%A8hexo%E5%92%8Ckeep%E4%B8%BB%E9%A2%98%E5%BF%AB%E9%80%9F%E6%90%AD%E5%BB%BAblog/" title="使用hexo和keep主题快速搭建blog">使用hexo和keep主题快速搭建blog</a><time datetime="2024-10-06T12:54:36.000Z" title="发表于 2024-10-06 20:54:36">2024-10-06</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2024 By yepu</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="前往评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/instant.page/instantpage.min.js" type="module"></script><div class="js-pjax"><script>(() => {
  let initFn = window.walineFn || null

  const initWaline = (Fn) => {
    const waline = Fn(Object.assign({
      el: '#waline-wrap',
      serverURL: 'https://yepus-comment.vercel.app/',
      pageview: false,
      dark: 'html[data-theme="dark"]',
      path: window.location.pathname,
      comment: false,
    }, null))

    const destroyWaline = () => {
      waline.destroy()
    }

    btf.addGlobalFn('pjaxSendOnce', destroyWaline, 'destroyWaline')
  }

  const loadWaline = () => {
    if (initFn) initWaline(initFn)
    else {
      btf.getCSS('https://cdn.jsdelivr.net/npm/@waline/client/dist/waline.min.css')
        .then(() => import('https://cdn.jsdelivr.net/npm/@waline/client/dist/waline.min.js'))
        .then(({ init }) => {
          initFn = init || Waline.init
          initWaline(initFn)
          window.walineFn = initFn
        })
    }
  }

  if ('Waline' === 'Waline' || !false) {
    if (false) btf.loadComment(document.getElementById('waline-wrap'),loadWaline)
    else setTimeout(loadWaline, 0)
  } else {
    window.loadOtherComment = loadWaline
  }
})()</script></div><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-show-text.min.js" data-mobile="false" data-text="I,LOVE,YOU" data-fontsize="15px" data-random="true" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>