module_name: ctle
pin:
  inn:
    datatype: real
    description: 'Template: "inn", Circuit: "vinn"'
    direction: input
    is_optional: false
    name: vinn
  inp:
    datatype: real
    description: 'Template: "inp", Circuit: "vinp"'
    direction: input
    is_optional: false
    name: vinp
  outn:
    datatype: real
    description: 'Template: "outn", Circuit: "voutn"'
    direction: output
    is_optional: false
    name: voutn
  outp:
    datatype: real
    description: 'Template: "outp", Circuit: "voutp"'
    direction: output
    is_optional: false
    name: voutp
  v_fz:
    datatype: real
    description: 'Template: "None", Circuit: "v_fz"'
    direction: input
    is_optional: true
    name: v_fz
    value: (0.4, 1.4)
  vdd:
    datatype: real
    description: 'Template: "None", Circuit: "vdd"'
    direction: input
    is_optional: true
    name: vdd
    value: '1.8'
  vss:
    datatype: real
    description: 'Template: "None", Circuit: "vss"'
    direction: input
    is_optional: true
    name: vss
    value: '0'
