# WeekÂ 01 â€“ Project Explanations

Welcome to the **handsâ€‘on miniâ€‘system sprint**! Below are explanations of each of the four projects you can choose from. Every project is intentionally smallâ€”aim to finish all three blocks (EasyÂ ðŸŸ¢, MediumÂ ðŸŸ¡, HardÂ ðŸ”´) in **1Â½Â days**.

---

## 1Â Mini CalculatorÂ CoreÂ 

A biteâ€‘size datapath that performs basic 8â€‘bit arithmetic & logic operations under the control of a tiny opcode decoder.

### System Overview

```
           +-------------------+
A 8â€‘bit -->|                   |--> 8â€‘bit RESULT
           |      ALU          |
B 8â€‘bit -->|    ADD SUB AND XOR|
           +----^---------^----+
                |         |
          OPCODE[1:0]   SEL_MUX (from decoder)
```

### Block Specs

| Stage     | Block        | Purpose                            | Details                                                                 |
| --------- | ------------ | ---------------------------------- | ----------------------------------------------------------------------- |
| EasyÂ ðŸŸ¢   | **mux2**     | Select between A and B             | Inputs: `a[7:0]`, `b[7:0]`, `sel`; Output: `y[7:0]`                     |
| MediumÂ ðŸŸ¡ | **regfile2** | Store intermediate results         | Two 8â€‘bit registers with synchronous write on `we`; outputs `ra` & `rb` |
| HardÂ ðŸ”´   | **alu3**     | Perform `ADD`, `SUB`, `AND`, `XOR` | Opcode: `00=ADD`, `01=SUB`, `10=AND`, `11=XOR`                          |

### Integration Hints

* Top module `system.v` wires `regfile2` outputs into `alu3` and loops result back for the next cycle.
* Accept external `opcode[1:0]`, `data_in`, `we` so testbench can drive different instructions.

---

## 2Â Â LED PatternÂ BlinkerÂ 

Create eyeâ€‘catching LED sequences by cycling through stored patterns at a humanâ€‘visible rate.

### System Overview

```
        +-----------+   tick   +-------------+
clk --->|  counter  |--------->|  pattern    |--> led[7:0]
        +-----------+          |   ROM       |
                               +-------------+
```

### Block Specs

| Stage     | Block             | Purpose                 | Details                                                                                |
| --------- | ----------------- | ----------------------- | -------------------------------------------------------------------------------------- |
| EasyÂ ðŸŸ¢   | **pattern\_rom**  | Store patterns          | Hardâ€‘code 3â€“4 8â€‘bit values in a case/array                                             |
| MediumÂ ðŸŸ¡ | **tick\_counter** | Timing                  | Divide main `clk` so `tick` pulses every \~0.5Â s (adjustable via parameter `BLINK_MS`) |
| HardÂ ðŸ”´   | **pattern\_fsm**  | Cycle & output patterns | On each `tick`, increment address; wrap around; drive `led[7:0]`                       |

### Integration Hints

* Keep `pattern_rom` address 2â€‘bits wide if you have four patterns.
* Testbench: apply 10â€“12Â `clk` cycles per `tick` and check LED output sequence.

---

## 3Â Binaryâ€‘toâ€‘7â€‘SegmentÂ DisplayÂ 

Show hexadecimal digits (0â€“F) on a simulated 7â€‘seg display and optionally multiplex two digits.

### System Overview

```
       +-----------+    +----------------+
clk -->| counter 4 |--->| hex_to_7seg     |--> seg[6:0]
       +-----------+    +----------------+
```

### Block Specs

| Stage     | Block                      | Purpose         | Details                                                                                    |
| --------- | -------------------------- | --------------- | ------------------------------------------------------------------------------------------ |
| EasyÂ ðŸŸ¢   | **hex\_to\_7seg**          | Decode nibble   | Combinational mapping (case) from 4â€‘bit `val` to `seg[6:0]`                                |
| MediumÂ ðŸŸ¡ | **nibble\_counter**        | Iterate 0â†’F     | Simple upâ€‘counter that rolls over after 15; enable every 1Â s via `slow_clk`                |
| HardÂ ðŸ”´   | **digit\_mux** *(stretch)* | 2â€‘digit display | Timeâ€‘division multiplexer toggling between upper & lower nibble using a fast toggle signal |

### Integration Hints

* For beginners, the stretch goal can be skippedâ€”singleâ€‘digit is enough.
* Testbench: simulate 20Â seconds of `clk` and verify seg codes sequence 0â€‘F.

---

## 4Â TrafficÂ LightÂ Controller

Model a simple crossroads controller with precise phase durations.

### System Overview

```
        +-------------+   done   +-----------+
clk --->|   timer     |--------->|  FSM      |--> ns_light[2:0]
reset ->|  preset T   |          |           |    ew_light[2:0]
        +-------------+          +-----------+
```

### Block Specs

| Stage     | Block             | Purpose              | Details                                                 |
| --------- | ----------------- | -------------------- | ------------------------------------------------------- |
| EasyÂ ðŸŸ¢   | **decoder\_1hot** | Encode state to LEDs | Map 2â€‘bit state to oneâ€‘hot 3â€‘bit (G,Y,R)                |
| MediumÂ ðŸŸ¡ | **preset\_timer** | Generate `done`      | Countdown from preset value; reload on `start`          |
| HardÂ ðŸ”´   | **traffic\_fsm**  | Control phases       | States: `NS_G`, `NS_Y`, `EW_G`, `EW_Y`; each uses timer |

### Integration Hints

* Choose phase durations in seconds; convert to cycles via parameter (`CLK_HZ`).
* Testbench: drive `reset` low and let the FSM run for several cycles; assert light patterns match expected timeline.

---

## General Tips for All Projects

* **Parameterize frequencies/constants** so testbenches can run fast.
* Write **small selfâ€‘checking tasks** in the testbench; use `$display` to print pass/fail.
* Commit early, commit oftenâ€”use message pattern `commit-type: commit-message @github-user-name`.

Happy hacking! Reach out on Discord if stuck.