# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do surfer_run_msim_rtl_vhdl.do
# if ![file isdirectory surfer_iputf_libs] {
# 	file mkdir surfer_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "D:/coursework/upv/upv-projekat/pll_sim/pll.vho"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:11 on Dec 20,2022
# vcom -reportprogress 300 D:/coursework/upv/upv-projekat/pll_sim/pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity pll
# -- Compiling architecture RTL of pll
# End time: 20:36:12 on Dec 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/coursework/upv/upv-projekat/tern_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:12 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/tern_pkg.vhd 
# -- Loading package STANDARD
# -- Compiling package tern_pkg
# -- Compiling package body tern_pkg
# -- Loading package tern_pkg
# End time: 20:36:12 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/coursework/upv/upv-projekat/surfer_rom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:12 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/surfer_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity surfer_rom
# -- Compiling architecture SYN of surfer_rom
# End time: 20:36:12 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/coursework/upv/upv-projekat/coin_rom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:12 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/coin_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity coin_rom
# -- Compiling architecture SYN of coin_rom
# End time: 20:36:12 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/coursework/upv/upv-projekat/bomb_rom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:12 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/bomb_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity bomb_rom
# -- Compiling architecture SYN of bomb_rom
# End time: 20:36:12 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/coursework/upv/upv-projekat/surfer_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:12 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/surfer_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tern_pkg
# -- Compiling package surfer_pkg
# End time: 20:36:12 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/coursework/upv/upv-projekat/vga_sync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:12 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity vga_sync
# -- Compiling architecture behavioral of vga_sync
# End time: 20:36:12 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/coursework/upv/upv-projekat/display_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:12 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/display_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity display_controller
# -- Compiling architecture behavioral of display_controller
# End time: 20:36:12 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/coursework/upv/upv-projekat/disp_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:12 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity disp_test
# -- Compiling architecture rtl of disp_test
# End time: 20:36:12 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:48 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# End time: 20:36:48 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:36 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(70): Illegal target for signal assignment.
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(70): (vcom-1136) Unknown identifier "clk".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(70): (vcom-1136) Unknown identifier "clk".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(81): VHDL Compiler exiting
# End time: 20:38:37 on Dec 20,2022, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:57 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# End time: 20:38:57 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.disp_test_vhd_tst
# vsim work.disp_test_vhd_tst 
# Start time: 20:39:00 on Dec 20,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.disp_test_vhd_tst(disp_test_arch)
# Loading ieee.numeric_std(body)
# Loading work.tern_pkg(body)
# Loading work.surfer_pkg
# Loading work.disp_test(rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.display_controller(behavioral)
# Loading altera_mf.altera_mf_components
# Loading work.surfer_rom(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.coin_rom(syn)
# Loading work.bomb_rom(syn)
# Loading work.vga_sync(behavioral)
# ** Warning: Design size of 11345 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /disp_test_vhd_tst/i1/vga_clk has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/disp_test_vhd_tst/clk_50MHz
add wave -position end  sim:/disp_test_vhd_tst/rst
add wave -position end  sim:/disp_test_vhd_tst/r_out
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: (vsim-7) Failed to open VHDL file "./res/bomb48.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/BOMB_ROM_I/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "./res/bomb48.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/BOMB_ROM_I/altsyncram_component/MEMORY File: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /disp_test_vhd_tst/i1/vga_clk has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
restart
# ** Warning: (vsim-8683) Uninitialized out port /disp_test_vhd_tst/i1/vga_clk has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
add wave -position 1  sim:/disp_test_vhd_tst/i1/clk
restart
# ** Warning: (vsim-8683) Uninitialized out port /disp_test_vhd_tst/i1/vga_clk has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
restart
# ** Warning: (vsim-8683) Uninitialized out port /disp_test_vhd_tst/i1/vga_clk has no driver.
# This port will contribute value (U) to the signal network.
vcom -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:24 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(82): (vcom-1136) Unknown identifier "clk".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(82): Expression is not a signal.
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(83): (vcom-1136) Unknown identifier "text".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(83): FILE declaration must have a subtype indication that is a file type.
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(84): (vcom-1136) Unknown identifier "line".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(87): (vcom-1136) Unknown identifier "clk".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(91): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(92): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(95): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(96): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(99): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(100): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(103): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(104): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(107): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(108): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(111): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(112): (vcom-1136) Unknown identifier "write".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(114): (vcom-1136) Unknown identifier "writeline".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(119): VHDL Compiler exiting
# End time: 20:45:24 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 20, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:46 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(85): (vcom-1136) Unknown identifier "clk".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(85): Expression is not a signal.
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(90): (vcom-1136) Unknown identifier "clk".
# ** Error: D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht(122): VHDL Compiler exiting
# End time: 20:45:46 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:18 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# End time: 20:46:18 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading ieee.std_logic_textio(body)
# Loading work.disp_test_vhd_tst(disp_test_arch)
# ** Warning: (vsim-8683) Uninitialized out port /disp_test_vhd_tst/i1/vga_clk has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
add wave -position end  sim:/disp_test_vhd_tst/b_out
add wave -position end  sim:/disp_test_vhd_tst/g_out
add wave -position end  sim:/disp_test_vhd_tst/r_out
add wave -position end  sim:/disp_test_vhd_tst/h_sync
add wave -position end  sim:/disp_test_vhd_tst/v_sync
restart
# ** Warning: (vsim-8683) Uninitialized out port /disp_test_vhd_tst/i1/vga_clk has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
add wave -position end  sim:/disp_test_vhd_tst/clk_50MHz
add wave -position end  sim:/disp_test_vhd_tst/vga_clk
add wave -position end  sim:/disp_test_vhd_tst/i1/clk
restart
# ** Warning: (vsim-8683) Uninitialized out port /disp_test_vhd_tst/i1/vga_clk has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
vcom -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:14 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity disp_test
# -- Compiling architecture rtl of disp_test
# End time: 20:49:14 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:16 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# End time: 20:49:16 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.disp_test_vhd_tst(disp_test_arch)
# Loading work.disp_test(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/rom_select
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
vcom -93 -work work D:/coursework/upv/upv-projekat/surfer_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:03 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/surfer_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tern_pkg
# -- Compiling package surfer_pkg
# End time: 20:58:03 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/bomb_rom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:06 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/bomb_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity bomb_rom
# -- Compiling architecture SYN of bomb_rom
# End time: 20:58:06 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/coin_rom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:07 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/coin_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity coin_rom
# -- Compiling architecture SYN of coin_rom
# End time: 20:58:07 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:07 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity disp_test
# -- Compiling architecture rtl of disp_test
# End time: 20:58:07 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:07 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# End time: 20:58:07 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/display_controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:07 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/display_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity display_controller
# -- Compiling architecture behavioral of display_controller
# End time: 20:58:07 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom D:/coursework/upv/upv-projekat/pll_sim/pll.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:07 on Dec 20,2022
# vcom -reportprogress 300 D:/coursework/upv/upv-projekat/pll_sim/pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity pll
# -- Compiling architecture RTL of pll
# End time: 20:58:07 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/surfer_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:07 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/surfer_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tern_pkg
# -- Compiling package surfer_pkg
# End time: 20:58:07 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/surfer_rom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:07 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/surfer_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity surfer_rom
# -- Compiling architecture SYN of surfer_rom
# End time: 20:58:07 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/tern_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:08 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/tern_pkg.vhd 
# -- Loading package STANDARD
# -- Compiling package tern_pkg
# -- Compiling package body tern_pkg
# -- Loading package tern_pkg
# End time: 20:58:08 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/vga_sync.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:08 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity vga_sync
# -- Compiling architecture behavioral of vga_sync
# End time: 20:58:08 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.disp_test_vhd_tst(disp_test_arch)
# Loading work.tern_pkg(body)
# Loading work.surfer_pkg
# Loading work.disp_test(rtl)
# Loading work.pll(rtl)
# Loading work.display_controller(behavioral)
# Loading work.surfer_rom(syn)
# Loading work.coin_rom(syn)
# Loading work.bomb_rom(syn)
# Loading work.vga_sync(behavioral)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/xp
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/yp
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/lookup
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/bomb_pos
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/bomb_lane
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/rom_select
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
add wave -position end  sim:/surfer_pkg/object_dim
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/rom_addr_vec
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/mem_size
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/wait_read
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
vcom -93 -work work D:/coursework/upv/upv-projekat/bomb_rom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:38 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/bomb_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity bomb_rom
# -- Compiling architecture SYN of bomb_rom
# End time: 21:12:38 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/coin_rom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:38 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/coin_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity coin_rom
# -- Compiling architecture SYN of coin_rom
# End time: 21:12:38 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:38 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity disp_test
# -- Compiling architecture rtl of disp_test
# End time: 21:12:38 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:38 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# End time: 21:12:38 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/display_controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:38 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/display_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity display_controller
# -- Compiling architecture behavioral of display_controller
# End time: 21:12:39 on Dec 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom D:/coursework/upv/upv-projekat/pll_sim/pll.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:39 on Dec 20,2022
# vcom -reportprogress 300 D:/coursework/upv/upv-projekat/pll_sim/pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity pll
# -- Compiling architecture RTL of pll
# End time: 21:12:39 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/surfer_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:39 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/surfer_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tern_pkg
# -- Compiling package surfer_pkg
# End time: 21:12:39 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/surfer_rom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:39 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/surfer_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity surfer_rom
# -- Compiling architecture SYN of surfer_rom
# End time: 21:12:39 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/tern_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:39 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/tern_pkg.vhd 
# -- Loading package STANDARD
# -- Compiling package tern_pkg
# -- Compiling package body tern_pkg
# -- Loading package tern_pkg
# End time: 21:12:39 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/vga_sync.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:39 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity vga_sync
# -- Compiling architecture behavioral of vga_sync
# End time: 21:12:39 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.disp_test_vhd_tst(disp_test_arch)
# Loading work.tern_pkg(body)
# Loading work.surfer_pkg
# Loading work.disp_test(rtl)
# Loading work.pll(rtl)
# Loading work.display_controller(behavioral)
# Loading work.surfer_rom(syn)
# Loading work.coin_rom(syn)
# Loading work.bomb_rom(syn)
# Loading work.vga_sync(behavioral)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
vcom -93 -work work D:/coursework/upv/upv-projekat/bomb_rom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:29 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/bomb_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity bomb_rom
# -- Compiling architecture SYN of bomb_rom
# End time: 21:14:29 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/coin_rom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:29 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/coin_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity coin_rom
# -- Compiling architecture SYN of coin_rom
# End time: 21:14:30 on Dec 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:30 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity disp_test
# -- Compiling architecture rtl of disp_test
# End time: 21:14:30 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:30 on Dec 20,2022
# vcom -reportprogress 300 -work work D:/coursework/upv/upv-projekat/simulation/modelsim/disp_test.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity disp_test_vhd_tst
# -- Compiling architecture disp_test_arch of disp_test_vhd_tst
# End time: 21:14:30 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/display_controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:30 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/display_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity display_controller
# -- Compiling architecture behavioral of display_controller
# End time: 21:14:30 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom D:/coursework/upv/upv-projekat/pll_sim/pll.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:30 on Dec 20,2022
# vcom -reportprogress 300 D:/coursework/upv/upv-projekat/pll_sim/pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity pll
# -- Compiling architecture RTL of pll
# End time: 21:14:30 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/surfer_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:30 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/surfer_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tern_pkg
# -- Compiling package surfer_pkg
# End time: 21:14:30 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/surfer_rom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:30 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/surfer_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity surfer_rom
# -- Compiling architecture SYN of surfer_rom
# End time: 21:14:31 on Dec 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/tern_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:31 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/tern_pkg.vhd 
# -- Loading package STANDARD
# -- Compiling package tern_pkg
# -- Compiling package body tern_pkg
# -- Loading package tern_pkg
# End time: 21:14:31 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work D:/coursework/upv/upv-projekat/vga_sync.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:31 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity vga_sync
# -- Compiling architecture behavioral of vga_sync
# End time: 21:14:31 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.disp_test_vhd_tst(disp_test_arch)
# Loading work.tern_pkg(body)
# Loading work.surfer_pkg
# Loading work.disp_test(rtl)
# Loading work.pll(rtl)
# Loading work.display_controller(behavioral)
# Loading work.surfer_rom(syn)
# Loading work.coin_rom(syn)
# Loading work.bomb_rom(syn)
# Loading work.vga_sync(behavioral)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
vcom -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:13 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity disp_test
# -- Compiling architecture rtl of disp_test
# End time: 21:17:13 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.disp_test(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/lookup
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/current_bomb
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/bomb_pos
add wave -position end  sim:/disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I/bomb_lane
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
vcom -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:38 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity disp_test
# -- Compiling architecture rtl of disp_test
# End time: 21:23:38 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.disp_test(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
vcom -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:01 on Dec 20,2022
# vcom -reportprogress 300 -93 -work work D:/coursework/upv/upv-projekat/disp_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tern_pkg
# -- Loading package surfer_pkg
# -- Compiling entity disp_test
# -- Compiling architecture rtl of disp_test
# End time: 21:25:01 on Dec 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.disp_test(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = disp_test_vhd_tst.i1.PLL_I.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 65 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 7692.307692
# Info: output_clock_low_period = 7692.307692
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /disp_test_vhd_tst/i1/DISPLAY_CONTROLLER_I
# End time: 21:34:20 on Dec 20,2022, Elapsed time: 0:55:20
# Errors: 28, Warnings: 89
