Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola.qsys --block-symbol-file --output-directory=/home/shuta/projects/peridot/fpga/peridot_picual/cq_viola --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading peridot_picual/cq_viola.qsys
Progress: Reading input file
Progress: Adding clk_core [clock_source 15.0]
Progress: Parameterizing module clk_core
Progress: Adding clk_peri [clock_source 15.0]
Progress: Parameterizing module clk_peri
Progress: Adding dipsw [altera_avalon_pio 15.0]
Progress: Parameterizing module dipsw
Progress: Adding ipl_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ipl_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding lcdc [lcdc_component 1.0]
Progress: Parameterizing module lcdc
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding led_7seg [altera_avalon_pio 15.0]
Progress: Parameterizing module led_7seg
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 15.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding mmcdma [mmcdma 1.0]
Progress: Parameterizing module mmcdma
Progress: Adding nios2_s [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_s
Progress: Adding pixelsimd [pixelsimd 1.0]
Progress: Parameterizing module pixelsimd
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sound [avalonif_sound 1.0]
Progress: Parameterizing module sound
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding systimer [altera_avalon_timer 15.0]
Progress: Parameterizing module systimer
Progress: Adding touchpanel [altera_avalon_spi 15.0]
Progress: Parameterizing module touchpanel
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: cq_viola.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly
Info: cq_viola.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cq_viola.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola.qsys --synthesis=VERILOG --output-directory=/home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading peridot_picual/cq_viola.qsys
Progress: Reading input file
Progress: Adding clk_core [clock_source 15.0]
Progress: Parameterizing module clk_core
Progress: Adding clk_peri [clock_source 15.0]
Progress: Parameterizing module clk_peri
Progress: Adding dipsw [altera_avalon_pio 15.0]
Progress: Parameterizing module dipsw
Progress: Adding ipl_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ipl_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding lcdc [lcdc_component 1.0]
Progress: Parameterizing module lcdc
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding led_7seg [altera_avalon_pio 15.0]
Progress: Parameterizing module led_7seg
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 15.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding mmcdma [mmcdma 1.0]
Progress: Parameterizing module mmcdma
Progress: Adding nios2_s [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_s
Progress: Adding pixelsimd [pixelsimd 1.0]
Progress: Parameterizing module pixelsimd
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sound [avalonif_sound 1.0]
Progress: Parameterizing module sound
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding systimer [altera_avalon_timer 15.0]
Progress: Parameterizing module systimer
Progress: Adding touchpanel [altera_avalon_spi 15.0]
Progress: Parameterizing module touchpanel
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: cq_viola.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly
Info: cq_viola.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cq_viola.sysid: Time stamp will be automatically updated when this component is generated.
Info: cq_viola: Generating cq_viola "cq_viola" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Warning: cq_viola: "No matching role found for nios2_s_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: cq_viola: "No matching role found for nios2_s_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: cq_viola: "No matching role found for nios2_s_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: ipl_memory: Starting RTL generation for module 'cq_viola_ipl_memory'
Info: ipl_memory:   Generation command is [exec /opt/altera/15.0/quartus/linux64/perl/bin/perl -I /opt/altera/15.0/quartus/linux64/perl/lib -I /opt/altera/15.0/quartus/sopc_builder/bin/europa -I /opt/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/15.0/quartus/sopc_builder/bin -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cq_viola_ipl_memory --dir=/tmp/alt6660_7655836555961674547.dir/0005_ipl_memory_gen/ --quartus_dir=/opt/altera/15.0/quartus --verilog --config=/tmp/alt6660_7655836555961674547.dir/0005_ipl_memory_gen//cq_viola_ipl_memory_component_configuration.pl  --do_build_sim=0  ]
Info: ipl_memory: Done RTL generation for module 'cq_viola_ipl_memory'
Info: ipl_memory: "cq_viola" instantiated altera_avalon_onchip_memory2 "ipl_memory"
Info: jtag_uart: Starting RTL generation for module 'cq_viola_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera/15.0/quartus/linux64/perl/bin/perl -I /opt/altera/15.0/quartus/linux64/perl/lib -I /opt/altera/15.0/quartus/sopc_builder/bin/europa -I /opt/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/15.0/quartus/sopc_builder/bin -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cq_viola_jtag_uart --dir=/tmp/alt6660_7655836555961674547.dir/0006_jtag_uart_gen/ --quartus_dir=/opt/altera/15.0/quartus --verilog --config=/tmp/alt6660_7655836555961674547.dir/0006_jtag_uart_gen//cq_viola_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'cq_viola_jtag_uart'
Info: jtag_uart: "cq_viola" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: lcdc: "cq_viola" instantiated lcdc_component "lcdc"
Info: led: Starting RTL generation for module 'cq_viola_led'
Info: led:   Generation command is [exec /opt/altera/15.0/quartus/linux64/perl/bin/perl -I /opt/altera/15.0/quartus/linux64/perl/lib -I /opt/altera/15.0/quartus/sopc_builder/bin/europa -I /opt/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/15.0/quartus/sopc_builder/bin -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cq_viola_led --dir=/tmp/alt6660_7655836555961674547.dir/0008_led_gen/ --quartus_dir=/opt/altera/15.0/quartus --verilog --config=/tmp/alt6660_7655836555961674547.dir/0008_led_gen//cq_viola_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'cq_viola_led'
Info: led: "cq_viola" instantiated altera_avalon_pio "led"
Info: mm_bridge_0: "cq_viola" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: mmcdma: "cq_viola" instantiated mmcdma "mmcdma"
Info: nios2_s: "cq_viola" instantiated altera_nios2_gen2 "nios2_s"
Info: pixelsimd: "cq_viola" instantiated pixelsimd "pixelsimd"
Info: sdram: Starting RTL generation for module 'cq_viola_sdram'
Info: sdram:   Generation command is [exec /opt/altera/15.0/quartus/linux64/perl/bin/perl -I /opt/altera/15.0/quartus/linux64/perl/lib -I /opt/altera/15.0/quartus/sopc_builder/bin/europa -I /opt/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/15.0/quartus/sopc_builder/bin -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cq_viola_sdram --dir=/tmp/alt6660_7655836555961674547.dir/0010_sdram_gen/ --quartus_dir=/opt/altera/15.0/quartus --verilog --config=/tmp/alt6660_7655836555961674547.dir/0010_sdram_gen//cq_viola_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'cq_viola_sdram'
Info: sdram: "cq_viola" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sound: "cq_viola" instantiated avalonif_sound "sound"
Info: sysid: "cq_viola" instantiated altera_avalon_sysid_qsys "sysid"
Info: systimer: Starting RTL generation for module 'cq_viola_systimer'
Info: systimer:   Generation command is [exec /opt/altera/15.0/quartus/linux64//perl/bin/perl -I /opt/altera/15.0/quartus/linux64//perl/lib -I /opt/altera/15.0/quartus/sopc_builder/bin/europa -I /opt/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/15.0/quartus/sopc_builder/bin -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cq_viola_systimer --dir=/tmp/alt6660_7655836555961674547.dir/0012_systimer_gen/ --quartus_dir=/opt/altera/15.0/quartus --verilog --config=/tmp/alt6660_7655836555961674547.dir/0012_systimer_gen//cq_viola_systimer_component_configuration.pl  --do_build_sim=0  ]
Info: systimer: Done RTL generation for module 'cq_viola_systimer'
Info: systimer: "cq_viola" instantiated altera_avalon_timer "systimer"
Info: touchpanel: Starting RTL generation for module 'cq_viola_touchpanel'
Info: touchpanel:   Generation command is [exec /opt/altera/15.0/quartus/linux64/perl/bin/perl -I /opt/altera/15.0/quartus/linux64/perl/lib -I /opt/altera/15.0/quartus/sopc_builder/bin/europa -I /opt/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/15.0/quartus/sopc_builder/bin -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /opt/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=cq_viola_touchpanel --dir=/tmp/alt6660_7655836555961674547.dir/0013_touchpanel_gen/ --quartus_dir=/opt/altera/15.0/quartus --verilog --config=/tmp/alt6660_7655836555961674547.dir/0013_touchpanel_gen//cq_viola_touchpanel_component_configuration.pl  --do_build_sim=0  ]
Info: touchpanel: Done RTL generation for module 'cq_viola_touchpanel'
Info: touchpanel: "cq_viola" instantiated altera_avalon_spi "touchpanel"
Info: nios2_s_custom_instruction_master_translator: "cq_viola" instantiated altera_customins_master_translator "nios2_s_custom_instruction_master_translator"
Info: nios2_s_custom_instruction_master_multi_xconnect: "cq_viola" instantiated altera_customins_xconnect "nios2_s_custom_instruction_master_multi_xconnect"
Info: nios2_s_custom_instruction_master_multi_slave_translator0: "cq_viola" instantiated altera_customins_slave_translator "nios2_s_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cq_viola" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "cq_viola" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "cq_viola" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "cq_viola" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "cq_viola" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cq_viola_nios2_s_cpu'
Info: cpu:   Generation command is [exec /opt/altera/15.0/quartus/linux64/eperlcmd -I /opt/altera/15.0/quartus/linux64/perl/lib -I /opt/altera/15.0/quartus/sopc_builder/bin/europa -I /opt/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/15.0/quartus/sopc_builder/bin -I /opt/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cq_viola_nios2_s_cpu --dir=/tmp/alt6660_7655836555961674547.dir/0018_cpu_gen/ --quartus_bindir=/opt/altera/15.0/quartus/linux64 --verilog --config=/tmp/alt6660_7655836555961674547.dir/0018_cpu_gen//cq_viola_nios2_s_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.08.13 11:16:49 (*) Starting Nios II generation
Info: cpu: # 2015.08.13 11:16:49 (*)   Checking for plaintext license.
Info: cpu: # 2015.08.13 11:16:50 (*)   Plaintext license not found.
Info: cpu: # 2015.08.13 11:16:50 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.08.13 11:16:52 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2015.08.13 11:16:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.08.13 11:16:52 (*)   Creating all objects for CPU
Info: cpu: # 2015.08.13 11:16:52 (*)     Testbench
Info: cpu: # 2015.08.13 11:16:53 (*)     Instruction decoding
Info: cpu: # 2015.08.13 11:16:53 (*)       Instruction fields
Info: cpu: # 2015.08.13 11:16:53 (*)       Instruction decodes
Info: cpu: # 2015.08.13 11:16:53 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.08.13 11:16:53 (*)       Instruction controls
Info: cpu: # 2015.08.13 11:16:53 (*)     Pipeline frontend
Info: cpu: # 2015.08.13 11:16:53 (*)     Pipeline backend
Info: cpu: # 2015.08.13 11:16:56 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.08.13 11:16:58 (*)   Creating encrypted RTL
Info: cpu: # 2015.08.13 11:16:58 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cq_viola_nios2_s_cpu'
Info: cpu: "nios2_s" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_s_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_s_data_master_translator"
Info: nios2_s_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_s_debug_mem_slave_translator"
Info: nios2_s_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_s_data_master_agent"
Info: nios2_s_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_s_debug_mem_slave_agent"
Info: nios2_s_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_s_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_s_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_s_instruction_master_limiter"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_avalon_sc_fifo.v
Info: nios2_s_debug_mem_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "nios2_s_debug_mem_slave_burst_adapter"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_s_data_master_to_sdram_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_s_data_master_to_sdram_s1_cmd_width_adapter"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/shuta/projects/peridot/fpga/peridot_picual/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: cq_viola: Done "cq_viola" with 61 modules, 99 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
