[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of AD5543CRMZ production of ANALOG DEVICES from the text: Current Output/Se rial Input,  \n16-/14-Bit DACs  \nData Sheet  AD5543 /AD5553  \n \n Rev.  H Document Feedback  \nInformation furnished by Analog Devices is be lieved to be accurate and reliable. However, no \nresponsibilit y is assumed by Analog Devices for its use, nor for any infringements of pat ents or other \nrights of third parties that may result  from its use. Specifications subject to change without notice. No  \nlicense is granted by implication or otherwise under any pat ent or patent rights of Analog Devices. \nTrademarks and registered trademarks  are the property of their respective owners.    \n \nOne Tec hnology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel:  781.329.4700  ©2002 –2020  Anal og Devices, Inc. All rights reserved.  \nTechnical S upp ort www.analog.com   FEATURES  \n16-bit resolution AD5543  \n14-bit resolution AD5553  \n±1 LSB DNL \n±1 LSB INL  \nLow noise : 12 nV/√Hz  \nLow p ower:  IDD = 10 µ A \n0.5 µs settling time  \n4-quadrant  multiplying reference input  \n2 mA f ull-scale current ± 20%, with V REF = 10 V  \nBuilt -in RFB facilitates voltage conversion  \n3-wire inter face  \nUltracompact 8-lead MSOP and 8 -lead SOIC packages  \nAPPLICATIONS  \nAutomatic test equipme nt \nInstrumentation  \nDigitally controlled calibration  \nIndustrial control programmable logic controllers \nGENERAL DESCRIPTION  \nThe AD55 43/AD5553 are precision 16 -/14-bit, low power, \ncurrent output, small form factor digital -to-analog converters  \n(DAC s). They a re designed to operate from a single 5 V supply \nwith a ±10 V multiplying reference.  \nThe applied external reference, VREF, determines the full -scale \noutput current. An internal feedback resistor (R FB) facilitates the \nR-2R and temperature tracking for voltag e conversion when \ncombined with an external op erational  amp lifier . \nA serial  data interface offers hig h speed, 3 -wire microcontroller-\ncompatible inputs using serial data in (SDI), clock (CLK), and \nchip select ( CS). \nThe AD5543/ AD5553 are packaged in ultracompact (3 mm ×  \n4.7 mm) 8-lead MSOP and 8 -lead SOIC packages.  FUNCTIONAL BLOCK DIA GRAM  \n16-BIT/14-BIT SHIFT\nREGISTERDAC\nREGISTERAD5543/AD5553\nDACVDD\nVREFRFB\nIOUT\nCS\nCLK\nSDIGNDCONTROL\nLOGIC16 OR 14\n16 OR 14\n02917-001 \nFigure 1. \nCODE1.0\n4096INL (LSB)0.8\n8152\n12,288\n16,384\n20,480\n24,575\n28,672\n32,768\n36,864\n40,960\n45,056\n49,152\n53,248\n57,344\n61,440\n65,5360.6\n0.4\n0.2\n0\n–0.2\n–0.4\n–0.6\n–0.8\n–1.0\n0\n02917-002 \nFigure 2. Integral Nonlinearity  (INL)   \n2\n0\n–2\n–4\n–6\n–8\n–10\n–12\n–14\n10k 100k 1M 10M 100MGAIN (dB)\nFREQUENCY (Hz)\n02917-025 \nFigure 3. Reference Multiplying Bandwidth  \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 2  of 20 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nGeneral Description  ......................................................................... 1 \nFunctional Block Diagram  .............................................................. 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 3 \nTiming Diagrams  .......................................................................... 4 \nAbsolute Maximum Ratings  ............................................................ 5 \nESD Caution  .................................................................................. 5 \nPin Configuration and Function Descriptions  ............................. 6 \nTypical Performance Characteristics  ............................................. 7 \nCircuit Operation  ............................................................................. 9 \nDAC Section  .................................................................................. 9 \nSerial Data Interface  ....................................................................... 10 \nESD Protection Circuits ............................................................. 10 \nPCB Layout and Power Supply Bypas sing .............................. 10 Applications Information  .............................................................. 11 \nStability  ........................................................................................ 11 \nBipolar Output  ............................................................................ 11 \nProgrammable Current Source  ................................................ 12 \nReference Selection  .................................................................... 12 \nAmplifier Selection  .................................................................... 12 \nEvaluation Board  ............................................................................ 14 \nSystem Development Platform  ................................................. 14 \nAD5543/AD5553 t o SPORT Interface  .................................... 14 \nWaveform Generator  ................................................................. 14 \nOperating the Evaluation Board  .............................................. 14 \nBill of Materials  ........................................................................... 18 \nOutline Dimensions  ....................................................................... 19 \nOrdering Guide  .......................................................................... 20 \n \n \nREVISION  HISTORY  \n1/2020—Rev. G to Rev. H  \nChanges to Equation 4 and Figure 22 .......................................... 11 \nChange to Table 8  ........................................................................... 13 \nChange to Evaluation Board Section  ........................................... 14 \nChanges to Ordering Guide  .......................................................... 20 \n \n12/2015— Rev. F to Rev. G  \nDeleted Positive Output Voltage Section  ..................................... 11 \n \n1/2012—Rev. E to Rev. F  \nAdded Figure 15, Renumb ered Seque ntially  ................................ 8 \nChange to Tab le 9 ........................................................................... 13 \nChanges to Figure 27  ...................................................................... 15 \nChanges to Figure 28  ...................................................................... 16 \nReplaced Figure 29, Figure 30, and Figure 31 ............................. 17 \n \n2/2011—Rev. D to Rev. E  \nAdded Evaluation Board Section .................................................. 14 \nUpdated Outline Dimensions  ....................................................... 20 \nChanges to Ordering Guide  .......................................................... 21 \n \n4/2010—Rev. C to Rev. D  \nChanges t o Figure 3 .......................................................................... 1 \nChanges to Table 1  ............................................................................ 3 \nMoved Timing Diagrams Section  .................................................. 4 Moved Table 4  .................................................................................... 6 \nDelete Figure 13; Renum bered Sequentially  .................................. 8 \nChanges to Figure 14  ......................................................................... 8 \nChanges to Figure 18  ......................................................................... 9 \nMoved Table 5 and Table 6  ............................................................ 10 \nAdded Reference Select ion Section and Amplifier Selecti on \nSectio n .............................................................................................. 12 \nAdded Table 7, Tabl e 8, and Table 9;  \nRenumbered Sequentia lly ............................................................. 13 \n \n10/2009— Rev. B to Rev. C  \nUpdated Outline Dimensions  ....................................................... 14 \nChanges to Ordering Guide  .......................................................... 15 \n \n7/2009—Rev. A to Rev. B  \nUpdated Format  .................................................................. Universal  \nChange  to Features Section  .............................................................. 1 \nUpdated Outli ne Dimens ions ....................................................... 14 \nChanges to Order ing Guide  .......................................................... 15 \n \n2/2003—Rev. 0 to Rev. A  \nChanges to Ordering Guide  ............................................................. 3 \n \n12/2002— Revi sion  0: Initial Version   \nData Sheet  AD5543/ AD5553  \n \nRev. H | Page 3  of 20 SPECIFICATIONS \nVDD = 5 V ±  10%, V SS =  0  V,  I OUT = virtual GND, GND = 0 V , V REF = 10 V , T A = full operating temperature range, u nless otherwise noted.  \nTable 1.  \nParame ter  Symbol  Test Condition s/Comments  5 V ± 10%  Unit  \nSTATIC PERFORMANCE1     \nResolution  N 1 LSB = V REF/216 = 153 µ V when V REF = 10 V (AD5543)  16 Bits \n  1 LSB = V REF/214 = 610 µ V when V REF = 10 V (AD5553)  14 Bits \nRelative Accuracy  INL Grade: AD5553C  ±1 LSB max  \n  Grade: AD5543C  ±1 LSB max  \n  Grade: AD5543B  ±2 LSB max  \nDiffere ntial Nonlinear ity (DNL)  DNL  Mono tonic ±1 LSB m ax \nOutput Leakage Curre nt IOUT Data = 0 x0000, T A = 25°C  10 nA max  \n  Data = 0 x0000, T A = T A max imum  20 nA max  \nFull-Scale Gain Error  GFSE Data = 0x FFFF  ±1/±4  mV typ/max  \nFull-Scale Temp erature Coefficient2 TCVFS   1  ppm/°C  typ  \nREFERENCE INP UT      \nVREF Range  VREF  −15/+15  V min/max  \nInput Resistance  RREF  5 kΩ typ3 \nInput Capacitance2 CREF   5  pF typ  \nANALOG OUTPUT      \nOutput Current  IOUT  Data = 0x FFFF for AD5543  2  mA typ  \n  Data = 0x3FFF for AD5553    \nOutput Capacitance2 COUT  Code dependent  200  pF typ  \nLOGIC INPUT S AND OUTPUT      \nLogic Input L ow Voltage  VIL   0.8  V max  \nLogic Input High Voltage  VIH   2.4  V min  \nInput Leakage Current  IIL   10  µA max  \nInput Capacitance2 CIL   10  pF max  \nINTERFACE TIMING2, 4  See Figure 4 and Figure 5   \nClock Input Frequency  fCLK   50  MHz  \nClock Width High  tCH   10  ns min  \nClock Width Low  tCL   10  ns min  \nCS to Clock Setup  tCSS   0  ns min  \nClock to CS Hold  tCSH   10  ns min  \nData Setup  tDS   5  ns min  \nData Hold  tDH   10  ns min  \nSUPPLY CHARACTERISTICS      \nPower Supply Range  VDD RANGE    4.5/5.5  V min/max  \nPositive Supply Current  IDD  Logic i nput s = 0 V  10  µA max  \nPower Diss ipation  PDISS  Logic i nputs = 0 V  0.055  mW max  \nPower Supply Sensitivity  PSS  ΔVDD = ±5%  0.006  %/% max  \n     \n     \n     \n     \n     \n     \n     \n     \n     \n     \n     \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 4  of 20 Parame ter  Symbol  Test Condition s/Comments  5 V ± 10%  Unit  \nAC CHARACTERISTICS4      \nOutput Voltage Set tling Time  tS To ± 0.1% of full s cale,  0.5 µs typ  \n  Data = 0 x0000 to 0x FFFF to 0 x0000 for AD5543    \n  Data = 0 x0000 to 0x 3FFF to 0 x0000 for A D5553    \nReference Multiplying B andwidth  (BW)  BW VREF = 100 mV rms , data = 0xFFFF  6.6 MHz typ  \nDAC Glitch Impulse  Q VREF = 0 V, data = 0x7FFF to 0x8000 for AD55 43 7 nV-sec \nFeedthrough Error VOUT/VREF Data = 0 x0000, V REF = 100 mV rms, same channel  −83 dB \nDigital Feedthrough  Q CS = 1 and f CLK = 1 MHz  7 nV-sec \nTotal Harmonic Distortion  THD  VREF = 5 V p -p, data = 0x FFFF, f = 1 k Hz −103 dB typ  \nOutp ut Spot Noise  Voltage  eN  f = 1 kHz, BW = 1 Hz  12  nV/√Hz  \n \n1 All static performance tests (except I OUT) are performed  in a closed- loop system using an external precision OP 177 I-to-V co nverter amplifier. The AD5543 RFB terminal is \ntied to the a mplifier output. The +IN op erational  amp lifier  is grounded , and t he DAC I OUT is tied to the −IN operational  amp lifier . Typical values represent average \nreadings measured at 25° C. \n2 These parameters are guaranteed  by design and are not subject to production testing.  \n3 All ac characteristic tests are performed in a closed -loop system using an AD8038 I-to-V converter amplifier  except for THD where an AD8065 was used . \n4 All input control signals a re specified with t R = t F = 2.5 ns (10% to 90% of 3 V ) and timed from a voltage level of 1.5 V.  \n \nTIMING DIAGRAMS   \nSDI\nCLK\nCStCSHtCSStDS tDH tCH tCLD15 D14 D13 D12 D11 D10 D9 D8 D1 D0\n02917-016 \nFigure 4. AD5543 Tim ing Diagram  \ntCSHtCSStDS tDH tCH tCLSDI\nCLK\nCSD13 D12 D11 D10 D9 D8 D7 D6 D1 D0\n02917-017 \nFigure 5. AD5553 Timing Diagram  \n \n \nData Sheet  AD5543/ AD5553  \n \nRev. H | Page 5  of 20 ABSOLUTE MAXIMUM RAT INGS  \nTable  2. \nParameter  Rating  \nVDD to GND  −0.3 V to  +8 V  \nVREF to GND  −18 V  to +18 V  \nLogic Inputs to GND  −0.3 V to  +8 V  \nV(I OUT) to GND  −0.3 V to  VDD + 0.3 V  \nInput Cur rent to Any Pi n Except Supplies  ±50 mA  \nPackage Power Dissipation  (TJ Max − TA )/θJA \nThermal Resistance , θJA  \n8-Lead Surface Mount (MSOP) 150°C/W  \n8-Lead Surface Mount (SOIC) 100°C/W  \nMaximum Junction  Temperature (T J Max) 150°C  \nOper ating Temperature Ran ge  \nModel  B and Model C −40°C to +85°C  \nStorage Temperature Range  −65°C to +150°C  \nLead Temperature   \nR-8, RM -8 (Vapor Phase, 60 sec)  215°C  \nR-8, RM -8 (Infrared, 15 sec)  220°C  \n Stresses at or above t hose listed under Abso lute Maximu m \nRatings may cause p ermanent damag e to the product. This is a \nstress rating only; functional operation of the product at these \nor any other conditions above those indicated in the operational \nsection of this specification is not implied. Operat ion beyond \nthe maximum operating  conditions fo r extended periods may \naffect product reliability.  \n \nESD CAUTION  \n \n \n \n \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 6  of 20 PIN CONFIGURATION AND F UNCTION DESCRIPTIONS \nCLK 1\nSDI 2\nRFB3\nVREF4CS8\nVDD7\nGND6\nIOUT5AD5543/\nAD5553\nTOP VIEW\n(Not to Scale)\n02917-004 \nFigure 6. Pin Conf iguration  \nTable 3. Pin Fu nction Descri ptions  \nPin No.  Mne monic  Descrip tion  \n1  CLK  Clock Input. Positive  edge triggered, clocks data into shift register.  \n2  SDI  Serial Register Input. Data loads directly into the shift register MSB first. Extra leading b its are ignored.  \n3  RFB  Intern al Matching Feedback Resistor. This  pin c onnects to an external op erational  amp lifier for voltage output.  \n4  VREF  DAC Reference Input Pin. Establishes DAC full-scale voltage. Constant input resistance v s. code.  \n5  IOUT  DAC Current Output. This pin co nnects to the inverti ng terminal of  the external precision I -to-V operational  \namp lifier for voltage output.  \n6  GND  Analog and Digital Ground . \n7  VDD  Positive Power Supply Input. Specified range of operation at 5 V ± 10%.  \n8  CS Chip  Select. Active low d igital input. Transfers shift  register data to DAC register on rising edge.  \nSee Table 4 for operation.  \n \nTable 4. Control  Logic Truth  Table  \nCLK  CS Serial Shift Register  Function  DAC  Register  \nX  H  No effect  Latched  \n↑+1 L  Shift register data advanced one bit  Latched  \nX1 H No effect  Latched  \nX1 ↑+1 Shift registe r data transfe rred to DAC register  New data loaded from serial register  \n \n1 ↑+ = positive lo gic t ransition; X means  don't car e. \n \n \nData Sheet  AD5543/ AD5553  \n \nRev. H | Page 7  of 20 TYPICAL PERFORMANCE CHARACTERISTICS \nCODE (Decimal)1.0INL (LSB)0.8\n0.6\n0.4\n0.2\n0\n–0.2\n–0.4\n–0.6\n–0.8\n–1.0\n0 65,536 8192 16,384 57,344 49,152 40,960 32,768 24,576\n02917-005 \nFigure 7. AD5543 INL Error \n \nCODE (Decimal)1.0\n0 65,536 8192DNL (LSB)\n16,3840.8\n0.6\n0.4\n0.2\n0\n–0.2\n–0.4\n–0.6\n–0.8\n–1.0\n57,344 49,152 40,960 32,768 24,576\n02917-006 \nFigure 8. AD5543 DNL  Error  \n \nCODE (Decimal)1.0\n0 14,336INL (LSB)\n16,3840.8\n0.6\n0.4\n0.2\n0\n–0.2\n–0.4\n–0.6\n–0.8\n–1.0\n12,288 10,240 8192 6144 4096 2048\n02917-007 \nFigure 9. AD5553 INL Error \n \nDNL (LSB)\nCODE (Decimal)0–1.0–0.8–0.6–0.4–0.200.20.40.60.81.0\n16,384 2048 4096 14,336 12,288 10,240 8192 6144\n02917-008 \nFigu re 10. AD5553 DNL  Error  \n \nSUPPLY VOLTAGE VDD (V)1.5\n1.0\n–1.5\n01 2 4LINEARITY ER ROR (LSB)\n6 80.5\n0\n–0.5\n–1.0INL\nDNL\nGEVREF = 2.5V\nTA = 25°C\n02917-009 \nFigure 11. Linearity Error vs. V DD \n \nLOGIC INPUT VOLTAGEVIH (V)5\n4\n0SUPP LY CURRENT IDD(mA)\n3\n2\n1\n0\n0.5 1.0 5.0VDD = 5V\nTA = 25°C\n2.0 1.5 2.5 3.0 3.5 4.0 4.5\n02917-010 \nFigure 12. S upply Current vs. Logic In put Vol tage  \n \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 8  of 20 CLOCK FRE QUENCY (Hz)3.0\n2.5\n0\n100M 10k 100kSUPP LY CURRENT (mA)\n1M 10M2.0\n1.5\n1.0\n0.5\n02917-0110xFFFF\n0x00000x80000x5555\n \nFigure 13. AD5543 Supply Current vs. Clock Frequency  \n \nFREQUENCY (Hz)90\n80\n30\n10kPSRR (dB)\n1M70\n60\n50\n40\n20\n10\n0\n1k 100 10VDD  = 5V ± 10%\nVREF = 10V\n100k\n02917-012 \nFigure 14. Power Supply Rejection Ratio (PSRR) vs. Frequency  \n \n20\n–160–140–120–100–80–60–40–200\n0 25 20 15 10 5POWER SPECTRUM (dB)\nFREQUENCY (kHz)\n02917-200 \nFigure 15. AD5543/ AD5553 Analo g Total Harmonic Distortion  (THD)  \n 5VA2 –5V 67.72 µs DLY\n2V 136ns\n02917-014 \nFigure 16. Settling Time  \n \n–3.65\n–3.70\n–3.75\n–3.80\n–3.85\n–3.90\n–3.95\n–4.05–4.00\n–20 –10 0 10 20 30 40VOUT (V)\nTIME (ns)\n02917-026 \nFigure 17. Midscale Transition and Digital Feedthrough  \n \n \n \nData Sheet  AD5543/ AD5553  \n \nRev. H | Page 9  of 20 CIRCUIT OPERATION  \nThe AD5543/ AD5553 contain  a 16-/14-bit current output, \nDAC s, serial input register s, and  DAC register s. Both converters \nuse a 3 -wire serial data interface . \nDAC  SECTION  \nThe DAC archit ecture uses a current steerin g R-2R ladder \ndesign. Figure 18 shows the typical equivalent DAC structure. \nThe DAC contains a matching feedback resistor for use with an \nexternal operational  amp lifier  (see Figure 19). With R FB and I OUT \nterminals c onnected to the operational amplifier  output and \ninverting node , respectively , a precision vo ltage output is  \nachieved as  \nVOUT = −VREF × D/65,536 ( AD5543) (1) \nVOUT = −V REF × D/16,384 ( AD5553)  (2) \nNote that the output voltage polarity is the opposite of  the V REF \npolarity for dc reference voltages.  \nThese DACs are designed to operate with ei ther negative or \npositive reference voltages. The V DD power pin is only used by \nthe internal logic to drive the on and off states of the DAC switches.  \nVREFVDD\nRFB\nIOUTR R R\nGND2R 2R 2R\nS1 S2\nDIGITAL INTERFACE CONNECTIONS OMITTED FOR CLARITY;\nSWITCHES S1 AND S2 ARE CLOSED, V DD MUST BE POWERED.5kΩ R\n02917-018 \nFigure 18. Equivalent R -2R DAC Circuit  Note that a matching switch is used in  series with the internal  \n5 kΩ feedback re sistor. If users attempt to measure R FB, power \nmust be applied to V DD to achieve continuity.  \n02917-019RFB\nIOUT1\nGND\nSCLK SDINVREF VREF\nR1\nSYNCAD5543/\nAD5553VDDVDD\nAGNDC1\nA1R2\nVOUT = 0 TO –V REF\nµCONTROLLER\nNOTES\n1.R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.\n2.C1 PHASE COMPENSATION (4pF TO 6pF) MAY BE REQUIRED\nIF A1 IS A HIGH SPEED AMPLIFIER. \nFigure 19. Volta ge Output Configuration  \nThese DACs are also designed to accommodate ac reference \ninput signals. The AD5543 accommodates input reference \nvoltages in the range of − 12 V to +12 V . The reference voltage \ninputs exhibit a constant nomin al input resistance value of 5 kΩ \n± 30% . The DAC output (I OUT) is code dependent, producing \nvarious resistances and capacitances. External amplifier choice \nmust  take into account the variation in impedance generated by \nthe AD5543 on the inverting input nod e of the amplifier . The \nfeedback resistance, in parallel with the DAC ladder resistance, \ndominates output voltage noise. To maintain good analo g \nperformance, p ower supply bypassing of 0.01 µF to 0.1  µF ceramic \nor chip capacitors , in parallel with a 1 µ F tantalum capacitor , is \nrecommended. Due to degradation of PSRR in frequency, users \nmust avoid using switching power supplies.  \n \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 10 of 20 SERIAL  DATA  INTERFACE \nThe AD5543/ AD5553 use a 3-wire ( CS, SDI, CLK) serial data \ninterface. New serial data is clocked into the serial input register \nin a 16 -bit data -word format for the AD5543. The MSB is loaded  \nfirst. Table 5 defines the 16 data -word bits. Data is placed on the \nSDI pin and clocked into the register on the positive clock edge \nof CLK,  subject to the  data setup -and-hold time require ments that \nare specified in the interface timing specifications. Only the last \n16 bits clocked into the serial register are interrogated when the \nCS pin is strobed to transfer the serial register data to the DAC  \nregister. Because  most mi crocontroller s output serial data in 8-bit \nbytes, two data bytes can be written to the AD5543/ AD5553. After \nloading the seri al register, th e rising edge of CS transfers the \nserial register data to the DAC register; during this strobe, the \nCLK must  not be toggled. For the AD5553, with 16 -bit cloc k \ncycles, the two LSBs are ignored.  \nESD PROTECTION CIRCU ITS \nAll logic input pins contain back -biased ESD protection Zener \ndiodes that are connected to ground ( DGND ) and V DD, as \nshown in Figure  20. VDD\nDIGITAL\nINPUTS\nDGND5kΩ\n02917-020 \nFigure 20. Equ ivalent  ESD Protection Circuits  \nPCB LAYOUT AND POWER  SUPPLY BYPASSING  \nIt is a good practice to employ compact, minimum lead length  \nprinted circuit board  (PCB ) layout design. The leads to the \ninput must  be as short as possible to minimize infrared  drop \nand stray inductance.  \nIt is also essential to bypass the power supplies with quality \ncapacitors for optimum stability. Supply leads to the device \nmust  be bypassed with 0.01 µ F to 0.1 µ F disc or chip ceramic \ncapacitors. Low ESR 1 µ F to 10 µF tantalum o r electrolytic \ncapacitors must  also be applied at the supplies to minimize \ntransient distur bance and filter out low frequency ripple. \nThe PCB metal traces between V REF and R FB must  also be \nmatched to minimize gain error.  \nTable 5. AD5543  Serial Input Register Data Format; Data Loaded MSB  First Format  \nB15 (MSB)  B14  B13  B12  B11  B10  B9  B8  B7  B6  B5  B4  B3  B2  B1  B0 (LSB)  \nD15  D14  D13  D12  D11  D10  D9  D8  D7  D6  D5  D4  D3  D2  D1  D0  \n \nTable 6. AD5553  Serial Input Register Data Format; Data Loaded MSB  First Format  \nB13 (MSB)1 B12  B11  B10  B9  B8  B7  B6  B5  B4  B3  B2  B1  B0 (LSB)  \nD13  D12  D11  D10  D9  D8  D7  D6  D5  D4  D3  D2  D1  D0  \n \n1 A full 16 -bit data -word can be loaded into the AD5553  serial input register, but only the la st 14 bits entered are transferred to the DAC register when CS returns to \nlogic high.  \n \n \nData Sheet  AD5543/ AD5553  \n \nRev. H | Page 11 of 20 APPLICATIONS INFORMATION  \nSTABILITY  \nVDD\nVREF VREFVDD\nU2U1\nAD554 3/AD5553VO\nGNDIOUTRFB\nAD8628C1\n02917-021 \nFigure 21. Optional C ompensation Capacitor for Gain Peaking Prevention  \nIn the I -to-V configuration, the I OUT of the D AC and the inverting  \nnode of the operational amplifier  must be connected as close as \npossible  to each other , and proper PCB layout technique must be \nemployed. Because  every code change corres ponds to a step \nfunction, gain peaking may occur if the operatio nal amplifier  has \nlimited gain bandwidth product (GBP)  and there is excessive \nparasitic capacitance at the inverting node.  \nAn optional compensation capacitor , C1, can be added for \nstability , as shown  in Figur e 21. C1 must  be found empirically , \nbut 20  pF is generally adequate for the compensation.  BIPOLAR OUTPUT  \nThe AD5543/ AD5553 are inherently 2-quadrant multiplying \nDACs. That is, they  can easily be set up for unipolar output \noperation. The full -scale output polarity is the inverse of the \nreference input voltage.  \nIn some applications, it may be necessary to generate the full  \n4-quadrant multiplying capability or a bipolar output swing , which  \nis easily accomplished by using an additional U4 external amplifier \nconfigured as a summing amplifier (see Figure 22). In this circuit, \nthe second am plifier , U4, provides a gain of 2 that increases the \noutput span magnitude to 5 V . Biasing the external amplifier with  a \n2.5 V offset from the reference voltage results in  a full 4 -quadrant \nmultiplying circuit. The transfer equation of t his circuit shows \nthat both  negative and positive output voltages are created as the \ninput data (D) is incremented from code zero (V OUT = −2.5 V) \nto midscale (V OUT = 0 V) to full -scale (V OUT = +2.5 V).  \nVOUT = (D/32,768 − 1) ×  VREF (AD5543)  (3) \nVOUT = (D/8192 − 1) ×  VREF (AD5553)  (4) \nFor the AD5543, the resistance tolerance becomes the dominant \nerror of which users must  be aware.  \nVREFVDD\nU2U1\nAD5553 ONLYVO\nGNDIOUTRFB\n1/2AD8620VINVOUT\nGNDADR03\nU31/2AD8620V+\nV–+5V\n–5V+5VU4\nC1\n–2.5V < V O < +2.5VC2\nR3R1\n10kΩ ± 0.01%\n5kΩ ± 0.01%10kΩ ± 0.01%\n+5VR2\n02917-023 \nFigure 22. 4-Quadrant Multiplying  Application Circuit  \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 12 of 20 PROGRAMMABLE CURRENT  SOURCE  \nFigure 23 shows a versatile V -I conversion circuit using an \nimproved Howla nd current p ump. In addit ion to the precision \ncurrent conversion it provides, this circuit enables a  bidirectional  \ncurrent flow and high voltage compliance. This circuit can be used  \nin 4 mA to 20 mA current transmitters with up to 500 Ω of load . In \nFigure 23, it  can be shown that if the resistor network is matc hed, \nthe load current is  \n()D VRR R RIREF L ××+=31/3 2 (5) \nR3 in theory can be made small to achieve the current needed \nwithin the U3 output current driving capability. This circuit is \nversatile suc h that AD8510 can deliver ±20 mA in both directions  \nand the voltage compliance approaches 15 V , which is limited \nmainly by the supply voltages of U3. However, users must pay \nattention to the compensation. Without C1, it can be shown \nthat the output impeda nce becomes  \n) (' )' '(1) ('\nR3 R2R1 R3 R2RR2 R1R3R1ZO+−++=  (6) \nIf the resist ors are perfectly matched, Z O is infinite, which is \ndesirable, and behaves as an ideal current source. On the other \nhand, if the  resistors  are not matched, Z O can be either positive or \nnegative. Negative can cause oscillation. As a result, C1 is needed  to \nprevent the oscillation. For critical applications, C1  can be found \nempirically  but typically falls in the range of a few picofarads ( pF). \nU2U1\nAD5543/AD5553\nVLGNDIOUTRFB\nAD8628\nAD8510V+\nV–VREF VREF\nLOADU3VDD\nVSS\nILVDD\nVDD\nC1\n10pFR2'\n15kΩ\nR3'\n50Ω\nR3\n50ΩR1'\n150kΩ\nR2\n15kΩR1\n150kΩ\n02917-024 \nFigure 23. Programmable Current Source with Bidirectional Current Control \nand High Voltage Compliance Capabilities  REFERENCE SELECTION  \nWhen selecting a reference for use with the AD5543/ AD5553 \nand other device s in th is series of current output DACs, pay \nattention to the output voltage temperature coefficient  reference . \nChoosing a precision reference with a low output temperature \ncoefficient minimizes error sources.  Table 7 lists some of the \nreferences available from Analog Devices , Inc., that are suitable \nfor use with this range of current output DACs.  \nAMPLIFIER SELECTION  \nThe primary requirement for the current  steering mode is an \namplifier  with low input bias currents and low input offset \nvoltage. Because of the code dependent output resistance of the \nDAC, the input offset voltage of an op erational  amp lifier  is \nmultiplied by the variable gain of the circuit. A c hange in this noise  \ngain betw een two adjacent digital fractions produces a step \nchange in the output voltage due to the amplifier input offset \nvoltage. This output voltage change is superimposed upon the \ndesired change in output between the two codes and g ives rise \nto a differential l inearity error, which, if large enough, c an cause  \nthe DAC to be nonmonotonic.  \nThe input bias current of an operational  amplifier  also generates \nan offset at the voltage output because  of the bias current flowing  in \nthe feedback  resistor, R FB.  \nCommon -mode rejection of the op erational  amp lifier  is \nimportant in voltage  switching circuits because it produces a \ncode  dependent error at the voltage output of the circuit.  \nProvided that the DAC switches are driven from true wideband \nlow impedance sources (V IN and A GND) , they settle quickly. \nConsequently, the slew rate and settling time of a voltage  switching  \nDAC circuit is determined largely by the output operational \namplifier . To obtain minimum settling time in this configuration, \nminim ize capacitance  at the V REF node (the voltage output node \nin this application) of the DAC. This is done by using low input \ncapacitance buffer amplifiers  and careful board design.  \nAnalog Devices offers a wide range of amplifiers for both \nprecision dc and ac  applications, as listed in Table 8 and Table 9. \n \nData Sheet  AD5543/ AD5553  \n \nRev. H | Page 13 of 20 Table 7. Suitable Analog Devices Precision References  \nPart No.  Output Voltage (V)  Initial Tolerance (%)  Maximum Temperature   \nDrift (ppm/°C)  ISS (mA)  Output Noi se (µV p -p) Package s \nADR01  10 0.05  3 1 20 SOIC -8 \nADR01  10 0.05  9 1 20 TSOT -5, SC70-5  \nADR02  5.0 0.06  3 1 10 SOIC -8 \nADR02  5.0 0.06  9 1 10 TSOT -5, SC70-5  \nADR03  2.5 0.1 3 1 6 SOIC -8 \nADR03  2.5 0.1 9 1 6 TSOT -5, SC70-5  \nADR06  3.0 0.1 3 1 10 SOIC -8 \nADR06  3.0 0.1 9 1 10 TSOT -5, SC70 -5 \nADR420  2.048  0.05  3 0.5 1.75  SOIC -8, MSOP -8 \nADR421  2.50  0.04  3 0.5 1.75  SOIC -8, MSOP -8 \nADR423  3.00  0.04  3 0.5 2 SOIC -8, MSOP -8 \nADR425  5.00  0.04  3 0.5 3.4 SOIC -8, MSOP -8 \nADR431  2.500  0.04  3 0.8 3.5 SOIC -8, MSOP -8 \nADR435  5.000  0.04  3 0.8 8 SOIC -8, MSOP -8 \nADR391  2.5 0.16  9 0.12  5 TSOT -5  \nADR395  5.0 0.10  9 0.12  8 TSOT -5 \n \nTable 8. Suitable Analog Devices Precision Op erational Amplifier   \nPart No.  Supply Voltage  (V)  VOS Maximum  (µV)  IB Maximu m (nA)  0.1 Hz to 10 Hz  \nNoise (µV p -p) Supply Current  (µA)  Package s \nOP1177  ±2.5 to ±15 60  2  0.4 500 MSOP -8, SOIC -8 \nAD8675  ±5 to ±18 75 2 0.1 2300  MSOP -8, SOIC -8 \nAD8671  ±5 to ±15 75 12 0.077  3000  MSOP -8, SOIC -8 \nADA4004-1  ±5 to ±15 125 90 0.1 2000  SOIC -8, SOT -23-5  \nAD8603  1.8 to 5 50 0.001  2.3 40 TSOT -5  \nAD8607  1.8 to 5 50 0.001  2.3 40 MSOP -8, SOIC -8 \nAD8605  2.7 to 5 65 0.001  2.3 1000 WLCSP -5, SOT -23-5  \nAD8615  2.7 to 5 65 0.001  2.4 2000  TSOT -5  \nAD8616  2.7 to 5 65 0.001  2.4 2000  MSOP -8, SOIC -8 \n \nTable 9. Suitable Analog Devices High Speed Oper ational Amplifier   \nPart No.  Supply Voltage (V)  BW at ACL (MHz)  Slew Rate (V/µs)  VOS (Max) (µV)  IB (Max) (nA)  Packa ges \nAD8065  5 to 24  145  180  1500  0.006  SOIC -8, SOT -23-5  \nAD8066  5 to 24  145  180  1500  0.006  SOIC -8, MSOP -8 \nAD8021  5 to 24  490 120 1000  10,500  SOIC -8, MSOP -8 \nAD8038  3 to 12  350  425  3000  750  SOIC -8, SC70-5  \nADA4899-1  5 to 12  600 310 35 100 LFCSP -8, SOIC -8 \nAD8057  3 to 12  325 1000  5000 500 SOT -23- 5, SOIC -8  \nAD8058  3 to 12  325 850 5000 500 SOIC -8, MSOP -8 \nAD8061  2.7 t o 8  320 650 6000 350 SOT -23- 5, SOIC -8  \nAD8062  2.7 to 8  320 650 6000 350 SOIC -8, MSOP -8 \nAD9631  ±3 to ±6  320  1300  10,000  7000  SOIC -8, PDIP -8  \n \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 14 of 20 EVALUATION BOARD  \nThe EVA L -AD5543 is used in conjunction with an SDP1Z \nsystem de velopment platform board available from Analog  \nDevices, which is  purchased  separately  from the evaluation  board. \nThe USB  to serial  peripheral  interface (SPI) communica tion to the \nAD5543 is co mpleted using this Blackfin -based development  \nboard. The software offers a waveform generator.  \nSYSTEM DEVELOPMENT PLATFOR M \nThe system development platform (SDP) is a h ardware and \nsoftware evaluati on tool for use in conjunction with product \nevaluation board s. The SDP board is based on the Blackfin \nADSP -BF527 processor with USB connectivity to the PC \nthrough a USB 2.0 high speed por t. For more information about \nthis device, see the system  deve lopment platform web page . \nAD5543/ AD5553 TO SPORT INTERFACE  \nThe Analog Devices SDP has one SPORT serial port. The \nSPORT interface is us ed to control the AD5543/ AD5553, \nallowing clock frequencies up to 30  MHz.  SPORT_TFS\nSPORT_TSCLK\nSPORT_D TOCS\nSCLK\nSDIN\nAD5543/AD5553 ADSP-BF527\n02917-124 \nFigure 24. AD5543/ AD55 53 to SPORT Interface  \nWAVEFORM GENERATOR  \nThe evaluation board software offers a waveform generator to \nshow every  change introduced and transmitted to the output.  \nOPERATING THE EVALUA TION BOARD  \nThe evaluation board requires ±12 V and +5 V supplies. The \n+12 V VDD and V SS are used to power the output amplifier, while \nthe +5 V is used to power the DAC (V DD1). \n \n02917-125 \nFigure 25. Eval uation Board Software —Waveform Generator  \n \n \n \nData Sheet  AD5543/ AD5553  \n \nRev. H | Page 15 of 20 \n02917-126VOUT\nSCLKSDIN/CS\nAGND\n+C1 10uF\nC2 0.1uF\nVREF\n+ C8\n10uFC9\n0.1uFC10\n0.1uFJ3C3\n5.6pFVOUT\n2-\n3+6OP4V-\n7V+\n8DISU3\n+C4 10uF\nC5 0.1uF+C6 10uF\nC7 0.1uFJ4\n5IOUT3RFB\n6AGND1SCLK\n2SDIN\n8CS7\nVDD\n4VREFU1\n2+VIN\n5TRIM6VOUT\n4GNDU2\nADR435J1-1\nJ1-5\nJ1-4\nJ1-3J1-2\nLK1DVDD\nVDDVDDVSSVSSVDDDVDD\nSCLK\nSDIN\n/CSDGNDDAC + VIN FOR SDP\nOP AMP + REFERENCE SUPPLY\nAD5543_53\n \nFigure 26. Sch ematic of AD5543 /AD5553  Evaluation Board  \n \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 16 of 20 \n02917-127VIN: USE THIS PIN TO POWER THE SDP\nREQUIRES 4-7V 200mAVIO: USE TO SET IO VOLTAGE MAX DRAW 20mABOARD ID EEPROM (24LC64) MUST BE ON I2C BUS 0, ADDRESS IS AT USER DISCRETION\nI2C BUS 1 IS COMMON ACROSS BOTH CONNECTORS ON SDP - PULL UP RESISTORS REQUIREDBMODE1: PULL UP WITH A 10k RESISTOR TO SET SDP\nTO BOOT FROM A SPI FLASH ON THE DAUGHTER BOARD\n(CONNECTED TO BLACKFIN GPIO - USE I2C_0 FIRST)MAIN I2C BUS (CONNECTED TO BLACKFIN TWI - PULL UP RESISTORS NOT REQUIRED)CONNECTORSTANDARDSDP\nPARALLEL\nPORTSPORTSPII2CGENERAL\nINPUT/OUTPUTTIMERS\n*\n*\n*\n**\n*\n*\n*\n**\n*\n*\n*\n*NC ON BLACKFIN SDP 120NC119NC118GND117GND116VIO(+3.3V)115GND114PAR_D22113PAR_D20112PAR_D18111PAR_D16110PAR_D15109GND108PAR_D12107PAR_D10106PAR_D8105PAR_D6104GND103PAR_D4102PAR_D2101PAR_D0100PAR_WR99PAR_INT98GND97PAR_A296PAR_A095PAR_FS294PAR_CLK93GND92SPORT_RSCLK91SPORT_DR090SPORT_RFS89SPORT_TFS88SPORT_DT087SPORT_TSCLK86GND85SPI_SEL_A84SPI_MOSI83SPI_MISO82SPI_CLK81GND80SDA_079SCL_078GPIO177GPIO376GPIO575GND74GPIO773TMR_B72TMR_D71NC70NC69GND68NC67NC66NC65NC64NC63GND62UART_TX61BMODE160RESET_IN59UART_RX58GND57NC56NC55NC54NC53NC52GND51NC50NC49TMR_C48TMR_A47GPIO646GND45GPIO444GPIO243GPIO042SCL_141SDA_140GND39SPI_SEL1/SPI_SS38SPI_SEL_C37SPI_SEL_B36GND35SPORT_INT34SPORT_DT333SPORT_DT232SPORT_DT131SPORT_DR130SPORT_DR229SPORT_DR328GND27PAR_FS126PAR_FS325PAR_A124PAR_A323GND22PAR_CS21PAR_RD20PAR_D119PAR_D318PAR_D517GND16PAR_D715PAR_D914PAR_D1113PAR_D1312PAR_D1411GND10PAR_D179PAR_D198PAR_D217PAR_D236GND5USB_VBUS4GND3GND2NC1VINJ2\n1A02A13A24VSS8VCC7WP6SCL5SDAU4\n24LC64\nUSB_VBUS3.3V_BF\nSCLK\nSDIN\n/CSSTART\n3.3V_BFSTATUS\n \nFigure 27. Sc hematic of SDP Interface \n \n \nData Sheet  AD5543/ AD5553  \n \nRev. H | Page 17 of 20 \n02917-128\n \nFigure 28. Silks creen —Component Side View (Top Layer)  \n \n02917-129 \nFigure 29. Component Side Artwork  \n \n02917-130 \nFigure 30. Solder Side Artwork  \n \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 18 of 20 BILL OF M ATERIALS  \nTable 10.  \nName  Part Description  Value  PCB Decal  Part Description  \nCS Test  point   Test  point  Red test  point  \nAGND  Test  point   Test  point  Black te st point  \nC1 Capacitor+  10 µF RTAJ_A  10 V SMD tantalum capacitor  \nC2 Capacitor  0.1 µF C0603  50 V X7R ceramic capacitor  \nC3 Capacitor  5.6 pF  C0603  Multilayer ceramic capacitor  \nC4 Capacitor+  10 µF RTAJ_B  16 V tantalum capacitor  \nC5 Capacitor  0.1 µF C0603  50 V X7R ceramic capacitor  \nC6 Capacitor+  10 µF RTAJ_B  16 V tantalum capacitor  \nC7 Capa citor 0.1 µF C0603  50 V X7R ceramic capacitor  \nC8 Capacitor+  10 µF RTAJ_B  16 V tantalum capacitor  \nC9 Capacitor  0.1 µF C0603  50 V X7R ceramic capacitor  \nC10  Capacitor  0.1 µF C0603  50 V X7R ceramic capacitor  \nC11 Capacitor  10 µF C0805  10 V 10 µF ceramic cap acitor 10% X5R 0805  \nC12 Capacitor  0.1 µF C0603  50 V X7R cer amic capacitor  \nGL1  Ground link   Component link  Copper short  \nJ1 CON \\POWER5   CON \\POWER5  5-pin termin al block  \nJ2 SDP -STANDARD -CONN   CON -120/FX8-120S -SV 120-way connector, 0.6 mm pitch, receptacle  \nJ3 SMB   SMB  Straight PCB mount SMB jack —50 Ω  \nJ4 SMB   SMB  Straight PCB mount SMB jack —50 Ω  \nSCLK  Test  point   Test  point  Red test  point  \nSDIN  Test  point   Test  point  Red test  point  \nU1 AD5543/ AD5553   SO8NB  Digital -to-analog converter  \nU2 ADR435   SO8NB  5 V reference \nU3 AD8038   SO8NB  Single  operational  amp lifier 8-pin  \nU4 24LC64   MSO8  64K I2C serial EEPROM MSOP8  \nUSB_VBUS  Test  point   Test  point  Black test  point  \nVOUT  Test  point   Test  point  Red test  point  \nVREF  Test  point   Test  point  Red test  point  \nX1 MTHOLE -3MM   MTHOLE -3MM  3 mm NPTH ho le \nX2 MTHOLE -3MM   MTHOLE -3MM  3 mm NPTH hole  \n \n \nData Sheet  AD5543/ AD5553  \n \nRev. H | Page 19 of 20 OUTLINE DIMENSIONS \nCOMPLIANT TO JEDEC STANDARDS MO-187-AA6°\n0°0.80\n0.55\n0.4048\n15\n0.65 BSC\n0.40\n0.251.10 MAX3.20\n3.00\n2.80\nCOPLANARITY\n0.100.23\n0.093.20\n3.00\n2.805.15\n4.90\n4.65\nPIN 1\nIDENTIFIER\n15° MAX 0.95\n0.85\n0.75\n0.15\n0.05\n10-07-2009-B \nFigure 31. 8-Lead Mini Small Outline Package [MSOP]  \n(RM -8) \nDimensions shown in millimeters  \nCONTROLLING DIMENSIONS ARE INMILLIMETERS; INCH DIMENSIONS\n(INPARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIV ALENTS FOR\nREFERENCE ONLYAND ARE NOT APPROPRIA TEFOR USE INDESIGN.COMPLIANT TOJEDEC STANDARDS MS-012-AA\n012407 -A0.25 (0.0098)\n0.17 (0.0067)1.27 (0.0500)\n0.40 (0.0157)0.50 (0.0196)\n0.25 (0.0099)45°\n8°\n0°1.75 (0.0688)\n1.35 (0.0532)\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0040)418 55.00 (0.1968)\n4.80 (0.1890)\n4.00 (0.1574)\n3.80 (0.1497)\n1.27 (0.0500)\nBSC6.20 (0.2441)\n5.80 (0.2284)\n0.51 (0.0201)\n0.31 (0.0122)COPLANARITY\n0.10\n \nFigure 32. 8-Lead Standard Small Outline Pac kage [SOIC _N] \nNarrow Body  \n(R-8) \nDimensions shown in millimeters and (inches)  \nAD5543/ AD5553  Data Sheet  \n \nRev. H | Page 20 of 20 ORDERING GUIDE  \nModel1, 2 INL (LSB)  RES (LSB)  Temperature Range  Package Description  Package Option  Marking Code  \nAD5543CRMZ  ±1 16  −40°C to +85°C  8-Lead MSOP  RM-8  DEV  \nAD5543CRMZ -REEL7  ±1 16  −40°C to +85°C  8-Lead MSOP  RM-8  DEV  \nAD5543BRZ  ±2 16  −40°C to +85°C  8-Lead SOIC_N  R-8  DXB  \nAD5543BRMZ  ±2 16  −40°C to +85°C  8-Lead MSOP  RM-8  DXB  \nAD5543BRMZ -REEL7  ±2 16  −40°C to +85°C  8-Lead MSOP  RM-8  DXB  \nAD5553CRMZ  ±1 14  −40°C to +85°C  8-Lead MSOP  RM-8  DUC  \nAD5553CRMZ -REEL7  ±1 14  −40°C to +85°C  8-Lead MSOP  RM-8  DUC  \nEVAL -AD5543SDZ3    Evaluation Board    \nEVAL -SDP -CB1Z    Controller Board    \n \n1 The AD5543 contains 1040 transis tors. The die size measures 55 mil × 73 mil or  4,015 sq. mil. \n2 Z = RoHS Compliant Part . \n3 The EVAL -AD5543SDZ  evaluation board is  also  used to test the AD555 3.  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nI2C refers to a communications protocol origin ally developed by Philips Semiconductors (now NXP Semiconductors).  \n \n©2002 –2020 Analog Devices, Inc. All rights reserved. Trademarks and   \n reg istered trademarks are the property of their respective owners.  \n  D02917 -1/20(H)  \n \n"}]
!==============================================================================!
### Component Summary: AD5543CRMZ

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VDD): 4.5 V to 5.5 V
  - Reference Voltage (VREF): -15 V to +15 V

- **Current Ratings:**
  - Output Current (IOUT): 2 mA (typical for AD5543)

- **Power Consumption:**
  - Supply Current (IDD): 10 µA (max)
  - Power Dissipation (PDISS): 0.055 mW (max)

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - 8-lead MSOP (Mini Small Outline Package) or 8-lead SOIC (Standard Small Outline Package)

- **Special Features or Notes:**
  - 16-bit resolution
  - Low noise: 12 nV/√Hz
  - ±1 LSB Differential Nonlinearity (DNL) and Integral Nonlinearity (INL)
  - 0.5 µs settling time
  - 3-wire serial interface (SDI, CLK, CS)
  - Built-in feedback resistor (RFB) for voltage conversion

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Level 1

**Description:**
The AD5543CRMZ is a precision 16-bit digital-to-analog converter (DAC) designed for low power consumption and small form factor applications. It operates from a single 5 V supply and features a current output with a multiplying reference input. The device is capable of high-speed operation with a settling time of 0.5 µs, making it suitable for applications requiring rapid response times.

**Typical Applications:**
The AD5543 is commonly used in various applications, including:
- Automatic test equipment
- Instrumentation
- Digitally controlled calibration
- Industrial control systems and programmable logic controllers (PLCs)

This DAC is particularly useful in scenarios where precise analog output is required from digital signals, such as in signal processing, control systems, and data acquisition systems. Its low power consumption and compact packaging make it ideal for portable and battery-operated devices.