// Seed: 4152187257
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri id_7,
    output supply1 id_8,
    output supply1 id_9,
    output supply1 id_10,
    output tri1 id_11
);
  wire id_13;
  ;
  nor primCall (id_9, id_14, id_3, id_2, id_13);
  wire id_14;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
endmodule
