{
  \vspace{0.5em}
  \begin{center}
    \refstepcounter{table}
    Table \thetable: Load-Store Module interface signals\label{tab:lsm-interface}
  \end{center}

\footnotesize
\begin{xltabular}{0.9\textwidth}{|l|c|c|X|}
  \hline
  \cellcolor{gray!20}\textbf{NAME} & \cellcolor{gray!20}\textbf{TYPE} & \cellcolor{gray!20}\textbf{WIDTH} & \cellcolor{gray!20}\textbf{DESCRIPTION} \\
  \hline
  clk\_i & I & 1 & Clock input. \\
  \hline
  rst\_i & I & 1 & Reset input. \\
  \hline
  \multicolumn{4}{|l|}{\textbf{INPUT LOGIC}} \\
  \hline
  input\_ready\_o & O & 1 & Input handshaking signal asserted when ready to receive inputs. \\
  \hline
  input\_valid\_i & I & 1 & Input handshaking signal asserted when the provided inputs are valid. \\
  \hline
  alu\_result\_i & I & 32 & ALU result \\
  \hline
  enable\_i & I & 1 & Bypass enable signal. The load-store unit is bypassed when asserted. \\
  \hline
  write\_i & I & 1 & Write enable. The memory is written when asserted and read when deasserted. \\
  \hline
  write\_data\_i & I & 32 & Data to be written in memory \\
  \hline
  sel\_i & I & 4 & Byte selection enable \\
  \hline
  reg\_write\_i & I & 1 & Register write enable \\
  \hline
  reg\_addr\_i & I & 5 & Register write address \\
  \hline
  \multicolumn{4}{|l|}{\textbf{WISHBONE MASTER}} \\
  \hline
  wb\_adr\_o & O & 32 & The address output array is used to pass binary address. \\
  \hline
  wb\_dat\_i & I & 32 & The data input array is used to pass binary data. \\
  \hline
  wb\_dat\_o & I & 32 & The data output array is used to pass binary data. \\
  \hline
  wb\_we\_o & O & 1 & The write enable output indicates whether the current local bus cycle is a READ or WRITE cycle. This signal is negated during READ cycles and is asserted during WRITE cycles. This signal is always low as this interface only supports READ cycles. \\
  \hline
  wb\_sel\_o & O & 4 & The select output array indicates where valid data is expected on the wb dat i signal array during READ cycles. Each individual select signal correlates to one of four active bytes on the 32-bit data port. \\
  \hline
  wb\_stb\_o & O & 1 & The strobe output indicates a valid data transfer cycle. It is used to qualify various other signals on the interface. \\
  \hline
  wb\_ack\_i & I & 1 & The acknowledge input, when asserted, indicates the nor- mal termination of a bus cycle. \\
  \hline
  wb\_cyc\_o & O & 1 & The cycle output, when asserted, indicates that a valid bus cycle is in progress. This signal is asserted for the duration of all bus cycles. \\
  \hline
  wb\_stall\_i & I & 1 & The pipeline stall input indicates that current slave is not able to accept the transfer in the transaction queue. \\
  \hline
  \multicolumn{4}{|l|}{\textbf{OUTPUT LOGIC}} \\
  \hline
  output\_valid\_o & O & 1 & Output handshaking signal asserted when the output is valid. \\
  \hline
  reg\_write\_o & O & 1 & Asserted when the instruction shall store its result. \\
  \hline
  reg\_addr\_o & O & 5 & Address of the register where the result shall be stored. \\
  \hline
  reg\_data\_o & O & 32 & Instruction result. \\
  \hline
\end{xltabular}
}
