{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 02:12:18 2019 " "Info: Processing started: Sat Oct 26 02:12:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off micp -c micp " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off micp -c micp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "micp EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design micp" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 524 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "Critical Warning: No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[7\] " "Info: Pin adress\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 520 2496 2672 536 "adress\[7..0\]" "" } { 240 1456 1472 805 "ADRESS\[7..0\]" "" } { -8 1336 1414 8 "ADRESS\[7..0\]" "" } { -16 1808 1888 0 "ADRESS\[7..0\]" "" } { 512 2392 2496 528 "ADRESS\[7..0\]" "" } { 568 1336 1414 584 "ADRESS\[7..0\]" "" } { 944 2920 3032 960 "ADRESS\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[6\] " "Info: Pin adress\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 520 2496 2672 536 "adress\[7..0\]" "" } { 240 1456 1472 805 "ADRESS\[7..0\]" "" } { -8 1336 1414 8 "ADRESS\[7..0\]" "" } { -16 1808 1888 0 "ADRESS\[7..0\]" "" } { 512 2392 2496 528 "ADRESS\[7..0\]" "" } { 568 1336 1414 584 "ADRESS\[7..0\]" "" } { 944 2920 3032 960 "ADRESS\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[5\] " "Info: Pin adress\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 520 2496 2672 536 "adress\[7..0\]" "" } { 240 1456 1472 805 "ADRESS\[7..0\]" "" } { -8 1336 1414 8 "ADRESS\[7..0\]" "" } { -16 1808 1888 0 "ADRESS\[7..0\]" "" } { 512 2392 2496 528 "ADRESS\[7..0\]" "" } { 568 1336 1414 584 "ADRESS\[7..0\]" "" } { 944 2920 3032 960 "ADRESS\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[4\] " "Info: Pin adress\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 520 2496 2672 536 "adress\[7..0\]" "" } { 240 1456 1472 805 "ADRESS\[7..0\]" "" } { -8 1336 1414 8 "ADRESS\[7..0\]" "" } { -16 1808 1888 0 "ADRESS\[7..0\]" "" } { 512 2392 2496 528 "ADRESS\[7..0\]" "" } { 568 1336 1414 584 "ADRESS\[7..0\]" "" } { 944 2920 3032 960 "ADRESS\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[3\] " "Info: Pin adress\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 520 2496 2672 536 "adress\[7..0\]" "" } { 240 1456 1472 805 "ADRESS\[7..0\]" "" } { -8 1336 1414 8 "ADRESS\[7..0\]" "" } { -16 1808 1888 0 "ADRESS\[7..0\]" "" } { 512 2392 2496 528 "ADRESS\[7..0\]" "" } { 568 1336 1414 584 "ADRESS\[7..0\]" "" } { 944 2920 3032 960 "ADRESS\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[2\] " "Info: Pin adress\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 520 2496 2672 536 "adress\[7..0\]" "" } { 240 1456 1472 805 "ADRESS\[7..0\]" "" } { -8 1336 1414 8 "ADRESS\[7..0\]" "" } { -16 1808 1888 0 "ADRESS\[7..0\]" "" } { 512 2392 2496 528 "ADRESS\[7..0\]" "" } { 568 1336 1414 584 "ADRESS\[7..0\]" "" } { 944 2920 3032 960 "ADRESS\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 297 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[1\] " "Info: Pin adress\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 520 2496 2672 536 "adress\[7..0\]" "" } { 240 1456 1472 805 "ADRESS\[7..0\]" "" } { -8 1336 1414 8 "ADRESS\[7..0\]" "" } { -16 1808 1888 0 "ADRESS\[7..0\]" "" } { 512 2392 2496 528 "ADRESS\[7..0\]" "" } { 568 1336 1414 584 "ADRESS\[7..0\]" "" } { 944 2920 3032 960 "ADRESS\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[0\] " "Info: Pin adress\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 520 2496 2672 536 "adress\[7..0\]" "" } { 240 1456 1472 805 "ADRESS\[7..0\]" "" } { -8 1336 1414 8 "ADRESS\[7..0\]" "" } { -16 1808 1888 0 "ADRESS\[7..0\]" "" } { 512 2392 2496 528 "ADRESS\[7..0\]" "" } { 568 1336 1414 584 "ADRESS\[7..0\]" "" } { 944 2920 3032 960 "ADRESS\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[5\] " "Info: Pin DATA_OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 472 2488 2686 488 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[4\] " "Info: Pin DATA_OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 472 2488 2686 488 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[3\] " "Info: Pin DATA_OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 472 2488 2686 488 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[2\] " "Info: Pin DATA_OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 472 2488 2686 488 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[1\] " "Info: Pin DATA_OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 472 2488 2686 488 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUTPUT\[0\] " "Info: Pin DATA_OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUTPUT[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 472 2488 2686 488 "DATA_OUTPUT\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chack2 " "Info: Pin chack2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { chack2 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 112 1800 1976 128 "chack2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { chack2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Info: Pin IR\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[11] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Info: Pin IR\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[10] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Info: Pin IR\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[9] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 310 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Info: Pin IR\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[8] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 312 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 314 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 318 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { IR[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 592 2504 2680 608 "IR\[11..0\]" "" } { 280 1064 1136 296 "IR\[11..6\]" "" } { 392 1064 1136 408 "IR\[5..0\]" "" } { 584 2432 2504 600 "IR\[11..0\]" "" } { 760 503 552 776 "IR\[11..10\]" "" } { 664 393 487 680 "0,0,0,0,0,0,IR\[9..8\]" "" } { 632 392 486 648 "0,0,0,0,0,0,IR\[9..8\]" "" } { 616 384 480 632 "0,0,0,0,0,0,IR\[9..8\]" "" } { 648 408 480 664 "IR\[9..2\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[5\] " "Info: Pin bx_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 608 2504 2680 624 "bx_out\[5..0\]" "" } { 872 2768 2844 888 "BX_out\[5..0\]" "" } { 600 2432 2504 616 "BX_out\[5..0\]" "" } { 840 2864 2960 856 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[4\] " "Info: Pin bx_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 608 2504 2680 624 "bx_out\[5..0\]" "" } { 872 2768 2844 888 "BX_out\[5..0\]" "" } { 600 2432 2504 616 "BX_out\[5..0\]" "" } { 840 2864 2960 856 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[3\] " "Info: Pin bx_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 608 2504 2680 624 "bx_out\[5..0\]" "" } { 872 2768 2844 888 "BX_out\[5..0\]" "" } { 600 2432 2504 616 "BX_out\[5..0\]" "" } { 840 2864 2960 856 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[2\] " "Info: Pin bx_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 608 2504 2680 624 "bx_out\[5..0\]" "" } { 872 2768 2844 888 "BX_out\[5..0\]" "" } { 600 2432 2504 616 "BX_out\[5..0\]" "" } { 840 2864 2960 856 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[1\] " "Info: Pin bx_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 608 2504 2680 624 "bx_out\[5..0\]" "" } { 872 2768 2844 888 "BX_out\[5..0\]" "" } { 600 2432 2504 616 "BX_out\[5..0\]" "" } { 840 2864 2960 856 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bx_out\[0\] " "Info: Pin bx_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { bx_out[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 608 2504 2680 624 "bx_out\[5..0\]" "" } { 872 2768 2844 888 "BX_out\[5..0\]" "" } { 600 2432 2504 616 "BX_out\[5..0\]" "" } { 840 2864 2960 856 "BX_out\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bx_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "check\[5\] " "Info: Pin check\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { check[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -96 2208 2384 -80 "check\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { check[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "check\[4\] " "Info: Pin check\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { check[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -96 2208 2384 -80 "check\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { check[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "check\[3\] " "Info: Pin check\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { check[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -96 2208 2384 -80 "check\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { check[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "check\[2\] " "Info: Pin check\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { check[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -96 2208 2384 -80 "check\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { check[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "check\[1\] " "Info: Pin check\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { check[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -96 2208 2384 -80 "check\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { check[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "check\[0\] " "Info: Pin check\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { check[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -96 2208 2384 -80 "check\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { check[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[5\] " "Info: Pin data2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data2[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1336 856 1024 1352 "data2\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[4\] " "Info: Pin data2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data2[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1336 856 1024 1352 "data2\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[3\] " "Info: Pin data2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data2[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1336 856 1024 1352 "data2\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[2\] " "Info: Pin data2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data2[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1336 856 1024 1352 "data2\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[1\] " "Info: Pin data2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data2[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1336 856 1024 1352 "data2\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[0\] " "Info: Pin data2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data2[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1336 856 1024 1352 "data2\[5..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3 " "Info: Pin data3 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data3 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1608 832 1000 1624 "data3" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[7\] " "Info: Pin data55\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 832 1000 8 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aload " "Info: Pin aload not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { aload } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 1088 1104 232 "aload" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -200 1024 1192 -184 "clk" "" } { -232 1656 1760 -216 "clk" "" } { -208 1192 1232 -192 "clk" "" } { -208 1328 1392 -192 "clk" "" } { 1344 952 1024 1360 "clk" "" } { 1616 944 1000 1632 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reset } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -136 992 1160 -120 "reset" "" } { -128 1781 1840 -112 "reset" "" } { -192 1344 1392 -176 "reset" "" } { -144 1160 1200 -128 "reset" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[6\] " "Info: Pin data55\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 832 1000 8 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[5\] " "Info: Pin data55\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 832 1000 8 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 302 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[4\] " "Info: Pin data55\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 832 1000 8 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[3\] " "Info: Pin data55\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 832 1000 8 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 304 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[2\] " "Info: Pin data55\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 832 1000 8 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[1\] " "Info: Pin data55\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 832 1000 8 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 306 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data55\[0\] " "Info: Pin data55\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { data55[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 832 1000 8 "data55\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data55[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node DCa:inst\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 406 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node DCa:inst\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_t3i.tdf" "" { Text "d:/altera/quartus/lab4/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -200 1024 1192 -184 "clk" "" } { -232 1656 1760 -216 "clk" "" } { -208 1192 1232 -192 "clk" "" } { -208 1328 1392 -192 "clk" "" } { 1344 952 1024 1360 "clk" "" } { 1616 944 1000 1632 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DCa:inst\|inst5  " "Info: Automatically promoted node DCa:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14 " "Info: Destination node inst14" {  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 1736 1800 40 "inst14" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DCa.bdf" "" { Schematic "d:/altera/quartus/lab4/DCa.bdf" { { 208 848 912 256 "inst5" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst34  " "Info: Automatically promoted node inst34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 1032 2368 2432 1080 "inst34" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst60  " "Info: Automatically promoted node inst60 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 832 504 568 880 "inst60" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DCa:inst\|inst6  " "Info: Automatically promoted node DCa:inst\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14 " "Info: Destination node inst14" {  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 1736 1800 40 "inst14" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DCa.bdf" "" { Schematic "d:/altera/quartus/lab4/DCa.bdf" { { 272 848 912 320 "inst6" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Info: Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "chack2 " "Info: Destination node chack2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { chack2 } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 112 1800 1976 128 "chack2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { chack2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -8 1736 1800 40 "inst14" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reset } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { -136 992 1160 -120 "reset" "" } { -128 1781 1840 -112 "reset" "" } { -192 1344 1392 -176 "reset" "" } { -144 1160 1200 -128 "reset" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aload (placed in PIN M2 (CLK11p, Input)) " "Info: Automatically promoted node aload (placed in PIN M2 (CLK11p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { aload } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab4/result.bdf" { { 64 1088 1104 232 "aload" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab4/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 3.3V 15 39 0 " "Info: Number of I/O pins in group: 54 (unused VREF, 3.3V VCCIO, 15 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 43 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.041 ns memory register " "Info: Estimated most critical path is memory to register delay of 3.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom_cmd:irom\|altsyncram:altsyncram_component\|altsyncram_dk91:auto_generated\|ram_block1a0~porta_address_reg7 1 MEM M4K_X20_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'lpm_rom_cmd:irom\|altsyncram:altsyncram_component\|altsyncram_dk91:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_cmd:irom|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_dk91.tdf" "" { Text "d:/altera/quartus/lab4/db/altsyncram_dk91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns lpm_rom_cmd:irom\|altsyncram:altsyncram_component\|altsyncram_dk91:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y17 2 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X20_Y17; Fanout = 2; MEM Node = 'lpm_rom_cmd:irom\|altsyncram:altsyncram_component\|altsyncram_dk91:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { lpm_rom_cmd:irom|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg7 lpm_rom_cmd:irom|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_dk91.tdf" "" { Text "d:/altera/quartus/lab4/db/altsyncram_dk91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.357 ns) 2.485 ns lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[0\]~11 3 COMB LAB_X17_Y17 5 " "Info: 3: + IC(0.335 ns) + CELL(0.357 ns) = 2.485 ns; Loc. = LAB_X17_Y17; Fanout = 5; COMB Node = 'lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[0\]~11'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { lpm_rom_cmd:irom|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|q_a[0] lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 2.886 ns lpm_mux4:inst49\|lpm_mux:lpm_mux_component\|mux_snc:auto_generated\|l1_w0_n0_mux_dataout 4 COMB LAB_X17_Y17 1 " "Info: 4: + IC(0.023 ns) + CELL(0.378 ns) = 2.886 ns; Loc. = LAB_X17_Y17; Fanout = 1; COMB Node = 'lpm_mux4:inst49\|lpm_mux:lpm_mux_component\|mux_snc:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]~11 lpm_mux4:inst49|lpm_mux:lpm_mux_component|mux_snc:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_snc.tdf" "" { Text "d:/altera/quartus/lab4/db/mux_snc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.041 ns lpm_dff_register:DX\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LAB_X17_Y17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 3.041 ns; Loc. = LAB_X17_Y17; Fanout = 2; REG Node = 'lpm_dff_register:DX\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_mux4:inst49|lpm_mux:lpm_mux_component|mux_snc:auto_generated|l1_w0_n0_mux_dataout lpm_dff_register:DX|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.683 ns ( 88.23 % ) " "Info: Total cell delay = 2.683 ns ( 88.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.358 ns ( 11.77 % ) " "Info: Total interconnect delay = 0.358 ns ( 11.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { lpm_rom_cmd:irom|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg7 lpm_rom_cmd:irom|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|q_a[0] lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]~11 lpm_mux4:inst49|lpm_mux:lpm_mux_component|mux_snc:auto_generated|l1_w0_n0_mux_dataout lpm_dff_register:DX|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Warning: Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[7\] 0 " "Info: Pin \"adress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[6\] 0 " "Info: Pin \"adress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[5\] 0 " "Info: Pin \"adress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[4\] 0 " "Info: Pin \"adress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[3\] 0 " "Info: Pin \"adress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[2\] 0 " "Info: Pin \"adress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[1\] 0 " "Info: Pin \"adress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress\[0\] 0 " "Info: Pin \"adress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[5\] 0 " "Info: Pin \"DATA_OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[4\] 0 " "Info: Pin \"DATA_OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[3\] 0 " "Info: Pin \"DATA_OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[2\] 0 " "Info: Pin \"DATA_OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[1\] 0 " "Info: Pin \"DATA_OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUTPUT\[0\] 0 " "Info: Pin \"DATA_OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chack2 0 " "Info: Pin \"chack2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[11\] 0 " "Info: Pin \"IR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[10\] 0 " "Info: Pin \"IR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[9\] 0 " "Info: Pin \"IR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[8\] 0 " "Info: Pin \"IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Info: Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Info: Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Info: Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Info: Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Info: Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[5\] 0 " "Info: Pin \"bx_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[4\] 0 " "Info: Pin \"bx_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[3\] 0 " "Info: Pin \"bx_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[2\] 0 " "Info: Pin \"bx_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[1\] 0 " "Info: Pin \"bx_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bx_out\[0\] 0 " "Info: Pin \"bx_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "check\[5\] 0 " "Info: Pin \"check\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "check\[4\] 0 " "Info: Pin \"check\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "check\[3\] 0 " "Info: Pin \"check\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "check\[2\] 0 " "Info: Pin \"check\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "check\[1\] 0 " "Info: Pin \"check\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "check\[0\] 0 " "Info: Pin \"check\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 02:12:22 2019 " "Info: Processing ended: Sat Oct 26 02:12:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
