<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PMIK: Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PMIK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xx_hal_spi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of SPI HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__hal__def_8h_source.html">stm32f4xx_hal_def.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx_hal_spi.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__spi_8h__incl.png" border="0" usemap="#_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__spi_8h" alt=""/></div>
<map name="_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__spi_8h" id="_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__spi_8h">
<area shape="rect" title="Header file of SPI HAL module." alt="" coords="131,5,298,61"/>
<area shape="rect" href="stm32f4xx__hal__def_8h.html" title="This file contains HAL common defines, enumeration, macros and structures definitions." alt="" coords="144,109,285,136"/>
<area shape="rect" href="stm32f4xx_8h.html" title="CMSIS STM32F4xx Device Peripheral Access Layer Header File." alt="" coords="5,184,99,211"/>
<area shape="rect" href="stm32__hal__legacy_8h.html" title="This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained..." alt="" coords="123,184,307,211"/>
<area shape="rect" title=" " alt="" coords="331,184,399,211"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__spi_8h__dep__incl.png" border="0" usemap="#_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__spi_8hdep" alt=""/></div>
<map name="_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__spi_8hdep" id="_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__spi_8hdep">
<area shape="rect" title="Header file of SPI HAL module." alt="" coords="1930,5,2097,61"/>
<area shape="rect" href="stm32f4xx__hal__conf_8h.html" title=" " alt="" coords="1929,109,2098,136"/>
<area shape="rect" href="stm32f4xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver." alt="" coords="1923,184,2104,225"/>
<area shape="rect" href="stm32f4xx__hal_8c.html" title="HAL module driver. This is the common part of the HAL initialization." alt="" coords="5,281,189,322"/>
<area shape="rect" href="stm32f4xx__hal__cortex_8c.html" title="CORTEX HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="214,273,381,329"/>
<area shape="rect" href="stm32f4xx__hal__dma_8c.html" title="DMA HAL module driver." alt="" coords="405,273,571,329"/>
<area shape="rect" href="stm32f4xx__hal__dma__ex_8c.html" title="DMA Extension HAL module driver This file provides firmware functions to manage the following functio..." alt="" coords="595,273,762,329"/>
<area shape="rect" href="stm32f4xx__hal__exti_8c.html" title="EXTI HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="786,273,953,329"/>
<area shape="rect" href="stm32f4xx__hal__flash_8c.html" title="FLASH HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="977,273,1143,329"/>
<area shape="rect" href="stm32f4xx__hal__flash__ex_8c.html" title="Extended FLASH HAL module driver. This file provides firmware functions to manage the following funct..." alt="" coords="1167,273,1334,329"/>
<area shape="rect" href="stm32f4xx__hal__flash__ramfunc_8c.html" title="FLASH RAMFUNC module driver. This file provides a FLASH firmware functions which should be executed f..." alt="" coords="1358,273,1525,329"/>
<area shape="rect" href="stm32f4xx__hal__gpio_8c.html" title="GPIO HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="1549,273,1715,329"/>
<area shape="rect" href="stm32f4xx__hal__i2c_8c.html" title="I2C HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="1739,273,1906,329"/>
<area shape="rect" href="stm32f4xx__hal__i2c__ex_8c.html" title="I2C Extension HAL module driver. This file provides firmware functions to manage the following functi..." alt="" coords="1930,273,2097,329"/>
<area shape="rect" href="stm32f4xx__hal__pwr_8c.html" title="PWR HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2121,273,2287,329"/>
<area shape="rect" href="stm32f4xx__hal__pwr__ex_8c.html" title="Extended PWR HAL module driver. This file provides firmware functions to manage the following functio..." alt="" coords="2311,273,2478,329"/>
<area shape="rect" href="stm32f4xx__hal__rcc_8c.html" title="RCC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2502,273,2669,329"/>
<area shape="rect" href="stm32f4xx__hal__rcc__ex_8c.html" title="Extension RCC HAL module driver. This file provides firmware functions to manage the following functi..." alt="" coords="2693,273,2859,329"/>
<area shape="rect" href="stm32f4xx__hal__spi_8c.html" title="SPI HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2883,273,3050,329"/>
<area shape="rect" href="stm32f4xx__hal__tim_8c.html" title="TIM HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="3074,273,3241,329"/>
<area shape="rect" href="stm32f4xx__hal__tim__ex_8c.html" title="TIM HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="3265,273,3431,329"/>
<area shape="rect" href="stm32f4xx__hal__uart_8c.html" title="UART HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="3455,273,3622,329"/>
<area shape="rect" href="main_8h.html" title=": Header for main.c file. This file contains the common defines of the application." alt="" coords="4291,288,4373,315"/>
<area shape="rect" href="lcd_8h.html" title=" " alt="" coords="3613,527,3683,553"/>
<area shape="rect" href="admin_8h.html" title=" " alt="" coords="4093,527,4182,553"/>
<area shape="rect" href="main_8c.html" title=": Main program body" alt="" coords="4420,601,4505,628"/>
<area shape="rect" href="alarm_8h.html" title=" " alt="" coords="3933,452,4019,479"/>
<area shape="rect" href="flash_8h.html" title=" " alt="" coords="3507,527,3589,553"/>
<area shape="rect" href="keypad_8h.html" title=" " alt="" coords="3708,527,3804,553"/>
<area shape="rect" href="rc552_8h.html" title=" " alt="" coords="4045,377,4131,404"/>
<area shape="rect" href="gpio_8h.html" title=" " alt="" coords="4423,527,4502,553"/>
<area shape="rect" href="i2c_8h.html" title=" " alt="" coords="4397,377,4467,404"/>
<area shape="rect" href="sonar_8h.html" title=" " alt="" coords="4259,452,4346,479"/>
<area shape="rect" href="spi_8h.html" title=" " alt="" coords="4625,452,4695,479"/>
<area shape="rect" href="state__machine_8h.html" title=" " alt="" coords="3929,527,4068,553"/>
<area shape="rect" href="sys_8h.html" title=" " alt="" coords="4593,377,4668,404"/>
<area shape="rect" href="tim_8h.html" title=" " alt="" coords="4859,452,4931,479"/>
<area shape="rect" href="usart_8h.html" title=" " alt="" coords="4729,527,4812,553"/>
<area shape="rect" href="stm32f4xx__hal__msp_8c.html" title=" " alt="" coords="4692,377,4865,404"/>
<area shape="rect" href="stm32f4xx__it_8c.html" title="Interrupt Service Routines." alt="" coords="4889,377,5020,404"/>
<area shape="rect" href="admin_8c.html" title=" " alt="" coords="3953,601,4045,628"/>
<area shape="rect" href="alarm_8c.html" title=" " alt="" coords="3830,601,3919,628"/>
<area shape="rect" href="usart_8c.html" title=" " alt="" coords="4629,601,4715,628"/>
<area shape="rect" href="sonar_8c.html" title=" " alt="" coords="4258,527,4347,553"/>
<area shape="rect" href="flash_8c.html" title=" " alt="" coords="3499,601,3583,628"/>
<area shape="rect" href="gpio_8c.html" title=" " alt="" coords="4191,601,4273,628"/>
<area shape="rect" href="keypad_8c.html" title=" " alt="" coords="3707,601,3805,628"/>
<area shape="rect" href="rc552_8c.html" title=" " alt="" coords="4043,452,4133,479"/>
<area shape="rect" href="i2c_8c.html" title=" " alt="" coords="4475,452,4549,479"/>
<area shape="rect" href="lcd_8c.html" title=" " alt="" coords="3608,601,3683,628"/>
</map>
</div>
</div>
<p><a href="stm32f4xx__hal__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html">SPI_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Configuration Structure definition.  <a href="struct_s_p_i___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_____s_p_i___handle_type_def.html">__SPI_HandleTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI handle Structure definition.  <a href="struct_____s_p_i___handle_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaac0006cdf5670741f8702e55d4bf4601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gaac0006cdf5670741f8702e55d4bf4601">HAL_SPI_ERROR_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaac0006cdf5670741f8702e55d4bf4601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f5edd4e2a7a95bc9a994244df52460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga75f5edd4e2a7a95bc9a994244df52460">HAL_SPI_ERROR_MODF</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga75f5edd4e2a7a95bc9a994244df52460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1163823ec5fa89e4670366565d4ab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gad1163823ec5fa89e4670366565d4ab93">HAL_SPI_ERROR_CRC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gad1163823ec5fa89e4670366565d4ab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9587f998fed196a4f30c38f2da731c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga9587f998fed196a4f30c38f2da731c0f">HAL_SPI_ERROR_OVR</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga9587f998fed196a4f30c38f2da731c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03238e57dd0c4d277fef2aa7a083133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gaf03238e57dd0c4d277fef2aa7a083133">HAL_SPI_ERROR_FRE</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gaf03238e57dd0c4d277fef2aa7a083133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf91992131301e3fc7f2ce62fb011f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gaaf91992131301e3fc7f2ce62fb011f6c">HAL_SPI_ERROR_DMA</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gaaf91992131301e3fc7f2ce62fb011f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777b36b52caf926a384976baf34530a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga777b36b52caf926a384976baf34530a3">HAL_SPI_ERROR_FLAG</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga777b36b52caf926a384976baf34530a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7fa15838d5ef9316ed8a0ec1c782fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gab7fa15838d5ef9316ed8a0ec1c782fb7">HAL_SPI_ERROR_ABORT</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:gab7fa15838d5ef9316ed8a0ec1c782fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f094fee5a9dc10b88401ccd17925d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___mode.html#ga75f094fee5a9dc10b88401ccd17925d3">SPI_MODE_SLAVE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga75f094fee5a9dc10b88401ccd17925d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa335c2abdfad9e6f6c2677719d93b64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___mode.html#gaa335c2abdfad9e6f6c2677719d93b64e">SPI_MODE_MASTER</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>)</td></tr>
<tr class="separator:gaa335c2abdfad9e6f6c2677719d93b64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___direction.html#gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3">SPI_DIRECTION_2LINES</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444826cf94667f75503f54704b2fb391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___direction.html#ga444826cf94667f75503f54704b2fb391">SPI_DIRECTION_2LINES_RXONLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a></td></tr>
<tr class="separator:ga444826cf94667f75503f54704b2fb391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f684caf5f1d6ac1e73d90a4778ab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___direction.html#gab0f684caf5f1d6ac1e73d90a4778ab93">SPI_DIRECTION_1LINE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a></td></tr>
<tr class="separator:gab0f684caf5f1d6ac1e73d90a4778ab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773e9fc5d44c9661c829361fbd073152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga773e9fc5d44c9661c829361fbd073152">SPI_DATASIZE_8BIT</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga773e9fc5d44c9661c829361fbd073152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902147b9ead27cd9333240c72ce74f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga902147b9ead27cd9333240c72ce74f59">SPI_DATASIZE_16BIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a></td></tr>
<tr class="separator:ga902147b9ead27cd9333240c72ce74f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61e3c6ec671baef099516265793c8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___clock___polarity.html#gaf61e3c6ec671baef099516265793c8df">SPI_POLARITY_LOW</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaf61e3c6ec671baef099516265793c8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6910e2527b7511eb3a55946b9b775cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___clock___polarity.html#ga6910e2527b7511eb3a55946b9b775cff">SPI_POLARITY_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a></td></tr>
<tr class="separator:ga6910e2527b7511eb3a55946b9b775cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208be78b79c51df200a495c4d2110b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___clock___phase.html#ga208be78b79c51df200a495c4d2110b57">SPI_PHASE_1EDGE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga208be78b79c51df200a495c4d2110b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960275ac1d01d302c48e713399990c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___clock___phase.html#ga960275ac1d01d302c48e713399990c36">SPI_PHASE_2EDGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a></td></tr>
<tr class="separator:ga960275ac1d01d302c48e713399990c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf14691b9d03eb158f190cefa7ab8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___slave___select__management.html#ga0bf14691b9d03eb158f190cefa7ab8fc">SPI_NSS_SOFT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a></td></tr>
<tr class="separator:ga0bf14691b9d03eb158f190cefa7ab8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c42a5e28ce3b0dc92c5186c10accf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___slave___select__management.html#ga62c42a5e28ce3b0dc92c5186c10accf8">SPI_NSS_HARD_INPUT</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga62c42a5e28ce3b0dc92c5186c10accf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f2da432661406a37fa2afe4efacd87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___slave___select__management.html#gab7f2da432661406a37fa2afe4efacd87">SPI_NSS_HARD_OUTPUT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a> &lt;&lt; 16U)</td></tr>
<tr class="separator:gab7f2da432661406a37fa2afe4efacd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1e615518e705b8120f164ff4c1968e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga3c1e615518e705b8120f164ff4c1968e">SPI_BAUDRATEPRESCALER_2</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga3c1e615518e705b8120f164ff4c1968e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807568c52b5ba449d7a2b1b85549db24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga807568c52b5ba449d7a2b1b85549db24">SPI_BAUDRATEPRESCALER_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>)</td></tr>
<tr class="separator:ga807568c52b5ba449d7a2b1b85549db24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2393359eb495f95163206e17194f4847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga2393359eb495f95163206e17194f4847">SPI_BAUDRATEPRESCALER_8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>)</td></tr>
<tr class="separator:ga2393359eb495f95163206e17194f4847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a08d920ad4ee524cf55cd09e4c4d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#gad6a08d920ad4ee524cf55cd09e4c4d0e">SPI_BAUDRATEPRESCALER_16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>)</td></tr>
<tr class="separator:gad6a08d920ad4ee524cf55cd09e4c4d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fda39d29f04b815f525b7f8c8dd9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga53fda39d29f04b815f525b7f8c8dd9c2">SPI_BAUDRATEPRESCALER_32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>)</td></tr>
<tr class="separator:ga53fda39d29f04b815f525b7f8c8dd9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64129361cbd23907d14144befe2209f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga64129361cbd23907d14144befe2209f4">SPI_BAUDRATEPRESCALER_64</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>)</td></tr>
<tr class="separator:ga64129361cbd23907d14144befe2209f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939117a1ff97fbf4f1340cbb3141fb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga939117a1ff97fbf4f1340cbb3141fb29">SPI_BAUDRATEPRESCALER_128</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>)</td></tr>
<tr class="separator:ga939117a1ff97fbf4f1340cbb3141fb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4debd0953aeeb470eae28a42aa8289c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga4debd0953aeeb470eae28a42aa8289c2">SPI_BAUDRATEPRESCALER_256</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>)</td></tr>
<tr class="separator:ga4debd0953aeeb470eae28a42aa8289c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2280ac1a6ed587b516419b5df6a8ea55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___m_s_b___l_s_b__transmission.html#ga2280ac1a6ed587b516419b5df6a8ea55">SPI_FIRSTBIT_MSB</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga2280ac1a6ed587b516419b5df6a8ea55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b608690a1adf9df40f271c228a479a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___m_s_b___l_s_b__transmission.html#ga8b608690a1adf9df40f271c228a479a3">SPI_FIRSTBIT_LSB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a></td></tr>
<tr class="separator:ga8b608690a1adf9df40f271c228a479a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbf066ee656a4d56b75fa721a2eabcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___t_i__mode.html#gaffbf066ee656a4d56b75fa721a2eabcd">SPI_TIMODE_DISABLE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaffbf066ee656a4d56b75fa721a2eabcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b31d4b25f951edd1dfd7cf6d4387517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___t_i__mode.html#ga8b31d4b25f951edd1dfd7cf6d4387517">SPI_TIMODE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a></td></tr>
<tr class="separator:ga8b31d4b25f951edd1dfd7cf6d4387517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd586b66473d7f207103a443280820e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c___calculation.html#ga9cd586b66473d7f207103a443280820e">SPI_CRCCALCULATION_DISABLE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga9cd586b66473d7f207103a443280820e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431d368997c9c41e8923cbcd41b00123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c___calculation.html#ga431d368997c9c41e8923cbcd41b00123">SPI_CRCCALCULATION_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a></td></tr>
<tr class="separator:ga431d368997c9c41e8923cbcd41b00123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0778617fc5f58086e4e29cd3781f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga6f0778617fc5f58086e4e29cd3781f18">SPI_IT_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a></td></tr>
<tr class="separator:ga6f0778617fc5f58086e4e29cd3781f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6ea3686830c60d9363f97a5d1011cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga6c6ea3686830c60d9363f97a5d1011cc">SPI_IT_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a></td></tr>
<tr class="separator:ga6c6ea3686830c60d9363f97a5d1011cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6a9377da7f18ea8b5c73163c2278d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#gace6a9377da7f18ea8b5c73163c2278d6">SPI_IT_ERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a></td></tr>
<tr class="separator:gace6a9377da7f18ea8b5c73163c2278d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd627ae57160a2f0aad1736194b5999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga7bd627ae57160a2f0aad1736194b5999">SPI_FLAG_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>   /* SPI status flag: Rx buffer not empty flag       */</td></tr>
<tr class="separator:ga7bd627ae57160a2f0aad1736194b5999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84a1e6af2739a6be58e1b23d9e6b914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gaf84a1e6af2739a6be58e1b23d9e6b914">SPI_FLAG_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>    /* SPI status flag: Tx buffer empty flag           */</td></tr>
<tr class="separator:gaf84a1e6af2739a6be58e1b23d9e6b914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19c77ee876a3598d616ac07d136fc46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gaf19c77ee876a3598d616ac07d136fc46">SPI_FLAG_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>    /* SPI status flag: Busy flag                      */</td></tr>
<tr class="separator:gaf19c77ee876a3598d616ac07d136fc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fb6af50e1f3c61cb9de76b0101c889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga30fb6af50e1f3c61cb9de76b0101c889">SPI_FLAG_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a> /* SPI Error flag: <a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a> error flag                  */</td></tr>
<tr class="separator:ga30fb6af50e1f3c61cb9de76b0101c889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d3525ab98cc18f02270a4dba685897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gac7d3525ab98cc18f02270a4dba685897">SPI_FLAG_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>   /* SPI Error flag: Mode fault flag                 */</td></tr>
<tr class="separator:gac7d3525ab98cc18f02270a4dba685897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45264da2296c75495a7437a045513ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gab45264da2296c75495a7437a045513ea">SPI_FLAG_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>    /* SPI Error flag: Overrun flag                    */</td></tr>
<tr class="separator:gab45264da2296c75495a7437a045513ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27dd114d8adc70f1439c054289f9313a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga27dd114d8adc70f1439c054289f9313a">SPI_FLAG_FRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>    /* SPI Error flag: TI mode frame format error flag */</td></tr>
<tr class="separator:ga27dd114d8adc70f1439c054289f9313a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2ed6861d967c5bc45a7e7c9101d33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga1b2ed6861d967c5bc45a7e7c9101d33c">SPI_FLAG_MASK</a></td></tr>
<tr class="separator:ga1b2ed6861d967c5bc45a7e7c9101d33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d846f9517715960873e854b4a0790b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga0d846f9517715960873e854b4a0790b0">__HAL_SPI_RESET_HANDLE_STATE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;State = <a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d">HAL_SPI_STATE_RESET</a>)</td></tr>
<tr class="memdesc:ga0d846f9517715960873e854b4a0790b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI handle state.  <a href="group___s_p_i___exported___macros.html#ga0d846f9517715960873e854b4a0790b0">More...</a><br /></td></tr>
<tr class="separator:ga0d846f9517715960873e854b4a0790b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76064652f6f56d8868720b5541e854f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga76064652f6f56d8868720b5541e854f5">__HAL_SPI_ENABLE_IT</a>(__HANDLE__,  __INTERRUPT__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR2, (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga76064652f6f56d8868720b5541e854f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified SPI interrupts.  <a href="group___s_p_i___exported___macros.html#ga76064652f6f56d8868720b5541e854f5">More...</a><br /></td></tr>
<tr class="separator:ga76064652f6f56d8868720b5541e854f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fa7321c5755bfbff1a7229fbe5b21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga47fa7321c5755bfbff1a7229fbe5b21c">__HAL_SPI_DISABLE_IT</a>(__HANDLE__,  __INTERRUPT__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR2, (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga47fa7321c5755bfbff1a7229fbe5b21c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified SPI interrupts.  <a href="group___s_p_i___exported___macros.html#ga47fa7321c5755bfbff1a7229fbe5b21c">More...</a><br /></td></tr>
<tr class="separator:ga47fa7321c5755bfbff1a7229fbe5b21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdaab061e4603331a0ec4b9d651df0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gabdaab061e4603331a0ec4b9d651df0b5">__HAL_SPI_GET_IT_SOURCE</a>(__HANDLE__,  __INTERRUPT__)</td></tr>
<tr class="memdesc:gabdaab061e4603331a0ec4b9d651df0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified SPI interrupt source is enabled or not.  <a href="group___s_p_i___exported___macros.html#gabdaab061e4603331a0ec4b9d651df0b5">More...</a><br /></td></tr>
<tr class="separator:gabdaab061e4603331a0ec4b9d651df0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bbe5fb55f93fd277ddb6acf58cec53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gaa0bbe5fb55f93fd277ddb6acf58cec53">__HAL_SPI_GET_FLAG</a>(__HANDLE__,  __FLAG__)&#160;&#160;&#160;((((__HANDLE__)-&gt;Instance-&gt;SR) &amp; (__FLAG__)) == (__FLAG__))</td></tr>
<tr class="memdesc:gaa0bbe5fb55f93fd277ddb6acf58cec53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified SPI flag is set or not.  <a href="group___s_p_i___exported___macros.html#gaa0bbe5fb55f93fd277ddb6acf58cec53">More...</a><br /></td></tr>
<tr class="separator:gaa0bbe5fb55f93fd277ddb6acf58cec53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cb4100b67726531ad426d300f4cd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gad1cb4100b67726531ad426d300f4cd26">__HAL_SPI_CLEAR_CRCERRFLAG</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;SR = (uint16_t)(~<a class="el" href="group___s_p_i___flags__definition.html#ga30fb6af50e1f3c61cb9de76b0101c889">SPI_FLAG_CRCERR</a>))</td></tr>
<tr class="memdesc:gad1cb4100b67726531ad426d300f4cd26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI CRCERR pending flag.  <a href="group___s_p_i___exported___macros.html#gad1cb4100b67726531ad426d300f4cd26">More...</a><br /></td></tr>
<tr class="separator:gad1cb4100b67726531ad426d300f4cd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c88becbe528c542156bc201622efba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga6c88becbe528c542156bc201622efba2">__HAL_SPI_CLEAR_MODFFLAG</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga6c88becbe528c542156bc201622efba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI MODF pending flag.  <a href="group___s_p_i___exported___macros.html#ga6c88becbe528c542156bc201622efba2">More...</a><br /></td></tr>
<tr class="separator:ga6c88becbe528c542156bc201622efba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6af33b1c5d334b9fe7bb778c5b6442e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gaf6af33b1c5d334b9fe7bb778c5b6442e">__HAL_SPI_CLEAR_OVRFLAG</a>(__HANDLE__)</td></tr>
<tr class="memdesc:gaf6af33b1c5d334b9fe7bb778c5b6442e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI OVR pending flag.  <a href="group___s_p_i___exported___macros.html#gaf6af33b1c5d334b9fe7bb778c5b6442e">More...</a><br /></td></tr>
<tr class="separator:gaf6af33b1c5d334b9fe7bb778c5b6442e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff182f5cf6c731318c882351d6d7ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga7ff182f5cf6c731318c882351d6d7ac2">__HAL_SPI_CLEAR_FREFLAG</a>(__HANDLE__)</td></tr>
<tr class="memdesc:ga7ff182f5cf6c731318c882351d6d7ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI FRE pending flag.  <a href="group___s_p_i___exported___macros.html#ga7ff182f5cf6c731318c882351d6d7ac2">More...</a><br /></td></tr>
<tr class="separator:ga7ff182f5cf6c731318c882351d6d7ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d2d73c2b16004499ae8d492e71fd4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga16d2d73c2b16004499ae8d492e71fd4e">__HAL_SPI_ENABLE</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>)</td></tr>
<tr class="memdesc:ga16d2d73c2b16004499ae8d492e71fd4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the SPI peripheral.  <a href="group___s_p_i___exported___macros.html#ga16d2d73c2b16004499ae8d492e71fd4e">More...</a><br /></td></tr>
<tr class="separator:ga16d2d73c2b16004499ae8d492e71fd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10d88f87d16de53bd81dfb33bd56959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gaa10d88f87d16de53bd81dfb33bd56959">__HAL_SPI_DISABLE</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>)</td></tr>
<tr class="memdesc:gaa10d88f87d16de53bd81dfb33bd56959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SPI peripheral.  <a href="group___s_p_i___exported___macros.html#gaa10d88f87d16de53bd81dfb33bd56959">More...</a><br /></td></tr>
<tr class="separator:gaa10d88f87d16de53bd81dfb33bd56959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b2eb5e818e58b66474d42dedac5523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gae3b2eb5e818e58b66474d42dedac5523">SPI_1LINE_TX</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>)</td></tr>
<tr class="memdesc:gae3b2eb5e818e58b66474d42dedac5523"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transmit-only mode.  <a href="group___s_p_i___private___macros.html#gae3b2eb5e818e58b66474d42dedac5523">More...</a><br /></td></tr>
<tr class="separator:gae3b2eb5e818e58b66474d42dedac5523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d58cef91c1874d5a4dde4014cf6269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gaa8d58cef91c1874d5a4dde4014cf6269">SPI_1LINE_RX</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>)</td></tr>
<tr class="memdesc:gaa8d58cef91c1874d5a4dde4014cf6269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI receive-only mode.  <a href="group___s_p_i___private___macros.html#gaa8d58cef91c1874d5a4dde4014cf6269">More...</a><br /></td></tr>
<tr class="separator:gaa8d58cef91c1874d5a4dde4014cf6269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab120a0085b72939e7d19c4f6b3381a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gab120a0085b72939e7d19c4f6b3381a99">SPI_RESET_CRC</a>(__HANDLE__)</td></tr>
<tr class="memdesc:gab120a0085b72939e7d19c4f6b3381a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the CRC calculation of the SPI.  <a href="group___s_p_i___private___macros.html#gab120a0085b72939e7d19c4f6b3381a99">More...</a><br /></td></tr>
<tr class="separator:gab120a0085b72939e7d19c4f6b3381a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c6be610681f2142fb012de95e6e59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gae9c6be610681f2142fb012de95e6e59d">SPI_CHECK_FLAG</a>(__SR__,  __FLAG__)&#160;&#160;&#160;((((__SR__) &amp; ((__FLAG__) &amp; <a class="el" href="group___s_p_i___flags__definition.html#ga1b2ed6861d967c5bc45a7e7c9101d33c">SPI_FLAG_MASK</a>)) == ((__FLAG__) &amp; <a class="el" href="group___s_p_i___flags__definition.html#ga1b2ed6861d967c5bc45a7e7c9101d33c">SPI_FLAG_MASK</a>)) ? <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> : <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:gae9c6be610681f2142fb012de95e6e59d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified SPI flag is set or not.  <a href="group___s_p_i___private___macros.html#gae9c6be610681f2142fb012de95e6e59d">More...</a><br /></td></tr>
<tr class="separator:gae9c6be610681f2142fb012de95e6e59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab087388d8930531498165ac8f066a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga8ab087388d8930531498165ac8f066a2">SPI_CHECK_IT_SOURCE</a>(__CR2__,  __INTERRUPT__)&#160;&#160;&#160;((((__CR2__) &amp; (__INTERRUPT__)) == (__INTERRUPT__)) ? <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> : <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:ga8ab087388d8930531498165ac8f066a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified SPI Interrupt is set or not.  <a href="group___s_p_i___private___macros.html#ga8ab087388d8930531498165ac8f066a2">More...</a><br /></td></tr>
<tr class="separator:ga8ab087388d8930531498165ac8f066a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd95189a3729f12ca354b757519ca01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga3dd95189a3729f12ca354b757519ca01">IS_SPI_MODE</a>(__MODE__)</td></tr>
<tr class="memdesc:ga3dd95189a3729f12ca354b757519ca01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI Mode parameter is in allowed range.  <a href="group___s_p_i___private___macros.html#ga3dd95189a3729f12ca354b757519ca01">More...</a><br /></td></tr>
<tr class="separator:ga3dd95189a3729f12ca354b757519ca01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c66285d42fc3baf5ecaceadb54ee42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga6c66285d42fc3baf5ecaceadb54ee42a">IS_SPI_DIRECTION</a>(__MODE__)</td></tr>
<tr class="memdesc:ga6c66285d42fc3baf5ecaceadb54ee42a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI Direction Mode parameter is in allowed range.  <a href="group___s_p_i___private___macros.html#ga6c66285d42fc3baf5ecaceadb54ee42a">More...</a><br /></td></tr>
<tr class="separator:ga6c66285d42fc3baf5ecaceadb54ee42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff84471ab30ddd79cefd0c43dfe628c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gaff84471ab30ddd79cefd0c43dfe628c8">IS_SPI_DIRECTION_2LINES</a>(__MODE__)&#160;&#160;&#160;((__MODE__) == <a class="el" href="group___s_p_i___direction.html#gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3">SPI_DIRECTION_2LINES</a>)</td></tr>
<tr class="memdesc:gaff84471ab30ddd79cefd0c43dfe628c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI Direction Mode parameter is 2 lines.  <a href="group___s_p_i___private___macros.html#gaff84471ab30ddd79cefd0c43dfe628c8">More...</a><br /></td></tr>
<tr class="separator:gaff84471ab30ddd79cefd0c43dfe628c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525d9decc1251ec9037bd3c66c0e3a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga525d9decc1251ec9037bd3c66c0e3a8c">IS_SPI_DIRECTION_2LINES_OR_1LINE</a>(__MODE__)</td></tr>
<tr class="memdesc:ga525d9decc1251ec9037bd3c66c0e3a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI Direction Mode parameter is 1 or 2 lines.  <a href="group___s_p_i___private___macros.html#ga525d9decc1251ec9037bd3c66c0e3a8c">More...</a><br /></td></tr>
<tr class="separator:ga525d9decc1251ec9037bd3c66c0e3a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04b1218a162772dca3854aa3a441856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gac04b1218a162772dca3854aa3a441856">IS_SPI_DATASIZE</a>(__DATASIZE__)</td></tr>
<tr class="memdesc:gac04b1218a162772dca3854aa3a441856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI Data Size parameter is in allowed range.  <a href="group___s_p_i___private___macros.html#gac04b1218a162772dca3854aa3a441856">More...</a><br /></td></tr>
<tr class="separator:gac04b1218a162772dca3854aa3a441856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60cb1a9c1e1f89e8e9740a0ca734443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gad60cb1a9c1e1f89e8e9740a0ca734443">IS_SPI_CPOL</a>(__CPOL__)</td></tr>
<tr class="memdesc:gad60cb1a9c1e1f89e8e9740a0ca734443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI Serial clock steady state parameter is in allowed range.  <a href="group___s_p_i___private___macros.html#gad60cb1a9c1e1f89e8e9740a0ca734443">More...</a><br /></td></tr>
<tr class="separator:gad60cb1a9c1e1f89e8e9740a0ca734443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ed92fbe83dada8ebcce64c04ef0f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gaf5ed92fbe83dada8ebcce64c04ef0f72">IS_SPI_CPHA</a>(__CPHA__)</td></tr>
<tr class="memdesc:gaf5ed92fbe83dada8ebcce64c04ef0f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI Clock Phase parameter is in allowed range.  <a href="group___s_p_i___private___macros.html#gaf5ed92fbe83dada8ebcce64c04ef0f72">More...</a><br /></td></tr>
<tr class="separator:gaf5ed92fbe83dada8ebcce64c04ef0f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e90530e595a47ab465e3e222014f5e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga7e90530e595a47ab465e3e222014f5e3">IS_SPI_NSS</a>(__NSS__)</td></tr>
<tr class="memdesc:ga7e90530e595a47ab465e3e222014f5e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI Slave Select parameter is in allowed range.  <a href="group___s_p_i___private___macros.html#ga7e90530e595a47ab465e3e222014f5e3">More...</a><br /></td></tr>
<tr class="separator:ga7e90530e595a47ab465e3e222014f5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15d5bdc7ac1698d1956a25b200e1f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gad15d5bdc7ac1698d1956a25b200e1f25">IS_SPI_BAUDRATE_PRESCALER</a>(__PRESCALER__)</td></tr>
<tr class="memdesc:gad15d5bdc7ac1698d1956a25b200e1f25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI Baudrate prescaler parameter is in allowed range.  <a href="group___s_p_i___private___macros.html#gad15d5bdc7ac1698d1956a25b200e1f25">More...</a><br /></td></tr>
<tr class="separator:gad15d5bdc7ac1698d1956a25b200e1f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780c503aa8adae30dea1f034ac500d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga780c503aa8adae30dea1f034ac500d7f">IS_SPI_FIRST_BIT</a>(__BIT__)</td></tr>
<tr class="memdesc:ga780c503aa8adae30dea1f034ac500d7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI MSB LSB transmission parameter is in allowed range.  <a href="group___s_p_i___private___macros.html#ga780c503aa8adae30dea1f034ac500d7f">More...</a><br /></td></tr>
<tr class="separator:ga780c503aa8adae30dea1f034ac500d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3c348af57cf973277018958fccfed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga8e3c348af57cf973277018958fccfed9">IS_SPI_TIMODE</a>(__MODE__)</td></tr>
<tr class="memdesc:ga8e3c348af57cf973277018958fccfed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI TI mode parameter is in allowed range.  <a href="group___s_p_i___private___macros.html#ga8e3c348af57cf973277018958fccfed9">More...</a><br /></td></tr>
<tr class="separator:ga8e3c348af57cf973277018958fccfed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5416429a2e9024b142c972eacb1fd021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga5416429a2e9024b142c972eacb1fd021">IS_SPI_CRC_CALCULATION</a>(__CALCULATION__)</td></tr>
<tr class="memdesc:ga5416429a2e9024b142c972eacb1fd021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI CRC calculation enabled state is in allowed range.  <a href="group___s_p_i___private___macros.html#ga5416429a2e9024b142c972eacb1fd021">More...</a><br /></td></tr>
<tr class="separator:ga5416429a2e9024b142c972eacb1fd021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4b6bb5771cb0070af660d169d4ef09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga1b4b6bb5771cb0070af660d169d4ef09">IS_SPI_CRC_POLYNOMIAL</a>(__POLYNOMIAL__)&#160;&#160;&#160;(((__POLYNOMIAL__) &gt;= 0x1U) &amp;&amp; ((__POLYNOMIAL__) &lt;= 0xFFFFU) &amp;&amp; (((__POLYNOMIAL__)&amp;0x1U) != 0U))</td></tr>
<tr class="memdesc:ga1b4b6bb5771cb0070af660d169d4ef09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range.  <a href="group___s_p_i___private___macros.html#ga1b4b6bb5771cb0070af660d169d4ef09">More...</a><br /></td></tr>
<tr class="separator:ga1b4b6bb5771cb0070af660d169d4ef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54950bcff11d9165b99957cf8746ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gae54950bcff11d9165b99957cf8746ae4">IS_SPI_DMA_HANDLE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__) != NULL)</td></tr>
<tr class="memdesc:gae54950bcff11d9165b99957cf8746ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if DMA handle is valid.  <a href="group___s_p_i___private___macros.html#gae54950bcff11d9165b99957cf8746ae4">More...</a><br /></td></tr>
<tr class="separator:gae54950bcff11d9165b99957cf8746ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab633e49dd034de2f3a1fe79853d78d18"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_____s_p_i___handle_type_def.html">__SPI_HandleTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a></td></tr>
<tr class="memdesc:gab633e49dd034de2f3a1fe79853d78d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI handle Structure definition.  <a href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">More...</a><br /></td></tr>
<tr class="separator:gab633e49dd034de2f3a1fe79853d78d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga8891cb64e76198a860172d94c638c9b4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___types.html#ga8891cb64e76198a860172d94c638c9b4">HAL_SPI_StateTypeDef</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d">HAL_SPI_STATE_RESET</a> = 0x00U, 
<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926">HAL_SPI_STATE_READY</a> = 0x01U, 
<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd">HAL_SPI_STATE_BUSY</a> = 0x02U, 
<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab">HAL_SPI_STATE_BUSY_TX</a> = 0x03U, 
<br />
&#160;&#160;<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277">HAL_SPI_STATE_BUSY_RX</a> = 0x04U, 
<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938">HAL_SPI_STATE_BUSY_TX_RX</a> = 0x05U, 
<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a3cba266d2346abe3b62fa0acccab4711">HAL_SPI_STATE_ERROR</a> = 0x06U, 
<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782">HAL_SPI_STATE_ABORT</a> = 0x07U
<br />
 }</td></tr>
<tr class="memdesc:ga8891cb64e76198a860172d94c638c9b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL SPI State structure definition.  <a href="group___s_p_i___exported___types.html#ga8891cb64e76198a860172d94c638c9b4">More...</a><br /></td></tr>
<tr class="separator:ga8891cb64e76198a860172d94c638c9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaadb9d40e710c714d96b2501996658c44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group1.html#gaadb9d40e710c714d96b2501996658c44">HAL_SPI_Init</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gaadb9d40e710c714d96b2501996658c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2db2a7bbed96ac013c565080fb61f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group1.html#gaca2db2a7bbed96ac013c565080fb61f2">HAL_SPI_DeInit</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gaca2db2a7bbed96ac013c565080fb61f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f583be14b22caffa6c4e56dcd035ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group1.html#ga17f583be14b22caffa6c4e56dcd035ef">HAL_SPI_MspInit</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga17f583be14b22caffa6c4e56dcd035ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadc4d4974af1afd943e8d13589068e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group1.html#gabadc4d4974af1afd943e8d13589068e1">HAL_SPI_MspDeInit</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gabadc4d4974af1afd943e8d13589068e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ec86e05d0702387c221f90b6f041a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga02ec86e05d0702387c221f90b6f041a2">HAL_SPI_Transmit</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)</td></tr>
<tr class="separator:ga02ec86e05d0702387c221f90b6f041a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf43dbe4e5ef225bed6650b6e8c6313"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gafdf43dbe4e5ef225bed6650b6e8c6313">HAL_SPI_Receive</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)</td></tr>
<tr class="separator:gafdf43dbe4e5ef225bed6650b6e8c6313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3106fe01493a33b08e5c617f45aeb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga7c3106fe01493a33b08e5c617f45aeb1">HAL_SPI_TransmitReceive</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)</td></tr>
<tr class="separator:ga7c3106fe01493a33b08e5c617f45aeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb309aa738bb3296934fb1a39ffbf40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gafbb309aa738bb3296934fb1a39ffbf40">HAL_SPI_Transmit_IT</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size)</td></tr>
<tr class="separator:gafbb309aa738bb3296934fb1a39ffbf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae0af2e2db7e7549b52b020a18f6168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gaaae0af2e2db7e7549b52b020a18f6168">HAL_SPI_Receive_IT</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size)</td></tr>
<tr class="separator:gaaae0af2e2db7e7549b52b020a18f6168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518c43d8323499451e7f4782a9dc6e32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga518c43d8323499451e7f4782a9dc6e32">HAL_SPI_TransmitReceive_IT</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)</td></tr>
<tr class="separator:ga518c43d8323499451e7f4782a9dc6e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aebe304396c3e18b55f926dae0dadcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga6aebe304396c3e18b55f926dae0dadcb">HAL_SPI_Transmit_DMA</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size)</td></tr>
<tr class="separator:ga6aebe304396c3e18b55f926dae0dadcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626bb2ec54e7b6ff9bd5d807ae6e6e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga626bb2ec54e7b6ff9bd5d807ae6e6e24">HAL_SPI_Receive_DMA</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size)</td></tr>
<tr class="separator:ga626bb2ec54e7b6ff9bd5d807ae6e6e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228553c64b10b8dade9fee525a8a489d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga228553c64b10b8dade9fee525a8a489d">HAL_SPI_TransmitReceive_DMA</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)</td></tr>
<tr class="separator:ga228553c64b10b8dade9fee525a8a489d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4a628d6918ec838736d65ae135031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga61e4a628d6918ec838736d65ae135031">HAL_SPI_DMAPause</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga61e4a628d6918ec838736d65ae135031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdd4b7aa5c6bd560a476c833f546d93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga7fdd4b7aa5c6bd560a476c833f546d93">HAL_SPI_DMAResume</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga7fdd4b7aa5c6bd560a476c833f546d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e01eb529af91fabc950180b927fa355"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga7e01eb529af91fabc950180b927fa355">HAL_SPI_DMAStop</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga7e01eb529af91fabc950180b927fa355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c74b1d91d88ff336f674f6376cc904"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga11c74b1d91d88ff336f674f6376cc904">HAL_SPI_Abort</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga11c74b1d91d88ff336f674f6376cc904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d7782876ed13b9f8aebfa8dbba5a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga75d7782876ed13b9f8aebfa8dbba5a1c">HAL_SPI_Abort_IT</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga75d7782876ed13b9f8aebfa8dbba5a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3da6e0a87468bc039b578c21329df47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gaf3da6e0a87468bc039b578c21329df47">HAL_SPI_IRQHandler</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gaf3da6e0a87468bc039b578c21329df47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a99ab4f6aa6ee7dc2abca5483910dde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga0a99ab4f6aa6ee7dc2abca5483910dde">HAL_SPI_TxCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga0a99ab4f6aa6ee7dc2abca5483910dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df7021fe24cf874f8b1eec5bd5f4cb3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga3df7021fe24cf874f8b1eec5bd5f4cb3">HAL_SPI_RxCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga3df7021fe24cf874f8b1eec5bd5f4cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e63f382f172164c8e7cae4ff5d883c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga04e63f382f172164c8e7cae4ff5d883c">HAL_SPI_TxRxCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga04e63f382f172164c8e7cae4ff5d883c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931ef2f7fd94ffa16ec431972b1b237f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga931ef2f7fd94ffa16ec431972b1b237f">HAL_SPI_TxHalfCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga931ef2f7fd94ffa16ec431972b1b237f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf622756a3814edfacf449b5749b048a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gacf622756a3814edfacf449b5749b048a">HAL_SPI_RxHalfCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gacf622756a3814edfacf449b5749b048a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46e2325b0880d5b5a301792438b151b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gab46e2325b0880d5b5a301792438b151b">HAL_SPI_TxRxHalfCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gab46e2325b0880d5b5a301792438b151b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db7835e7e7ac335887f62fedf156926"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga3db7835e7e7ac335887f62fedf156926">HAL_SPI_ErrorCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga3db7835e7e7ac335887f62fedf156926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2593ec36fa4def11929e65f631f3cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga4a2593ec36fa4def11929e65f631f3cf">HAL_SPI_AbortCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga4a2593ec36fa4def11929e65f631f3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e599e7fac80bb2eb0fd3f1737e50a5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_p_i___exported___types.html#ga8891cb64e76198a860172d94c638c9b4">HAL_SPI_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group3.html#ga4e599e7fac80bb2eb0fd3f1737e50a5e">HAL_SPI_GetState</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga4e599e7fac80bb2eb0fd3f1737e50a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4d30dc380760d19ee4c582b91ed7f6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group3.html#ga7f4d30dc380760d19ee4c582b91ed7f6">HAL_SPI_GetError</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga7f4d30dc380760d19ee4c582b91ed7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of SPI HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
