Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jan 30 04:48:51 2026
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -file /home/han4n/cva6_experiments/bitstreams/reports/timing/timing_ariane_IC4k_4w_128L_DC4k_4w_128L_BTB16_BHT512_RAS2_ITLB4_DTLB4.rpt
| Design       : SoC_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.444        0.000                      0                76162        0.036        0.000                      0                76112        2.000        0.000                       0                 24849  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 10.000}       20.000          50.000          
sys_clock                   {0.000 4.000}        8.000           125.000         
  clk_25_SoC_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_50_SoC_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_SoC_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_25_SoC_clk_wiz_0_0          1.444        0.000                      0                56203        0.036        0.000                      0                56203       18.750        0.000                       0                 24107  
  clk_50_SoC_clk_wiz_0_0         11.773        0.000                      0                 1359        0.065        0.000                      0                 1359        8.750        0.000                       0                   738  
  clkfbout_SoC_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50_SoC_clk_wiz_0_0  clk_25_SoC_clk_wiz_0_0        9.815        0.000                      0                  449        0.158        0.000                      0                  415  
clk_25_SoC_clk_wiz_0_0  clk_50_SoC_clk_wiz_0_0        9.455        0.000                      0                  557        0.087        0.000                      0                  541  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_25_SoC_clk_wiz_0_0  clk_25_SoC_clk_wiz_0_0       23.895        0.000                      0                17865        0.403        0.000                      0                17865  
**async_default**       clk_50_SoC_clk_wiz_0_0  clk_50_SoC_clk_wiz_0_0       16.477        0.000                      0                   96        0.602        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.354ns  (logic 10.170ns (26.516%)  route 28.184ns (73.484%))
  Logic Levels:           48  (LUT2=1 LUT3=11 LUT4=10 LUT5=3 LUT6=23)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       1.836    -0.880    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X6Y7           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.362 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[1][0]/Q
                         net (fo=9, routed)           0.713     0.351    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_i_80_4
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.150     0.501 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_i_35/O
                         net (fo=2, routed)           0.658     1.160    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_77__0_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.355     1.515 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_81/O
                         net (fo=3, routed)           0.763     2.277    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_81_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.401 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_33__0/O
                         net (fo=5, routed)           0.837     3.239    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio13_out
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.152     3.391 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_77__0/O
                         net (fo=4, routed)           0.713     4.104    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_77__0_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.348     4.452 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_75__0/O
                         net (fo=5, routed)           0.566     5.018    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_75__0_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.119     5.137 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_73__0/O
                         net (fo=3, routed)           0.828     5.966    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_73__0_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.332     6.298 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_30__0/O
                         net (fo=6, routed)           0.689     6.987    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio115_out
    SLICE_X4Y10          LUT3 (Prop_lut3_I1_O)        0.150     7.137 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_65__0/O
                         net (fo=4, routed)           0.901     8.038    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_65__0_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I4_O)        0.348     8.386 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95__0/O
                         net (fo=4, routed)           0.487     8.873    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95__0_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_96__0/O
                         net (fo=1, routed)           0.313     9.310    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio221_in
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124     9.434 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_53/O
                         net (fo=1, routed)           0.282     9.716    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_53_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.840 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23__0/O
                         net (fo=6, routed)           0.696    10.535    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio127_out
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.148    10.683 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_41__0/O
                         net (fo=4, routed)           0.609    11.292    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_41__0_n_0
    SLICE_X6Y14          LUT4 (Prop_lut4_I3_O)        0.357    11.649 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_39__0/O
                         net (fo=5, routed)           0.532    12.182    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_39__0_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.331    12.513 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_93__0/O
                         net (fo=1, routed)           0.290    12.803    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio233_in
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124    12.927 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_49/O
                         net (fo=1, routed)           0.282    13.209    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_49_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124    13.333 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22__0/O
                         net (fo=7, routed)           0.592    13.925    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio139_out
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.124    14.049 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_69__0/O
                         net (fo=4, routed)           0.438    14.487    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_69__0_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124    14.611 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_91__0/O
                         net (fo=3, routed)           0.624    15.235    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_91__0_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    15.359 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_89__0/O
                         net (fo=1, routed)           0.306    15.665    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio245_in
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124    15.789 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_45/O
                         net (fo=1, routed)           0.427    16.217    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_45_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.124    16.341 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21__0/O
                         net (fo=5, routed)           0.826    17.167    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio151_out
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.146    17.313 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_43__0/O
                         net (fo=4, routed)           0.446    17.759    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_43__0_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.328    18.087 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_102__0/O
                         net (fo=3, routed)           1.012    19.099    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_102__0_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124    19.223 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_100__0/O
                         net (fo=1, routed)           0.340    19.563    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio257_in
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124    19.687 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_57/O
                         net (fo=1, routed)           0.290    19.977    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_57_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I1_O)        0.124    20.101 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_24__0/O
                         net (fo=5, routed)           0.829    20.930    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio163_out
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.150    21.080 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26__0/O
                         net (fo=4, routed)           0.795    21.875    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26__0_n_0
    SLICE_X5Y1           LUT4 (Prop_lut4_I3_O)        0.374    22.249 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24/O
                         net (fo=5, routed)           0.590    22.840    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24_n_0
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.327    23.167 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20/O
                         net (fo=3, routed)           0.682    23.849    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.332    24.181 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7__0/O
                         net (fo=6, routed)           0.615    24.796    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio175_out
    SLICE_X11Y2          LUT3 (Prop_lut3_I1_O)        0.153    24.949 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22__0/O
                         net (fo=4, routed)           0.592    25.541    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22__0_n_0
    SLICE_X15Y3          LUT4 (Prop_lut4_I3_O)        0.327    25.868 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36/O
                         net (fo=5, routed)           0.843    26.711    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I0_O)        0.124    26.835 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50__0/O
                         net (fo=1, routed)           0.294    27.129    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio281_in
    SLICE_X18Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32__0/O
                         net (fo=1, routed)           0.405    27.658    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32__0_n_0
    SLICE_X19Y4          LUT6 (Prop_lut6_I1_O)        0.124    27.782 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15__0/O
                         net (fo=5, routed)           0.618    28.400    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio187_out
    SLICE_X19Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.550 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30__0/O
                         net (fo=4, routed)           0.702    29.252    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30__0_n_0
    SLICE_X19Y3          LUT4 (Prop_lut4_I3_O)        0.360    29.612 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28/O
                         net (fo=5, routed)           0.606    30.218    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28_n_0
    SLICE_X18Y2          LUT4 (Prop_lut4_I3_O)        0.319    30.537 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10/O
                         net (fo=3, routed)           0.779    31.316    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10_n_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I5_O)        0.348    31.664 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3__0/O
                         net (fo=6, routed)           0.677    32.341    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio199_out
    SLICE_X16Y2          LUT3 (Prop_lut3_I1_O)        0.152    32.493 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6__0/O
                         net (fo=4, routed)           0.652    33.145    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6__0_n_0
    SLICE_X14Y2          LUT4 (Prop_lut4_I3_O)        0.340    33.485 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8/O
                         net (fo=5, routed)           0.581    34.066    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.328    34.394 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16__0/O
                         net (fo=1, routed)           0.497    34.892    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio2105_in
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.124    35.016 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10__0/O
                         net (fo=1, routed)           0.303    35.318    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10__0_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.124    35.442 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5__0/O
                         net (fo=5, routed)           0.436    35.878    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio1111_out
    SLICE_X13Y0          LUT3 (Prop_lut3_I1_O)        0.124    36.002 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_17__0/O
                         net (fo=1, routed)           0.566    36.569    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_17__0_n_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I4_O)        0.124    36.693 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_5__0/O
                         net (fo=6, routed)           0.657    37.349    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.irq_next1__1
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124    37.473 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[0]_i_1__0/O
                         net (fo=1, routed)           0.000    37.473    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/D[0]
    SLICE_X15Y4          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       1.580    38.412    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/aclk
    SLICE_X15Y4          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]/C
                         clock pessimism              0.567    38.979    
                         clock uncertainty           -0.090    38.889    
    SLICE_X15Y4          FDCE (Setup_fdce_C_D)        0.029    38.918    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -37.473    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       0.558    -0.674    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y15         FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.533 r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=37, routed)          0.218    -0.314    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD0
    SLICE_X46Y15         RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       0.823    -0.917    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X46Y15         RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism              0.256    -0.661    
    SLICE_X46Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.351    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y0      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y34     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.773ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 2.252ns (29.105%)  route 5.486ns (70.895%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     0.381 f  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           2.239     2.620    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X1Y49          LUT3 (Prop_lut3_I0_O)        0.152     2.772 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.001     3.773    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.332     4.105 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=15, routed)          0.947     5.052    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.117     5.169 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.716     5.885    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.374     6.259 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.583     6.842    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X2Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.452    18.944    
                         clock uncertainty           -0.080    18.864    
    SLICE_X2Y48          FDCE (Setup_fdce_C_D)       -0.249    18.615    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                 11.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.250    -0.215    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD0
    SLICE_X6Y48          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.895    -0.845    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X6Y48          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.280    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y1      SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y44      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y44      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SoC_clk_wiz_0_0
  To Clock:  clkfbout_SoC_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   SoC_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.815ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.152ns  (logic 1.786ns (19.515%)  route 7.366ns (80.485%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.410 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           2.239    22.620    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X1Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.772 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.801    26.574    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X24Y44         LUT4 (Prop_lut4_I1_O)        0.357    26.931 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.325    28.256    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X22Y43         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       1.578    38.410    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X22Y43         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/C
                         clock pessimism              0.249    38.658    
                         clock uncertainty           -0.210    38.448    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.377    38.071    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]
  -------------------------------------------------------------------
                         required time                         38.071    
                         arrival time                         -28.256    
  -------------------------------------------------------------------
                         slack                                  9.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.187ns (23.465%)  route 0.610ns (76.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.625    -0.607    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X5Y43          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=77, routed)          0.610     0.144    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.046     0.190 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__0/O
                         net (fo=1, routed)           0.000     0.190    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__0_n_0
    SLICE_X14Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       0.864    -0.876    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X14Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.567    -0.309    
                         clock uncertainty            0.210    -0.099    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.131     0.032    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.455ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.671ns (7.323%)  route 8.492ns (92.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 18.352 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       1.758    -0.958    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X10Y1          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.573     2.133    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.153     2.286 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         5.918     8.204    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X26Y56         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.521    18.352    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y56         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]/C
                         clock pessimism              0.249    18.601    
                         clock uncertainty           -0.210    18.391    
    SLICE_X26Y56         FDRE (Setup_fdre_C_R)       -0.731    17.660    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]
  -------------------------------------------------------------------
                         required time                         17.660    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  9.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.116%)  route 0.509ns (70.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X10Y44         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/Q
                         net (fo=23, routed)          0.509     0.037    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awsize[0]
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.082 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.082    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q[2]_i_1_n_0
    SLICE_X11Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.866    -0.874    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X11Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2]/C
                         clock pessimism              0.567    -0.307    
                         clock uncertainty            0.210    -0.097    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.092    -0.005    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       23.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.895ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][17]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.274ns  (logic 0.668ns (4.373%)  route 14.606ns (95.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       1.758    -0.958    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X10Y1          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.059     4.619    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X82Y58         LUT1 (Prop_lut1_I0_O)        0.150     4.769 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       9.547    14.316    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].inp_pipe_is_boxed_q_reg[1][1]_0
    SLICE_X35Y142        FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       1.653    38.484    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/aclk
    SLICE_X35Y142        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][17]/C
                         clock pessimism              0.452    38.937    
                         clock uncertainty           -0.090    38.847    
    SLICE_X35Y142        FDCE (Recov_fdce_C_CLR)     -0.636    38.211    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_input_mant_q_reg[1][17]
  -------------------------------------------------------------------
                         required time                         38.211    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                 23.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.177%)  route 0.183ns (58.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       0.615    -0.617    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y27          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDPE (Prop_fdpe_C_Q)         0.128    -0.489 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183    -0.306    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X4Y27          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24096, routed)       0.881    -0.859    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X4Y27          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.275    -0.584    
    SLICE_X4Y27          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.709    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.403    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.477ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.642ns (21.589%)  route 2.332ns (78.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.151     0.790    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y47          LUT3 (Prop_lut3_I0_O)        0.124     0.914 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.181     2.095    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y48          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X5Y48          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 16.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.226ns (41.019%)  route 0.325ns (58.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y43          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.479 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.141    -0.338    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.098    -0.240 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.184    -0.056    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X6Y44          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y44          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.255    -0.591    
    SLICE_X6Y44          FDCE (Remov_fdce_C_CLR)     -0.067    -0.658    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.602    





