##############################################################
#
# Xilinx Core Generator version 12.1
# Date: Tue May  4 10:31:40 2010
#
##############################################################
#
#  This file contains the customisation parameters for a
#  Xilinx CORE Generator IP GUI. It is strongly recommended
#  that you do not manually alter this file as it may cause
#  unexpected and unsupported behavior.
#
##############################################################
#
# BEGIN Project Options
NEWPROJECT .
SET addpads = false
SET asysymbol = true
SET busformat = BusFormatAngleBracketNotRipped
SET createndf = false
SET designentry = VHDL
SET device = xc5vfx100t
SET devicefamily = virtex5
SET flowvendor = Other
SET formalverification = false
SET foundationsym = false
SET implementationfiletype = Ngc
SET package = ff1136
SET removerpms = false
SET simulationfiles = Structural
SET speedgrade = -2
SET verilogsim = false
SET vhdlsim = true
# END Project Options
# BEGIN Select
SELECT XAUI family Xilinx,_Inc. 9.2
# END Select
# BEGIN Parameters
CSET 802_3ae_state_machines=false
CSET component_name=xaui_v9_2
CSET mdio_management=true
CSET use_tx_elastic_buffer=false
CSET xgmii_interface=Internal
# END Parameters
GENERATE
# CRC: 8c8b13e2
