
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//indxbib_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401678 <.init>:
  401678:	stp	x29, x30, [sp, #-16]!
  40167c:	mov	x29, sp
  401680:	bl	401ee0 <sqrt@plt+0x420>
  401684:	ldp	x29, x30, [sp], #16
  401688:	ret

Disassembly of section .plt:

0000000000401690 <_Znam@plt-0x20>:
  401690:	stp	x16, x30, [sp, #-16]!
  401694:	adrp	x16, 419000 <_ZdlPvm@@Base+0x12184>
  401698:	ldr	x17, [x16, #4088]
  40169c:	add	x16, x16, #0xff8
  4016a0:	br	x17
  4016a4:	nop
  4016a8:	nop
  4016ac:	nop

00000000004016b0 <_Znam@plt>:
  4016b0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16]
  4016b8:	add	x16, x16, #0x0
  4016bc:	br	x17

00000000004016c0 <fputs@plt>:
  4016c0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #8]
  4016c8:	add	x16, x16, #0x8
  4016cc:	br	x17

00000000004016d0 <memcpy@plt>:
  4016d0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #16]
  4016d8:	add	x16, x16, #0x10
  4016dc:	br	x17

00000000004016e0 <tolower@plt>:
  4016e0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #24]
  4016e8:	add	x16, x16, #0x18
  4016ec:	br	x17

00000000004016f0 <ungetc@plt>:
  4016f0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #32]
  4016f8:	add	x16, x16, #0x20
  4016fc:	br	x17

0000000000401700 <_ZSt9terminatev@plt>:
  401700:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #40]
  401708:	add	x16, x16, #0x28
  40170c:	br	x17

0000000000401710 <isalnum@plt>:
  401710:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #48]
  401718:	add	x16, x16, #0x30
  40171c:	br	x17

0000000000401720 <strlen@plt>:
  401720:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #56]
  401728:	add	x16, x16, #0x38
  40172c:	br	x17

0000000000401730 <fprintf@plt>:
  401730:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #64]
  401738:	add	x16, x16, #0x40
  40173c:	br	x17

0000000000401740 <__cxa_begin_catch@plt>:
  401740:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #72]
  401748:	add	x16, x16, #0x48
  40174c:	br	x17

0000000000401750 <putc@plt>:
  401750:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #80]
  401758:	add	x16, x16, #0x50
  40175c:	br	x17

0000000000401760 <islower@plt>:
  401760:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #88]
  401768:	add	x16, x16, #0x58
  40176c:	br	x17

0000000000401770 <fclose@plt>:
  401770:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #96]
  401778:	add	x16, x16, #0x60
  40177c:	br	x17

0000000000401780 <isspace@plt>:
  401780:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #104]
  401788:	add	x16, x16, #0x68
  40178c:	br	x17

0000000000401790 <memcmp@plt>:
  401790:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #112]
  401798:	add	x16, x16, #0x70
  40179c:	br	x17

00000000004017a0 <strtol@plt>:
  4017a0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #120]
  4017a8:	add	x16, x16, #0x78
  4017ac:	br	x17

00000000004017b0 <free@plt>:
  4017b0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #128]
  4017b8:	add	x16, x16, #0x80
  4017bc:	br	x17

00000000004017c0 <strchr@plt>:
  4017c0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #136]
  4017c8:	add	x16, x16, #0x88
  4017cc:	br	x17

00000000004017d0 <_exit@plt>:
  4017d0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #144]
  4017d8:	add	x16, x16, #0x90
  4017dc:	br	x17

00000000004017e0 <strerror@plt>:
  4017e0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #152]
  4017e8:	add	x16, x16, #0x98
  4017ec:	br	x17

00000000004017f0 <strcpy@plt>:
  4017f0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #160]
  4017f8:	add	x16, x16, #0xa0
  4017fc:	br	x17

0000000000401800 <sprintf@plt>:
  401800:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #168]
  401808:	add	x16, x16, #0xa8
  40180c:	br	x17

0000000000401810 <isxdigit@plt>:
  401810:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #176]
  401818:	add	x16, x16, #0xb0
  40181c:	br	x17

0000000000401820 <unlink@plt>:
  401820:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #184]
  401828:	add	x16, x16, #0xb8
  40182c:	br	x17

0000000000401830 <__libc_start_main@plt>:
  401830:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #192]
  401838:	add	x16, x16, #0xc0
  40183c:	br	x17

0000000000401840 <memchr@plt>:
  401840:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #200]
  401848:	add	x16, x16, #0xc8
  40184c:	br	x17

0000000000401850 <mkstemp@plt>:
  401850:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #208]
  401858:	add	x16, x16, #0xd0
  40185c:	br	x17

0000000000401860 <getpid@plt>:
  401860:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #216]
  401868:	add	x16, x16, #0xd8
  40186c:	br	x17

0000000000401870 <isgraph@plt>:
  401870:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #224]
  401878:	add	x16, x16, #0xe0
  40187c:	br	x17

0000000000401880 <getc@plt>:
  401880:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #232]
  401888:	add	x16, x16, #0xe8
  40188c:	br	x17

0000000000401890 <strncmp@plt>:
  401890:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #240]
  401898:	add	x16, x16, #0xf0
  40189c:	br	x17

00000000004018a0 <isprint@plt>:
  4018a0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #248]
  4018a8:	add	x16, x16, #0xf8
  4018ac:	br	x17

00000000004018b0 <rename@plt>:
  4018b0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #256]
  4018b8:	add	x16, x16, #0x100
  4018bc:	br	x17

00000000004018c0 <isupper@plt>:
  4018c0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #264]
  4018c8:	add	x16, x16, #0x108
  4018cc:	br	x17

00000000004018d0 <fputc@plt>:
  4018d0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #272]
  4018d8:	add	x16, x16, #0x110
  4018dc:	br	x17

00000000004018e0 <__cxa_atexit@plt>:
  4018e0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #280]
  4018e8:	add	x16, x16, #0x118
  4018ec:	br	x17

00000000004018f0 <fflush@plt>:
  4018f0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #288]
  4018f8:	add	x16, x16, #0x120
  4018fc:	br	x17

0000000000401900 <pathconf@plt>:
  401900:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #296]
  401908:	add	x16, x16, #0x128
  40190c:	br	x17

0000000000401910 <kill@plt>:
  401910:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #304]
  401918:	add	x16, x16, #0x130
  40191c:	br	x17

0000000000401920 <isalpha@plt>:
  401920:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #312]
  401928:	add	x16, x16, #0x138
  40192c:	br	x17

0000000000401930 <strrchr@plt>:
  401930:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #320]
  401938:	add	x16, x16, #0x140
  40193c:	br	x17

0000000000401940 <_ZdaPv@plt>:
  401940:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #328]
  401948:	add	x16, x16, #0x148
  40194c:	br	x17

0000000000401950 <__errno_location@plt>:
  401950:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #336]
  401958:	add	x16, x16, #0x150
  40195c:	br	x17

0000000000401960 <getcwd@plt>:
  401960:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #344]
  401968:	add	x16, x16, #0x158
  40196c:	br	x17

0000000000401970 <fopen@plt>:
  401970:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #352]
  401978:	add	x16, x16, #0x160
  40197c:	br	x17

0000000000401980 <strcmp@plt>:
  401980:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #360]
  401988:	add	x16, x16, #0x168
  40198c:	br	x17

0000000000401990 <toupper@plt>:
  401990:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #368]
  401998:	add	x16, x16, #0x170
  40199c:	br	x17

00000000004019a0 <isdigit@plt>:
  4019a0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #376]
  4019a8:	add	x16, x16, #0x178
  4019ac:	br	x17

00000000004019b0 <write@plt>:
  4019b0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #384]
  4019b8:	add	x16, x16, #0x180
  4019bc:	br	x17

00000000004019c0 <malloc@plt>:
  4019c0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #392]
  4019c8:	add	x16, x16, #0x188
  4019cc:	br	x17

00000000004019d0 <ispunct@plt>:
  4019d0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #400]
  4019d8:	add	x16, x16, #0x190
  4019dc:	br	x17

00000000004019e0 <iscntrl@plt>:
  4019e0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #408]
  4019e8:	add	x16, x16, #0x198
  4019ec:	br	x17

00000000004019f0 <abort@plt>:
  4019f0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #416]
  4019f8:	add	x16, x16, #0x1a0
  4019fc:	br	x17

0000000000401a00 <getenv@plt>:
  401a00:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #424]
  401a08:	add	x16, x16, #0x1a8
  401a0c:	br	x17

0000000000401a10 <signal@plt>:
  401a10:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #432]
  401a18:	add	x16, x16, #0x1b0
  401a1c:	br	x17

0000000000401a20 <__gxx_personality_v0@plt>:
  401a20:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #440]
  401a28:	add	x16, x16, #0x1b8
  401a2c:	br	x17

0000000000401a30 <exit@plt>:
  401a30:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #448]
  401a38:	add	x16, x16, #0x1c0
  401a3c:	br	x17

0000000000401a40 <fwrite@plt>:
  401a40:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #456]
  401a48:	add	x16, x16, #0x1c8
  401a4c:	br	x17

0000000000401a50 <_Unwind_Resume@plt>:
  401a50:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #464]
  401a58:	add	x16, x16, #0x1d0
  401a5c:	br	x17

0000000000401a60 <fdopen@plt>:
  401a60:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #472]
  401a68:	add	x16, x16, #0x1d8
  401a6c:	br	x17

0000000000401a70 <__gmon_start__@plt>:
  401a70:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #480]
  401a78:	add	x16, x16, #0x1e0
  401a7c:	br	x17

0000000000401a80 <setbuf@plt>:
  401a80:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #488]
  401a88:	add	x16, x16, #0x1e8
  401a8c:	br	x17

0000000000401a90 <strcat@plt>:
  401a90:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #496]
  401a98:	add	x16, x16, #0x1f0
  401a9c:	br	x17

0000000000401aa0 <fseek@plt>:
  401aa0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #504]
  401aa8:	add	x16, x16, #0x1f8
  401aac:	br	x17

0000000000401ab0 <printf@plt>:
  401ab0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #512]
  401ab8:	add	x16, x16, #0x200
  401abc:	br	x17

0000000000401ac0 <sqrt@plt>:
  401ac0:	adrp	x16, 41a000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #520]
  401ac8:	add	x16, x16, #0x208
  401acc:	br	x17

Disassembly of section .text:

0000000000401ad0 <_Znwm@@Base-0x52a8>:
  401ad0:	stp	x29, x30, [sp, #-16]!
  401ad4:	mov	x29, sp
  401ad8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x13184>
  401adc:	add	x0, x0, #0x290
  401ae0:	bl	4048b0 <sqrt@plt+0x2df0>
  401ae4:	ldp	x29, x30, [sp], #16
  401ae8:	ret
  401aec:	stp	x29, x30, [sp, #-16]!
  401af0:	mov	x29, sp
  401af4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x13184>
  401af8:	add	x0, x0, #0x291
  401afc:	bl	40460c <sqrt@plt+0x2b4c>
  401b00:	ldp	x29, x30, [sp], #16
  401b04:	ret
  401b08:	sub	sp, sp, #0x30
  401b0c:	stp	x29, x30, [sp, #32]
  401b10:	add	x29, sp, #0x20
  401b14:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  401b18:	add	x8, x8, #0x2b8
  401b1c:	adrp	x0, 407000 <_ZdlPvm@@Base+0x184>
  401b20:	add	x0, x0, #0x21c
  401b24:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x13184>
  401b28:	add	x2, x2, #0x218
  401b2c:	stur	x0, [x29, #-8]
  401b30:	mov	x0, x8
  401b34:	str	x8, [sp, #16]
  401b38:	str	x2, [sp, #8]
  401b3c:	bl	406fc4 <_ZdlPvm@@Base+0x148>
  401b40:	ldur	x0, [x29, #-8]
  401b44:	ldr	x1, [sp, #16]
  401b48:	ldr	x2, [sp, #8]
  401b4c:	bl	4018e0 <__cxa_atexit@plt>
  401b50:	ldp	x29, x30, [sp, #32]
  401b54:	add	sp, sp, #0x30
  401b58:	ret
  401b5c:	stp	x29, x30, [sp, #-16]!
  401b60:	mov	x29, sp
  401b64:	bl	401ad0 <sqrt@plt+0x10>
  401b68:	bl	401aec <sqrt@plt+0x2c>
  401b6c:	bl	401b08 <sqrt@plt+0x48>
  401b70:	ldp	x29, x30, [sp], #16
  401b74:	ret
  401b78:	stp	x29, x30, [sp, #-16]!
  401b7c:	mov	x29, sp
  401b80:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401b84:	add	x0, x0, #0x2dc
  401b88:	adrp	x8, 404000 <sqrt@plt+0x2540>
  401b8c:	add	x8, x8, #0x60c
  401b90:	blr	x8
  401b94:	ldp	x29, x30, [sp], #16
  401b98:	ret
  401b9c:	stp	x29, x30, [sp, #-16]!
  401ba0:	mov	x29, sp
  401ba4:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401ba8:	add	x0, x0, #0x2dd
  401bac:	mov	w8, wzr
  401bb0:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401bb4:	add	x9, x9, #0x5f8
  401bb8:	mov	w1, w8
  401bbc:	blr	x9
  401bc0:	ldp	x29, x30, [sp], #16
  401bc4:	ret
  401bc8:	stp	x29, x30, [sp, #-16]!
  401bcc:	mov	x29, sp
  401bd0:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401bd4:	add	x0, x0, #0x3dd
  401bd8:	mov	w8, wzr
  401bdc:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401be0:	add	x9, x9, #0x5f8
  401be4:	mov	w1, w8
  401be8:	blr	x9
  401bec:	ldp	x29, x30, [sp], #16
  401bf0:	ret
  401bf4:	stp	x29, x30, [sp, #-16]!
  401bf8:	mov	x29, sp
  401bfc:	bl	401b78 <sqrt@plt+0xb8>
  401c00:	bl	401b9c <sqrt@plt+0xdc>
  401c04:	bl	401bc8 <sqrt@plt+0x108>
  401c08:	ldp	x29, x30, [sp], #16
  401c0c:	ret
  401c10:	stp	x29, x30, [sp, #-16]!
  401c14:	mov	x29, sp
  401c18:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401c1c:	add	x0, x0, #0x4e4
  401c20:	adrp	x8, 404000 <sqrt@plt+0x2540>
  401c24:	add	x8, x8, #0x8b0
  401c28:	blr	x8
  401c2c:	ldp	x29, x30, [sp], #16
  401c30:	ret
  401c34:	stp	x29, x30, [sp, #-16]!
  401c38:	mov	x29, sp
  401c3c:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401c40:	add	x0, x0, #0x4e5
  401c44:	mov	w8, wzr
  401c48:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401c4c:	add	x9, x9, #0x834
  401c50:	mov	w1, w8
  401c54:	blr	x9
  401c58:	ldp	x29, x30, [sp], #16
  401c5c:	ret
  401c60:	stp	x29, x30, [sp, #-16]!
  401c64:	mov	x29, sp
  401c68:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401c6c:	add	x0, x0, #0x5e5
  401c70:	mov	w8, wzr
  401c74:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401c78:	add	x9, x9, #0x834
  401c7c:	mov	w1, w8
  401c80:	blr	x9
  401c84:	ldp	x29, x30, [sp], #16
  401c88:	ret
  401c8c:	stp	x29, x30, [sp, #-16]!
  401c90:	mov	x29, sp
  401c94:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401c98:	add	x0, x0, #0x6e5
  401c9c:	mov	w8, wzr
  401ca0:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401ca4:	add	x9, x9, #0x834
  401ca8:	mov	w1, w8
  401cac:	blr	x9
  401cb0:	ldp	x29, x30, [sp], #16
  401cb4:	ret
  401cb8:	stp	x29, x30, [sp, #-16]!
  401cbc:	mov	x29, sp
  401cc0:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401cc4:	add	x0, x0, #0x7e5
  401cc8:	mov	w8, wzr
  401ccc:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401cd0:	add	x9, x9, #0x834
  401cd4:	mov	w1, w8
  401cd8:	blr	x9
  401cdc:	ldp	x29, x30, [sp], #16
  401ce0:	ret
  401ce4:	stp	x29, x30, [sp, #-16]!
  401ce8:	mov	x29, sp
  401cec:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401cf0:	add	x0, x0, #0x8e5
  401cf4:	mov	w8, wzr
  401cf8:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401cfc:	add	x9, x9, #0x834
  401d00:	mov	w1, w8
  401d04:	blr	x9
  401d08:	ldp	x29, x30, [sp], #16
  401d0c:	ret
  401d10:	stp	x29, x30, [sp, #-16]!
  401d14:	mov	x29, sp
  401d18:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401d1c:	add	x0, x0, #0x9e5
  401d20:	mov	w8, wzr
  401d24:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401d28:	add	x9, x9, #0x834
  401d2c:	mov	w1, w8
  401d30:	blr	x9
  401d34:	ldp	x29, x30, [sp], #16
  401d38:	ret
  401d3c:	stp	x29, x30, [sp, #-16]!
  401d40:	mov	x29, sp
  401d44:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401d48:	add	x0, x0, #0xae5
  401d4c:	mov	w8, wzr
  401d50:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401d54:	add	x9, x9, #0x834
  401d58:	mov	w1, w8
  401d5c:	blr	x9
  401d60:	ldp	x29, x30, [sp], #16
  401d64:	ret
  401d68:	stp	x29, x30, [sp, #-16]!
  401d6c:	mov	x29, sp
  401d70:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401d74:	add	x0, x0, #0xbe5
  401d78:	mov	w8, wzr
  401d7c:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401d80:	add	x9, x9, #0x834
  401d84:	mov	w1, w8
  401d88:	blr	x9
  401d8c:	ldp	x29, x30, [sp], #16
  401d90:	ret
  401d94:	stp	x29, x30, [sp, #-16]!
  401d98:	mov	x29, sp
  401d9c:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401da0:	add	x0, x0, #0xce5
  401da4:	mov	w8, wzr
  401da8:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401dac:	add	x9, x9, #0x834
  401db0:	mov	w1, w8
  401db4:	blr	x9
  401db8:	ldp	x29, x30, [sp], #16
  401dbc:	ret
  401dc0:	stp	x29, x30, [sp, #-16]!
  401dc4:	mov	x29, sp
  401dc8:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401dcc:	add	x0, x0, #0xde5
  401dd0:	mov	w8, wzr
  401dd4:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401dd8:	add	x9, x9, #0x834
  401ddc:	mov	w1, w8
  401de0:	blr	x9
  401de4:	ldp	x29, x30, [sp], #16
  401de8:	ret
  401dec:	stp	x29, x30, [sp, #-16]!
  401df0:	mov	x29, sp
  401df4:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401df8:	add	x0, x0, #0xee5
  401dfc:	mov	w8, wzr
  401e00:	adrp	x9, 404000 <sqrt@plt+0x2540>
  401e04:	add	x9, x9, #0x834
  401e08:	mov	w1, w8
  401e0c:	blr	x9
  401e10:	ldp	x29, x30, [sp], #16
  401e14:	ret
  401e18:	stp	x29, x30, [sp, #-16]!
  401e1c:	mov	x29, sp
  401e20:	bl	401c10 <sqrt@plt+0x150>
  401e24:	bl	401c34 <sqrt@plt+0x174>
  401e28:	bl	401c60 <sqrt@plt+0x1a0>
  401e2c:	bl	401c8c <sqrt@plt+0x1cc>
  401e30:	bl	401cb8 <sqrt@plt+0x1f8>
  401e34:	bl	401ce4 <sqrt@plt+0x224>
  401e38:	bl	401d10 <sqrt@plt+0x250>
  401e3c:	bl	401d3c <sqrt@plt+0x27c>
  401e40:	bl	401d68 <sqrt@plt+0x2a8>
  401e44:	bl	401d94 <sqrt@plt+0x2d4>
  401e48:	bl	401dc0 <sqrt@plt+0x300>
  401e4c:	bl	401dec <sqrt@plt+0x32c>
  401e50:	ldp	x29, x30, [sp], #16
  401e54:	ret
  401e58:	stp	x29, x30, [sp, #-16]!
  401e5c:	mov	x29, sp
  401e60:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401e64:	add	x0, x0, #0xff0
  401e68:	adrp	x8, 404000 <sqrt@plt+0x2540>
  401e6c:	add	x8, x8, #0xc4c
  401e70:	blr	x8
  401e74:	ldp	x29, x30, [sp], #16
  401e78:	ret
  401e7c:	stp	x29, x30, [sp, #-16]!
  401e80:	mov	x29, sp
  401e84:	bl	401e58 <sqrt@plt+0x398>
  401e88:	ldp	x29, x30, [sp], #16
  401e8c:	ret
  401e90:	mov	x29, #0x0                   	// #0
  401e94:	mov	x30, #0x0                   	// #0
  401e98:	mov	x5, x0
  401e9c:	ldr	x1, [sp]
  401ea0:	add	x2, sp, #0x8
  401ea4:	mov	x6, sp
  401ea8:	movz	x0, #0x0, lsl #48
  401eac:	movk	x0, #0x0, lsl #32
  401eb0:	movk	x0, #0x40, lsl #16
  401eb4:	movk	x0, #0x1f9c
  401eb8:	movz	x3, #0x0, lsl #48
  401ebc:	movk	x3, #0x0, lsl #32
  401ec0:	movk	x3, #0x40, lsl #16
  401ec4:	movk	x3, #0x81b0
  401ec8:	movz	x4, #0x0, lsl #48
  401ecc:	movk	x4, #0x0, lsl #32
  401ed0:	movk	x4, #0x40, lsl #16
  401ed4:	movk	x4, #0x8230
  401ed8:	bl	401830 <__libc_start_main@plt>
  401edc:	bl	4019f0 <abort@plt>
  401ee0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x12184>
  401ee4:	ldr	x0, [x0, #4064]
  401ee8:	cbz	x0, 401ef0 <sqrt@plt+0x430>
  401eec:	b	401a70 <__gmon_start__@plt>
  401ef0:	ret
  401ef4:	nop
  401ef8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x13184>
  401efc:	add	x0, x0, #0x270
  401f00:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x13184>
  401f04:	add	x1, x1, #0x270
  401f08:	cmp	x1, x0
  401f0c:	b.eq	401f24 <sqrt@plt+0x464>  // b.none
  401f10:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  401f14:	ldr	x1, [x1, #592]
  401f18:	cbz	x1, 401f24 <sqrt@plt+0x464>
  401f1c:	mov	x16, x1
  401f20:	br	x16
  401f24:	ret
  401f28:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x13184>
  401f2c:	add	x0, x0, #0x270
  401f30:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x13184>
  401f34:	add	x1, x1, #0x270
  401f38:	sub	x1, x1, x0
  401f3c:	lsr	x2, x1, #63
  401f40:	add	x1, x2, x1, asr #3
  401f44:	cmp	xzr, x1, asr #1
  401f48:	asr	x1, x1, #1
  401f4c:	b.eq	401f64 <sqrt@plt+0x4a4>  // b.none
  401f50:	adrp	x2, 408000 <_ZdlPvm@@Base+0x1184>
  401f54:	ldr	x2, [x2, #600]
  401f58:	cbz	x2, 401f64 <sqrt@plt+0x4a4>
  401f5c:	mov	x16, x2
  401f60:	br	x16
  401f64:	ret
  401f68:	stp	x29, x30, [sp, #-32]!
  401f6c:	mov	x29, sp
  401f70:	str	x19, [sp, #16]
  401f74:	adrp	x19, 41a000 <_ZdlPvm@@Base+0x13184>
  401f78:	ldrb	w0, [x19, #648]
  401f7c:	cbnz	w0, 401f8c <sqrt@plt+0x4cc>
  401f80:	bl	401ef8 <sqrt@plt+0x438>
  401f84:	mov	w0, #0x1                   	// #1
  401f88:	strb	w0, [x19, #648]
  401f8c:	ldr	x19, [sp, #16]
  401f90:	ldp	x29, x30, [sp], #32
  401f94:	ret
  401f98:	b	401f28 <sqrt@plt+0x468>
  401f9c:	stp	x29, x30, [sp, #-32]!
  401fa0:	str	x28, [sp, #16]
  401fa4:	mov	x29, sp
  401fa8:	sub	sp, sp, #0x270
  401fac:	adrp	x8, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  401fb0:	add	x8, x8, #0x78
  401fb4:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  401fb8:	add	x9, x9, #0x280
  401fbc:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x13184>
  401fc0:	add	x10, x10, #0x2d0
  401fc4:	mov	x11, xzr
  401fc8:	adrp	x12, 402000 <sqrt@plt+0x540>
  401fcc:	add	x12, x12, #0xb20
  401fd0:	adrp	x13, 41a000 <_ZdlPvm@@Base+0x13184>
  401fd4:	add	x13, x13, #0x24c
  401fd8:	adrp	x14, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  401fdc:	add	x14, x14, #0xff0
  401fe0:	adrp	x15, 408000 <_ZdlPvm@@Base+0x1184>
  401fe4:	add	x15, x15, #0x48a
  401fe8:	add	x15, x15, #0x1
  401fec:	adrp	x16, 41a000 <_ZdlPvm@@Base+0x13184>
  401ff0:	add	x16, x16, #0x2c8
  401ff4:	adrp	x17, 41a000 <_ZdlPvm@@Base+0x13184>
  401ff8:	add	x17, x17, #0x2a8
  401ffc:	adrp	x18, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  402000:	add	x18, x18, #0x90
  402004:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x13184>
  402008:	add	x2, x2, #0x220
  40200c:	stur	wzr, [x29, #-4]
  402010:	stur	w0, [x29, #-8]
  402014:	stur	x1, [x29, #-16]
  402018:	ldur	x1, [x29, #-16]
  40201c:	ldr	x1, [x1]
  402020:	str	x1, [x8]
  402024:	ldr	x0, [x9]
  402028:	mov	x1, x10
  40202c:	str	x11, [sp, #272]
  402030:	str	x12, [sp, #264]
  402034:	str	x13, [sp, #256]
  402038:	str	x14, [sp, #248]
  40203c:	str	x15, [sp, #240]
  402040:	str	x16, [sp, #232]
  402044:	str	x17, [sp, #224]
  402048:	str	x18, [sp, #216]
  40204c:	str	x2, [sp, #208]
  402050:	bl	401a80 <setbuf@plt>
  402054:	ldr	x8, [sp, #272]
  402058:	stur	x8, [x29, #-24]
  40205c:	ldr	x9, [sp, #264]
  402060:	stur	x9, [x29, #-32]
  402064:	stur	x8, [x29, #-40]
  402068:	stur	x8, [x29, #-48]
  40206c:	ldur	w0, [x29, #-8]
  402070:	ldur	x1, [x29, #-16]
  402074:	adrp	x2, 408000 <_ZdlPvm@@Base+0x1184>
  402078:	add	x2, x2, #0x3f6
  40207c:	adrp	x3, 408000 <_ZdlPvm@@Base+0x1184>
  402080:	add	x3, x3, #0x368
  402084:	mov	x8, xzr
  402088:	mov	x4, x8
  40208c:	bl	406ab4 <sqrt@plt+0x4ff4>
  402090:	stur	w0, [x29, #-52]
  402094:	mov	w9, #0xffffffff            	// #-1
  402098:	cmp	w0, w9
  40209c:	b.eq	402394 <sqrt@plt+0x8d4>  // b.none
  4020a0:	ldur	w8, [x29, #-52]
  4020a4:	cmp	w8, #0x3f
  4020a8:	str	w8, [sp, #204]
  4020ac:	b.eq	402360 <sqrt@plt+0x8a0>  // b.none
  4020b0:	b	4020b4 <sqrt@plt+0x5f4>
  4020b4:	ldr	w8, [sp, #204]
  4020b8:	cmp	w8, #0x63
  4020bc:	b.eq	402184 <sqrt@plt+0x6c4>  // b.none
  4020c0:	b	4020c4 <sqrt@plt+0x604>
  4020c4:	ldr	w8, [sp, #204]
  4020c8:	cmp	w8, #0x64
  4020cc:	b.eq	40219c <sqrt@plt+0x6dc>  // b.none
  4020d0:	b	4020d4 <sqrt@plt+0x614>
  4020d4:	ldr	w8, [sp, #204]
  4020d8:	cmp	w8, #0x66
  4020dc:	b.eq	4021ac <sqrt@plt+0x6ec>  // b.none
  4020e0:	b	4020e4 <sqrt@plt+0x624>
  4020e4:	ldr	w8, [sp, #204]
  4020e8:	cmp	w8, #0x68
  4020ec:	b.eq	4021bc <sqrt@plt+0x6fc>  // b.none
  4020f0:	b	4020f4 <sqrt@plt+0x634>
  4020f4:	ldr	w8, [sp, #204]
  4020f8:	cmp	w8, #0x69
  4020fc:	b.eq	402260 <sqrt@plt+0x7a0>  // b.none
  402100:	b	402104 <sqrt@plt+0x644>
  402104:	ldr	w8, [sp, #204]
  402108:	cmp	w8, #0x6b
  40210c:	b.eq	402278 <sqrt@plt+0x7b8>  // b.none
  402110:	b	402114 <sqrt@plt+0x654>
  402114:	ldr	w8, [sp, #204]
  402118:	cmp	w8, #0x6c
  40211c:	b.eq	402298 <sqrt@plt+0x7d8>  // b.none
  402120:	b	402124 <sqrt@plt+0x664>
  402124:	ldr	w8, [sp, #204]
  402128:	cmp	w8, #0x6e
  40212c:	b.eq	4022bc <sqrt@plt+0x7fc>  // b.none
  402130:	b	402134 <sqrt@plt+0x674>
  402134:	ldr	w8, [sp, #204]
  402138:	cmp	w8, #0x6f
  40213c:	b.eq	4022e0 <sqrt@plt+0x820>  // b.none
  402140:	b	402144 <sqrt@plt+0x684>
  402144:	ldr	w8, [sp, #204]
  402148:	cmp	w8, #0x74
  40214c:	b.eq	4022f0 <sqrt@plt+0x830>  // b.none
  402150:	b	402154 <sqrt@plt+0x694>
  402154:	ldr	w8, [sp, #204]
  402158:	cmp	w8, #0x76
  40215c:	b.eq	402320 <sqrt@plt+0x860>  // b.none
  402160:	b	402164 <sqrt@plt+0x6a4>
  402164:	ldr	w8, [sp, #204]
  402168:	cmp	w8, #0x77
  40216c:	b.eq	402310 <sqrt@plt+0x850>  // b.none
  402170:	b	402174 <sqrt@plt+0x6b4>
  402174:	ldr	w8, [sp, #204]
  402178:	cmp	w8, #0x100
  40217c:	b.eq	402344 <sqrt@plt+0x884>  // b.none
  402180:	b	402378 <sqrt@plt+0x8b8>
  402184:	ldr	x8, [sp, #216]
  402188:	ldr	x9, [x8]
  40218c:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x13184>
  402190:	add	x10, x10, #0x230
  402194:	str	x9, [x10]
  402198:	b	402390 <sqrt@plt+0x8d0>
  40219c:	ldr	x8, [sp, #216]
  4021a0:	ldr	x9, [x8]
  4021a4:	stur	x9, [x29, #-40]
  4021a8:	b	402390 <sqrt@plt+0x8d0>
  4021ac:	ldr	x8, [sp, #216]
  4021b0:	ldr	x9, [x8]
  4021b4:	stur	x9, [x29, #-48]
  4021b8:	b	402390 <sqrt@plt+0x8d0>
  4021bc:	ldr	x8, [sp, #216]
  4021c0:	ldr	x1, [x8]
  4021c4:	mov	w0, #0x68                  	// #104
  4021c8:	mov	w2, #0x1                   	// #1
  4021cc:	ldr	x3, [sp, #208]
  4021d0:	bl	403158 <sqrt@plt+0x1698>
  4021d4:	ldr	x8, [sp, #208]
  4021d8:	ldr	w0, [x8]
  4021dc:	bl	406eac <_ZdlPvm@@Base+0x30>
  4021e0:	cbnz	w0, 40225c <sqrt@plt+0x79c>
  4021e4:	ldr	x8, [sp, #208]
  4021e8:	ldr	w9, [x8]
  4021ec:	add	w9, w9, #0x1
  4021f0:	str	w9, [x8]
  4021f4:	mov	w0, w9
  4021f8:	bl	406eac <_ZdlPvm@@Base+0x30>
  4021fc:	cmp	w0, #0x0
  402200:	cset	w9, ne  // ne = any
  402204:	eor	w9, w9, #0x1
  402208:	tbnz	w9, #0, 402210 <sqrt@plt+0x750>
  40220c:	b	402214 <sqrt@plt+0x754>
  402210:	b	4021e4 <sqrt@plt+0x724>
  402214:	ldr	x8, [sp, #216]
  402218:	ldr	x1, [x8]
  40221c:	sub	x9, x29, #0x48
  402220:	mov	x0, x9
  402224:	str	x9, [sp, #192]
  402228:	bl	404bfc <sqrt@plt+0x313c>
  40222c:	ldr	x8, [sp, #208]
  402230:	ldr	w1, [x8]
  402234:	sub	x9, x29, #0x58
  402238:	mov	x0, x9
  40223c:	str	x9, [sp, #184]
  402240:	bl	404c64 <sqrt@plt+0x31a4>
  402244:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402248:	add	x0, x0, #0x40f
  40224c:	ldr	x1, [sp, #192]
  402250:	ldr	x2, [sp, #184]
  402254:	ldr	x3, [sp, #248]
  402258:	bl	405080 <sqrt@plt+0x35c0>
  40225c:	b	402390 <sqrt@plt+0x8d0>
  402260:	ldr	x8, [sp, #216]
  402264:	ldr	x9, [x8]
  402268:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x13184>
  40226c:	add	x10, x10, #0x228
  402270:	str	x9, [x10]
  402274:	b	402390 <sqrt@plt+0x8d0>
  402278:	ldr	x8, [sp, #216]
  40227c:	ldr	x1, [x8]
  402280:	mov	w0, #0x6b                  	// #107
  402284:	mov	w2, #0x1                   	// #1
  402288:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x13184>
  40228c:	add	x3, x3, #0x244
  402290:	bl	403158 <sqrt@plt+0x1698>
  402294:	b	402390 <sqrt@plt+0x8d0>
  402298:	ldr	x8, [sp, #216]
  40229c:	ldr	x1, [x8]
  4022a0:	mov	w0, #0x6c                  	// #108
  4022a4:	mov	w9, wzr
  4022a8:	mov	w2, w9
  4022ac:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x13184>
  4022b0:	add	x3, x3, #0x240
  4022b4:	bl	403158 <sqrt@plt+0x1698>
  4022b8:	b	402390 <sqrt@plt+0x8d0>
  4022bc:	ldr	x8, [sp, #216]
  4022c0:	ldr	x1, [x8]
  4022c4:	mov	w0, #0x6e                  	// #110
  4022c8:	mov	w9, wzr
  4022cc:	mov	w2, w9
  4022d0:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x13184>
  4022d4:	add	x3, x3, #0x238
  4022d8:	bl	403158 <sqrt@plt+0x1698>
  4022dc:	b	402390 <sqrt@plt+0x8d0>
  4022e0:	ldr	x8, [sp, #216]
  4022e4:	ldr	x9, [x8]
  4022e8:	stur	x9, [x29, #-24]
  4022ec:	b	402390 <sqrt@plt+0x8d0>
  4022f0:	ldr	x8, [sp, #216]
  4022f4:	ldr	x1, [x8]
  4022f8:	mov	w0, #0x74                  	// #116
  4022fc:	mov	w2, #0x1                   	// #1
  402300:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x13184>
  402304:	add	x3, x3, #0x23c
  402308:	bl	403158 <sqrt@plt+0x1698>
  40230c:	b	402390 <sqrt@plt+0x8d0>
  402310:	adrp	x8, 403000 <sqrt@plt+0x1540>
  402314:	add	x8, x8, #0x2c8
  402318:	stur	x8, [x29, #-32]
  40231c:	b	402390 <sqrt@plt+0x8d0>
  402320:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  402324:	add	x8, x8, #0x268
  402328:	ldr	x1, [x8]
  40232c:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402330:	add	x0, x0, #0x42e
  402334:	bl	401ab0 <printf@plt>
  402338:	mov	w9, wzr
  40233c:	mov	w0, w9
  402340:	bl	401a30 <exit@plt>
  402344:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  402348:	add	x8, x8, #0x278
  40234c:	ldr	x0, [x8]
  402350:	bl	4034c4 <sqrt@plt+0x1a04>
  402354:	mov	w9, wzr
  402358:	mov	w0, w9
  40235c:	bl	401a30 <exit@plt>
  402360:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  402364:	add	x8, x8, #0x280
  402368:	ldr	x0, [x8]
  40236c:	bl	4034c4 <sqrt@plt+0x1a04>
  402370:	mov	w0, #0x1                   	// #1
  402374:	bl	401a30 <exit@plt>
  402378:	mov	w8, wzr
  40237c:	mov	w0, w8
  402380:	mov	w1, #0xba                  	// #186
  402384:	adrp	x2, 408000 <_ZdlPvm@@Base+0x1184>
  402388:	add	x2, x2, #0x44e
  40238c:	bl	4042f4 <sqrt@plt+0x2834>
  402390:	b	40206c <sqrt@plt+0x5ac>
  402394:	ldr	x8, [sp, #256]
  402398:	ldr	w9, [x8]
  40239c:	ldur	w10, [x29, #-8]
  4023a0:	cmp	w9, w10
  4023a4:	b.lt	4023c8 <sqrt@plt+0x908>  // b.tstop
  4023a8:	ldur	x8, [x29, #-48]
  4023ac:	cbnz	x8, 4023c8 <sqrt@plt+0x908>
  4023b0:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  4023b4:	add	x0, x0, #0x46c
  4023b8:	ldr	x1, [sp, #248]
  4023bc:	ldr	x2, [sp, #248]
  4023c0:	ldr	x3, [sp, #248]
  4023c4:	bl	4050c4 <sqrt@plt+0x3604>
  4023c8:	ldur	x8, [x29, #-40]
  4023cc:	cbnz	x8, 4023f8 <sqrt@plt+0x938>
  4023d0:	bl	4034fc <sqrt@plt+0x1a3c>
  4023d4:	stur	x0, [x29, #-96]
  4023d8:	ldur	x0, [x29, #-96]
  4023dc:	bl	403604 <sqrt@plt+0x1b44>
  4023e0:	ldur	x8, [x29, #-96]
  4023e4:	str	x8, [sp, #176]
  4023e8:	cbz	x8, 4023f4 <sqrt@plt+0x934>
  4023ec:	ldr	x0, [sp, #176]
  4023f0:	bl	401940 <_ZdaPv@plt>
  4023f4:	b	402400 <sqrt@plt+0x940>
  4023f8:	ldur	x0, [x29, #-40]
  4023fc:	bl	403604 <sqrt@plt+0x1b44>
  402400:	bl	40364c <sqrt@plt+0x1b8c>
  402404:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  402408:	add	x8, x8, #0x230
  40240c:	ldr	x0, [x8]
  402410:	bl	403604 <sqrt@plt+0x1b44>
  402414:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  402418:	add	x8, x8, #0x228
  40241c:	ldr	x0, [x8]
  402420:	bl	403604 <sqrt@plt+0x1b44>
  402424:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  402428:	add	x8, x8, #0x23c
  40242c:	ldrsw	x0, [x8]
  402430:	bl	4016b0 <_Znam@plt>
  402434:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  402438:	add	x8, x8, #0x2a0
  40243c:	str	x0, [x8]
  402440:	bl	4036f0 <sqrt@plt+0x1c30>
  402444:	ldur	x8, [x29, #-24]
  402448:	cbnz	x8, 402498 <sqrt@plt+0x9d8>
  40244c:	ldr	x8, [sp, #256]
  402450:	ldr	w9, [x8]
  402454:	ldur	w10, [x29, #-8]
  402458:	cmp	w9, w10
  40245c:	b.ge	402484 <sqrt@plt+0x9c4>  // b.tcont
  402460:	ldur	x8, [x29, #-16]
  402464:	ldr	x9, [sp, #256]
  402468:	ldrsw	x10, [x9]
  40246c:	mov	x11, #0x8                   	// #8
  402470:	mul	x10, x11, x10
  402474:	add	x8, x8, x10
  402478:	ldr	x8, [x8]
  40247c:	str	x8, [sp, #168]
  402480:	b	402490 <sqrt@plt+0x9d0>
  402484:	adrp	x8, 408000 <_ZdlPvm@@Base+0x1184>
  402488:	add	x8, x8, #0x486
  40248c:	str	x8, [sp, #168]
  402490:	ldr	x8, [sp, #168]
  402494:	stur	x8, [x29, #-24]
  402498:	ldur	x0, [x29, #-24]
  40249c:	adrp	x8, 408000 <_ZdlPvm@@Base+0x1184>
  4024a0:	add	x8, x8, #0x48a
  4024a4:	ldrb	w1, [x8]
  4024a8:	bl	401930 <strrchr@plt>
  4024ac:	stur	x0, [x29, #-104]
  4024b0:	ldr	x8, [sp, #240]
  4024b4:	stur	x8, [x29, #-120]
  4024b8:	ldur	x8, [x29, #-120]
  4024bc:	ldrb	w9, [x8]
  4024c0:	cbz	w9, 402510 <sqrt@plt+0xa50>
  4024c4:	ldur	x0, [x29, #-24]
  4024c8:	ldur	x8, [x29, #-120]
  4024cc:	ldrb	w1, [x8]
  4024d0:	bl	401930 <strrchr@plt>
  4024d4:	stur	x0, [x29, #-112]
  4024d8:	ldur	x8, [x29, #-112]
  4024dc:	cbz	x8, 402500 <sqrt@plt+0xa40>
  4024e0:	ldur	x8, [x29, #-104]
  4024e4:	cbz	x8, 4024f8 <sqrt@plt+0xa38>
  4024e8:	ldur	x8, [x29, #-112]
  4024ec:	ldur	x9, [x29, #-104]
  4024f0:	cmp	x8, x9
  4024f4:	b.ls	402500 <sqrt@plt+0xa40>  // b.plast
  4024f8:	ldur	x8, [x29, #-112]
  4024fc:	stur	x8, [x29, #-104]
  402500:	ldur	x8, [x29, #-120]
  402504:	add	x8, x8, #0x1
  402508:	stur	x8, [x29, #-120]
  40250c:	b	4024b8 <sqrt@plt+0x9f8>
  402510:	ldur	x8, [x29, #-104]
  402514:	cbz	x8, 402564 <sqrt@plt+0xaa4>
  402518:	ldur	x0, [x29, #-24]
  40251c:	bl	408154 <_ZdlPvm@@Base+0x12d8>
  402520:	stur	x0, [x29, #-136]
  402524:	ldur	x8, [x29, #-136]
  402528:	ldur	x9, [x29, #-104]
  40252c:	ldur	x10, [x29, #-24]
  402530:	subs	x9, x9, x10
  402534:	add	x8, x8, x9
  402538:	mov	w11, #0x0                   	// #0
  40253c:	strb	w11, [x8]
  402540:	ldur	x0, [x29, #-136]
  402544:	bl	406d50 <sqrt@plt+0x5290>
  402548:	stur	x0, [x29, #-128]
  40254c:	ldur	x8, [x29, #-136]
  402550:	str	x8, [sp, #160]
  402554:	cbz	x8, 402560 <sqrt@plt+0xaa0>
  402558:	ldr	x0, [sp, #160]
  40255c:	bl	401940 <_ZdaPv@plt>
  402560:	b	402574 <sqrt@plt+0xab4>
  402564:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402568:	add	x0, x0, #0x48c
  40256c:	bl	406d50 <sqrt@plt+0x5290>
  402570:	stur	x0, [x29, #-128]
  402574:	ldur	x8, [x29, #-104]
  402578:	cbz	x8, 40258c <sqrt@plt+0xacc>
  40257c:	ldur	x8, [x29, #-104]
  402580:	add	x8, x8, #0x1
  402584:	str	x8, [sp, #152]
  402588:	b	402594 <sqrt@plt+0xad4>
  40258c:	ldur	x8, [x29, #-24]
  402590:	str	x8, [sp, #152]
  402594:	ldr	x8, [sp, #152]
  402598:	stur	x8, [x29, #-144]
  40259c:	ldur	x0, [x29, #-144]
  4025a0:	bl	401720 <strlen@plt>
  4025a4:	add	x8, x0, #0x3
  4025a8:	subs	x8, x8, #0x1
  4025ac:	ldur	x9, [x29, #-128]
  4025b0:	cmp	x8, x9
  4025b4:	b.ls	4025fc <sqrt@plt+0xb3c>  // b.plast
  4025b8:	ldur	x1, [x29, #-144]
  4025bc:	sub	x8, x29, #0xa0
  4025c0:	mov	x0, x8
  4025c4:	str	x8, [sp, #144]
  4025c8:	bl	404bfc <sqrt@plt+0x313c>
  4025cc:	sub	x8, x29, #0xb0
  4025d0:	mov	x0, x8
  4025d4:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4025d8:	add	x1, x1, #0x4b1
  4025dc:	str	x8, [sp, #136]
  4025e0:	bl	404bfc <sqrt@plt+0x313c>
  4025e4:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  4025e8:	add	x0, x0, #0x48e
  4025ec:	ldr	x1, [sp, #144]
  4025f0:	ldr	x2, [sp, #136]
  4025f4:	ldr	x3, [sp, #248]
  4025f8:	bl	4050c4 <sqrt@plt+0x3604>
  4025fc:	ldur	x8, [x29, #-104]
  402600:	cbz	x8, 40266c <sqrt@plt+0xbac>
  402604:	ldur	x8, [x29, #-104]
  402608:	add	x8, x8, #0x1
  40260c:	stur	x8, [x29, #-104]
  402610:	ldur	x8, [x29, #-104]
  402614:	ldur	x9, [x29, #-24]
  402618:	subs	x8, x8, x9
  40261c:	add	x0, x8, #0xe
  402620:	bl	4016b0 <_Znam@plt>
  402624:	ldr	x8, [sp, #232]
  402628:	str	x0, [x8]
  40262c:	ldr	x0, [x8]
  402630:	ldur	x1, [x29, #-24]
  402634:	ldur	x9, [x29, #-104]
  402638:	ldur	x10, [x29, #-24]
  40263c:	subs	x2, x9, x10
  402640:	bl	4016d0 <memcpy@plt>
  402644:	ldr	x8, [sp, #232]
  402648:	ldr	x9, [x8]
  40264c:	ldur	x10, [x29, #-104]
  402650:	ldur	x11, [x29, #-24]
  402654:	subs	x10, x10, x11
  402658:	add	x0, x9, x10
  40265c:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  402660:	add	x1, x1, #0x4b4
  402664:	bl	4017f0 <strcpy@plt>
  402668:	b	402680 <sqrt@plt+0xbc0>
  40266c:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402670:	add	x0, x0, #0x4b4
  402674:	bl	408154 <_ZdlPvm@@Base+0x12d8>
  402678:	ldr	x8, [sp, #232]
  40267c:	str	x0, [x8]
  402680:	bl	404430 <sqrt@plt+0x2970>
  402684:	ldr	x8, [sp, #232]
  402688:	ldr	x0, [x8]
  40268c:	bl	401850 <mkstemp@plt>
  402690:	stur	w0, [x29, #-180]
  402694:	ldur	w9, [x29, #-180]
  402698:	cmp	w9, #0x0
  40269c:	cset	w9, ge  // ge = tcont
  4026a0:	tbnz	w9, #0, 4026e0 <sqrt@plt+0xc20>
  4026a4:	bl	401950 <__errno_location@plt>
  4026a8:	ldr	w0, [x0]
  4026ac:	bl	4017e0 <strerror@plt>
  4026b0:	sub	x8, x29, #0xc8
  4026b4:	str	x0, [sp, #128]
  4026b8:	mov	x0, x8
  4026bc:	ldr	x1, [sp, #128]
  4026c0:	str	x8, [sp, #120]
  4026c4:	bl	404bfc <sqrt@plt+0x313c>
  4026c8:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  4026cc:	add	x0, x0, #0x4c2
  4026d0:	ldr	x1, [sp, #120]
  4026d4:	ldr	x2, [sp, #248]
  4026d8:	ldr	x3, [sp, #248]
  4026dc:	bl	4050c4 <sqrt@plt+0x3604>
  4026e0:	ldur	w0, [x29, #-180]
  4026e4:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4026e8:	add	x1, x1, #0x40d
  4026ec:	bl	401a60 <fdopen@plt>
  4026f0:	ldr	x8, [sp, #224]
  4026f4:	str	x0, [x8]
  4026f8:	ldr	x9, [x8]
  4026fc:	cbnz	x9, 402718 <sqrt@plt+0xc58>
  402700:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402704:	add	x0, x0, #0x4e8
  402708:	ldr	x1, [sp, #248]
  40270c:	ldr	x2, [sp, #248]
  402710:	ldr	x3, [sp, #248]
  402714:	bl	4050c4 <sqrt@plt+0x3604>
  402718:	ldr	x8, [sp, #224]
  40271c:	ldr	x0, [x8]
  402720:	mov	x1, #0x24                  	// #36
  402724:	mov	w9, wzr
  402728:	mov	w2, w9
  40272c:	bl	401aa0 <fseek@plt>
  402730:	cmp	w0, #0x0
  402734:	cset	w9, ge  // ge = tcont
  402738:	tbnz	w9, #0, 402778 <sqrt@plt+0xcb8>
  40273c:	bl	401950 <__errno_location@plt>
  402740:	ldr	w0, [x0]
  402744:	bl	4017e0 <strerror@plt>
  402748:	sub	x8, x29, #0xd8
  40274c:	str	x0, [sp, #112]
  402750:	mov	x0, x8
  402754:	ldr	x1, [sp, #112]
  402758:	str	x8, [sp, #104]
  40275c:	bl	404bfc <sqrt@plt+0x313c>
  402760:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402764:	add	x0, x0, #0x4f6
  402768:	ldr	x1, [sp, #104]
  40276c:	ldr	x2, [sp, #248]
  402770:	ldr	x3, [sp, #248]
  402774:	bl	4050c4 <sqrt@plt+0x3604>
  402778:	stur	wzr, [x29, #-220]
  40277c:	ldur	x8, [x29, #-48]
  402780:	cbz	x8, 4029b8 <sqrt@plt+0xef8>
  402784:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  402788:	add	x8, x8, #0x270
  40278c:	ldr	x8, [x8]
  402790:	stur	x8, [x29, #-232]
  402794:	ldur	x0, [x29, #-48]
  402798:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  40279c:	add	x1, x1, #0x81a
  4027a0:	bl	401980 <strcmp@plt>
  4027a4:	cbz	w0, 40281c <sqrt@plt+0xd5c>
  4027a8:	bl	401950 <__errno_location@plt>
  4027ac:	str	wzr, [x0]
  4027b0:	ldur	x0, [x29, #-48]
  4027b4:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4027b8:	add	x1, x1, #0x683
  4027bc:	bl	401970 <fopen@plt>
  4027c0:	stur	x0, [x29, #-232]
  4027c4:	ldur	x8, [x29, #-232]
  4027c8:	cbnz	x8, 40281c <sqrt@plt+0xd5c>
  4027cc:	ldur	x1, [x29, #-48]
  4027d0:	sub	x8, x29, #0xf8
  4027d4:	mov	x0, x8
  4027d8:	str	x8, [sp, #96]
  4027dc:	bl	404bfc <sqrt@plt+0x313c>
  4027e0:	bl	401950 <__errno_location@plt>
  4027e4:	ldr	w0, [x0]
  4027e8:	bl	4017e0 <strerror@plt>
  4027ec:	add	x8, sp, #0x168
  4027f0:	str	x0, [sp, #88]
  4027f4:	mov	x0, x8
  4027f8:	ldr	x1, [sp, #88]
  4027fc:	str	x8, [sp, #80]
  402800:	bl	404bfc <sqrt@plt+0x313c>
  402804:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402808:	add	x0, x0, #0x517
  40280c:	ldr	x1, [sp, #96]
  402810:	ldr	x2, [sp, #80]
  402814:	ldr	x3, [sp, #248]
  402818:	bl	4050c4 <sqrt@plt+0x3604>
  40281c:	add	x0, sp, #0x158
  402820:	bl	406fc4 <_ZdlPvm@@Base+0x148>
  402824:	mov	w8, #0x1                   	// #1
  402828:	str	w8, [sp, #340]
  40282c:	ldur	x0, [x29, #-232]
  402830:	bl	401880 <getc@plt>
  402834:	str	w0, [sp, #76]
  402838:	b	40283c <sqrt@plt+0xd7c>
  40283c:	ldr	w8, [sp, #76]
  402840:	str	w8, [sp, #336]
  402844:	ldr	w8, [sp, #336]
  402848:	mov	w9, #0x0                   	// #0
  40284c:	cmp	w8, #0xa
  402850:	str	w9, [sp, #72]
  402854:	b.eq	40286c <sqrt@plt+0xdac>  // b.none
  402858:	ldr	w8, [sp, #336]
  40285c:	mov	w9, #0xffffffff            	// #-1
  402860:	cmp	w8, w9
  402864:	cset	w8, ne  // ne = any
  402868:	str	w8, [sp, #72]
  40286c:	ldr	w8, [sp, #72]
  402870:	tbnz	w8, #0, 402878 <sqrt@plt+0xdb8>
  402874:	b	4028ec <sqrt@plt+0xe2c>
  402878:	ldr	w8, [sp, #336]
  40287c:	cbnz	w8, 4028bc <sqrt@plt+0xdfc>
  402880:	ldur	x0, [x29, #-48]
  402884:	ldr	w1, [sp, #340]
  402888:	adrp	x2, 408000 <_ZdlPvm@@Base+0x1184>
  40288c:	add	x2, x2, #0x52b
  402890:	ldr	x3, [sp, #248]
  402894:	ldr	x4, [sp, #248]
  402898:	ldr	x5, [sp, #248]
  40289c:	bl	405108 <sqrt@plt+0x3648>
  4028a0:	b	4028a4 <sqrt@plt+0xde4>
  4028a4:	b	4028d0 <sqrt@plt+0xe10>
  4028a8:	str	x0, [sp, #328]
  4028ac:	str	w1, [sp, #324]
  4028b0:	add	x0, sp, #0x158
  4028b4:	bl	40721c <_ZdlPvm@@Base+0x3a0>
  4028b8:	b	402b18 <sqrt@plt+0x1058>
  4028bc:	ldr	w8, [sp, #336]
  4028c0:	add	x0, sp, #0x158
  4028c4:	mov	w1, w8
  4028c8:	bl	40432c <sqrt@plt+0x286c>
  4028cc:	b	4028d0 <sqrt@plt+0xe10>
  4028d0:	ldur	x0, [x29, #-232]
  4028d4:	bl	401880 <getc@plt>
  4028d8:	str	w0, [sp, #68]
  4028dc:	b	4028e0 <sqrt@plt+0xe20>
  4028e0:	ldr	w8, [sp, #68]
  4028e4:	str	w8, [sp, #336]
  4028e8:	b	402844 <sqrt@plt+0xd84>
  4028ec:	add	x0, sp, #0x158
  4028f0:	bl	404394 <sqrt@plt+0x28d4>
  4028f4:	str	w0, [sp, #64]
  4028f8:	b	4028fc <sqrt@plt+0xe3c>
  4028fc:	ldr	w8, [sp, #64]
  402900:	cmp	w8, #0x0
  402904:	cset	w9, le
  402908:	tbnz	w9, #0, 402968 <sqrt@plt+0xea8>
  40290c:	add	x0, sp, #0x158
  402910:	mov	w8, wzr
  402914:	mov	w1, w8
  402918:	bl	40432c <sqrt@plt+0x286c>
  40291c:	b	402920 <sqrt@plt+0xe60>
  402920:	ldur	x8, [x29, #-32]
  402924:	add	x0, sp, #0x158
  402928:	str	x8, [sp, #56]
  40292c:	bl	4043ac <sqrt@plt+0x28ec>
  402930:	str	x0, [sp, #48]
  402934:	b	402938 <sqrt@plt+0xe78>
  402938:	ldr	x0, [sp, #48]
  40293c:	ldr	x8, [sp, #56]
  402940:	blr	x8
  402944:	str	w0, [sp, #44]
  402948:	b	40294c <sqrt@plt+0xe8c>
  40294c:	ldr	w8, [sp, #44]
  402950:	cbnz	w8, 40295c <sqrt@plt+0xe9c>
  402954:	mov	w8, #0x1                   	// #1
  402958:	stur	w8, [x29, #-220]
  40295c:	add	x0, sp, #0x158
  402960:	bl	407d50 <_ZdlPvm@@Base+0xed4>
  402964:	b	402968 <sqrt@plt+0xea8>
  402968:	ldr	w8, [sp, #336]
  40296c:	mov	w9, #0xffffffff            	// #-1
  402970:	cmp	w8, w9
  402974:	b.ne	40297c <sqrt@plt+0xebc>  // b.any
  402978:	b	40298c <sqrt@plt+0xecc>
  40297c:	ldr	w8, [sp, #340]
  402980:	add	w8, w8, #0x1
  402984:	str	w8, [sp, #340]
  402988:	b	40282c <sqrt@plt+0xd6c>
  40298c:	ldur	x8, [x29, #-232]
  402990:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  402994:	add	x9, x9, #0x270
  402998:	ldr	x9, [x9]
  40299c:	cmp	x8, x9
  4029a0:	b.eq	4029b0 <sqrt@plt+0xef0>  // b.none
  4029a4:	ldur	x0, [x29, #-232]
  4029a8:	bl	401770 <fclose@plt>
  4029ac:	b	4029b0 <sqrt@plt+0xef0>
  4029b0:	add	x0, sp, #0x158
  4029b4:	bl	40721c <_ZdlPvm@@Base+0x3a0>
  4029b8:	ldr	x8, [sp, #256]
  4029bc:	ldr	w9, [x8]
  4029c0:	str	w9, [sp, #320]
  4029c4:	ldr	w8, [sp, #320]
  4029c8:	ldur	w9, [x29, #-8]
  4029cc:	cmp	w8, w9
  4029d0:	b.ge	402a10 <sqrt@plt+0xf50>  // b.tcont
  4029d4:	ldur	x8, [x29, #-32]
  4029d8:	ldur	x9, [x29, #-16]
  4029dc:	ldrsw	x10, [sp, #320]
  4029e0:	mov	x11, #0x8                   	// #8
  4029e4:	mul	x10, x11, x10
  4029e8:	add	x9, x9, x10
  4029ec:	ldr	x0, [x9]
  4029f0:	blr	x8
  4029f4:	cbnz	w0, 402a00 <sqrt@plt+0xf40>
  4029f8:	mov	w8, #0x1                   	// #1
  4029fc:	stur	w8, [x29, #-220]
  402a00:	ldr	w8, [sp, #320]
  402a04:	add	w8, w8, #0x1
  402a08:	str	w8, [sp, #320]
  402a0c:	b	4029c4 <sqrt@plt+0xf04>
  402a10:	bl	403a74 <sqrt@plt+0x1fb4>
  402a14:	ldr	x8, [sp, #224]
  402a18:	ldr	x0, [x8]
  402a1c:	bl	401770 <fclose@plt>
  402a20:	cmp	w0, #0x0
  402a24:	cset	w9, ge  // ge = tcont
  402a28:	tbnz	w9, #0, 402a68 <sqrt@plt+0xfa8>
  402a2c:	bl	401950 <__errno_location@plt>
  402a30:	ldr	w0, [x0]
  402a34:	bl	4017e0 <strerror@plt>
  402a38:	add	x8, sp, #0x130
  402a3c:	str	x0, [sp, #32]
  402a40:	mov	x0, x8
  402a44:	ldr	x1, [sp, #32]
  402a48:	str	x8, [sp, #24]
  402a4c:	bl	404bfc <sqrt@plt+0x313c>
  402a50:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402a54:	add	x0, x0, #0x54d
  402a58:	ldr	x1, [sp, #24]
  402a5c:	ldr	x2, [sp, #248]
  402a60:	ldr	x3, [sp, #248]
  402a64:	bl	4050c4 <sqrt@plt+0x3604>
  402a68:	ldur	x0, [x29, #-24]
  402a6c:	bl	401720 <strlen@plt>
  402a70:	add	x0, x0, #0x3
  402a74:	bl	4016b0 <_Znam@plt>
  402a78:	str	x0, [sp, #296]
  402a7c:	ldr	x0, [sp, #296]
  402a80:	ldur	x1, [x29, #-24]
  402a84:	bl	4017f0 <strcpy@plt>
  402a88:	ldr	x8, [sp, #296]
  402a8c:	mov	x0, x8
  402a90:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  402a94:	add	x1, x1, #0x4b1
  402a98:	bl	401a90 <strcat@plt>
  402a9c:	ldr	x8, [sp, #232]
  402aa0:	ldr	x9, [x8]
  402aa4:	ldr	x1, [sp, #296]
  402aa8:	mov	x0, x9
  402aac:	bl	4018b0 <rename@plt>
  402ab0:	cmp	w0, #0x0
  402ab4:	cset	w10, ge  // ge = tcont
  402ab8:	tbnz	w10, #0, 402af8 <sqrt@plt+0x1038>
  402abc:	bl	401950 <__errno_location@plt>
  402ac0:	ldr	w0, [x0]
  402ac4:	bl	4017e0 <strerror@plt>
  402ac8:	add	x8, sp, #0x118
  402acc:	str	x0, [sp, #16]
  402ad0:	mov	x0, x8
  402ad4:	ldr	x1, [sp, #16]
  402ad8:	str	x8, [sp, #8]
  402adc:	bl	404bfc <sqrt@plt+0x313c>
  402ae0:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402ae4:	add	x0, x0, #0x574
  402ae8:	ldr	x1, [sp, #8]
  402aec:	ldr	x2, [sp, #248]
  402af0:	ldr	x3, [sp, #248]
  402af4:	bl	4050c4 <sqrt@plt+0x3604>
  402af8:	mov	x8, xzr
  402afc:	ldr	x9, [sp, #232]
  402b00:	str	x8, [x9]
  402b04:	ldur	w0, [x29, #-220]
  402b08:	add	sp, sp, #0x270
  402b0c:	ldr	x28, [sp, #16]
  402b10:	ldp	x29, x30, [sp], #32
  402b14:	ret
  402b18:	ldr	x0, [sp, #328]
  402b1c:	bl	401a50 <_Unwind_Resume@plt>
  402b20:	sub	sp, sp, #0xc0
  402b24:	stp	x29, x30, [sp, #176]
  402b28:	add	x29, sp, #0xb0
  402b2c:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  402b30:	add	x1, x1, #0x683
  402b34:	adrp	x8, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  402b38:	add	x8, x8, #0xbe5
  402b3c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  402b40:	add	x9, x9, #0x2a0
  402b44:	stur	x0, [x29, #-16]
  402b48:	str	x1, [sp, #80]
  402b4c:	str	x8, [sp, #72]
  402b50:	str	x9, [sp, #64]
  402b54:	bl	401950 <__errno_location@plt>
  402b58:	str	wzr, [x0]
  402b5c:	ldur	x0, [x29, #-16]
  402b60:	ldr	x1, [sp, #80]
  402b64:	bl	401970 <fopen@plt>
  402b68:	stur	x0, [x29, #-24]
  402b6c:	ldur	x8, [x29, #-24]
  402b70:	cbnz	x8, 402bd0 <sqrt@plt+0x1110>
  402b74:	ldur	x1, [x29, #-16]
  402b78:	sub	x8, x29, #0x28
  402b7c:	mov	x0, x8
  402b80:	str	x8, [sp, #56]
  402b84:	bl	404bfc <sqrt@plt+0x313c>
  402b88:	bl	401950 <__errno_location@plt>
  402b8c:	ldr	w0, [x0]
  402b90:	bl	4017e0 <strerror@plt>
  402b94:	sub	x8, x29, #0x38
  402b98:	str	x0, [sp, #48]
  402b9c:	mov	x0, x8
  402ba0:	ldr	x1, [sp, #48]
  402ba4:	str	x8, [sp, #40]
  402ba8:	bl	404bfc <sqrt@plt+0x313c>
  402bac:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  402bb0:	add	x0, x0, #0x517
  402bb4:	ldr	x1, [sp, #56]
  402bb8:	ldr	x2, [sp, #40]
  402bbc:	adrp	x3, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  402bc0:	add	x3, x3, #0xff0
  402bc4:	bl	404fd4 <sqrt@plt+0x3514>
  402bc8:	stur	wzr, [x29, #-4]
  402bcc:	b	403148 <sqrt@plt+0x1688>
  402bd0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x13184>
  402bd4:	add	x0, x0, #0x2b8
  402bd8:	bl	404394 <sqrt@plt+0x28d4>
  402bdc:	stur	w0, [x29, #-60]
  402be0:	ldur	x0, [x29, #-16]
  402be4:	bl	403604 <sqrt@plt+0x1b44>
  402be8:	stur	wzr, [x29, #-64]
  402bec:	stur	wzr, [x29, #-68]
  402bf0:	stur	wzr, [x29, #-72]
  402bf4:	stur	wzr, [x29, #-76]
  402bf8:	mov	w8, #0xffffffff            	// #-1
  402bfc:	stur	w8, [x29, #-80]
  402c00:	ldur	x0, [x29, #-24]
  402c04:	bl	401880 <getc@plt>
  402c08:	stur	w0, [x29, #-84]
  402c0c:	ldur	w8, [x29, #-84]
  402c10:	mov	w9, #0xffffffff            	// #-1
  402c14:	cmp	w8, w9
  402c18:	b.ne	402c20 <sqrt@plt+0x1160>  // b.any
  402c1c:	b	4030a0 <sqrt@plt+0x15e0>
  402c20:	ldur	w8, [x29, #-84]
  402c24:	cmp	w8, #0xd
  402c28:	b.ne	402c68 <sqrt@plt+0x11a8>  // b.any
  402c2c:	ldur	x0, [x29, #-24]
  402c30:	bl	401880 <getc@plt>
  402c34:	str	w0, [sp, #88]
  402c38:	ldr	w8, [sp, #88]
  402c3c:	cmp	w8, #0xa
  402c40:	b.ne	402c5c <sqrt@plt+0x119c>  // b.any
  402c44:	ldur	w8, [x29, #-72]
  402c48:	add	w8, w8, #0x1
  402c4c:	stur	w8, [x29, #-72]
  402c50:	ldr	w8, [sp, #88]
  402c54:	stur	w8, [x29, #-84]
  402c58:	b	402c68 <sqrt@plt+0x11a8>
  402c5c:	ldr	w0, [sp, #88]
  402c60:	ldur	x1, [x29, #-24]
  402c64:	bl	4016f0 <ungetc@plt>
  402c68:	ldur	w8, [x29, #-72]
  402c6c:	add	w8, w8, #0x1
  402c70:	stur	w8, [x29, #-72]
  402c74:	ldur	w8, [x29, #-64]
  402c78:	subs	w8, w8, #0x0
  402c7c:	mov	w9, w8
  402c80:	ubfx	x9, x9, #0, #32
  402c84:	cmp	x9, #0x7
  402c88:	str	x9, [sp, #32]
  402c8c:	b.hi	403084 <sqrt@plt+0x15c4>  // b.pmore
  402c90:	adrp	x8, 408000 <_ZdlPvm@@Base+0x1184>
  402c94:	add	x8, x8, #0x260
  402c98:	ldr	x11, [sp, #32]
  402c9c:	ldrsw	x10, [x8, x11, lsl #2]
  402ca0:	add	x9, x8, x10
  402ca4:	br	x9
  402ca8:	ldur	w8, [x29, #-84]
  402cac:	cmp	w8, #0x20
  402cb0:	b.eq	402cc0 <sqrt@plt+0x1200>  // b.none
  402cb4:	ldur	w8, [x29, #-84]
  402cb8:	cmp	w8, #0x9
  402cbc:	b.ne	402cd0 <sqrt@plt+0x1210>  // b.any
  402cc0:	ldur	w8, [x29, #-68]
  402cc4:	add	w8, w8, #0x1
  402cc8:	stur	w8, [x29, #-68]
  402ccc:	b	40309c <sqrt@plt+0x15dc>
  402cd0:	ldur	w8, [x29, #-84]
  402cd4:	cmp	w8, #0xa
  402cd8:	b.ne	402ce4 <sqrt@plt+0x1224>  // b.any
  402cdc:	stur	wzr, [x29, #-68]
  402ce0:	b	40309c <sqrt@plt+0x15dc>
  402ce4:	ldur	w8, [x29, #-72]
  402ce8:	ldur	w9, [x29, #-68]
  402cec:	subs	w8, w8, w9
  402cf0:	subs	w8, w8, #0x1
  402cf4:	stur	w8, [x29, #-80]
  402cf8:	stur	wzr, [x29, #-68]
  402cfc:	ldur	w8, [x29, #-84]
  402d00:	cmp	w8, #0x25
  402d04:	b.ne	402d14 <sqrt@plt+0x1254>  // b.any
  402d08:	mov	w8, #0x2                   	// #2
  402d0c:	stur	w8, [x29, #-64]
  402d10:	b	402d54 <sqrt@plt+0x1294>
  402d14:	ldur	w8, [x29, #-84]
  402d18:	ldr	x0, [sp, #72]
  402d1c:	mov	w1, w8
  402d20:	bl	4043c4 <sqrt@plt+0x2904>
  402d24:	cbz	w0, 402d4c <sqrt@plt+0x128c>
  402d28:	mov	w8, #0x5                   	// #5
  402d2c:	stur	w8, [x29, #-64]
  402d30:	ldur	w8, [x29, #-84]
  402d34:	ldr	x9, [sp, #64]
  402d38:	ldr	x10, [x9]
  402d3c:	strb	w8, [x10]
  402d40:	mov	w8, #0x1                   	// #1
  402d44:	stur	w8, [x29, #-76]
  402d48:	b	402d54 <sqrt@plt+0x1294>
  402d4c:	mov	w8, #0x7                   	// #7
  402d50:	stur	w8, [x29, #-64]
  402d54:	b	40309c <sqrt@plt+0x15dc>
  402d58:	ldur	w8, [x29, #-84]
  402d5c:	subs	w8, w8, #0x9
  402d60:	mov	w9, w8
  402d64:	ubfx	x9, x9, #0, #32
  402d68:	cmp	x9, #0x1c
  402d6c:	str	x9, [sp, #24]
  402d70:	b.hi	402df8 <sqrt@plt+0x1338>  // b.pmore
  402d74:	adrp	x8, 408000 <_ZdlPvm@@Base+0x1184>
  402d78:	add	x8, x8, #0x2f4
  402d7c:	ldr	x11, [sp, #24]
  402d80:	ldrsw	x10, [x8, x11, lsl #2]
  402d84:	add	x9, x8, x10
  402d88:	br	x9
  402d8c:	ldur	w8, [x29, #-68]
  402d90:	cmp	w8, #0x0
  402d94:	cset	w8, le
  402d98:	tbnz	w8, #0, 402dac <sqrt@plt+0x12ec>
  402d9c:	stur	wzr, [x29, #-68]
  402da0:	mov	w8, #0x7                   	// #7
  402da4:	stur	w8, [x29, #-64]
  402da8:	b	402db4 <sqrt@plt+0x12f4>
  402dac:	mov	w8, #0x2                   	// #2
  402db0:	stur	w8, [x29, #-64]
  402db4:	b	402e3c <sqrt@plt+0x137c>
  402db8:	ldur	w8, [x29, #-68]
  402dbc:	add	w8, w8, #0x1
  402dc0:	stur	w8, [x29, #-68]
  402dc4:	b	402e3c <sqrt@plt+0x137c>
  402dc8:	ldur	w0, [x29, #-60]
  402dcc:	ldur	w1, [x29, #-80]
  402dd0:	ldur	w8, [x29, #-72]
  402dd4:	subs	w8, w8, #0x1
  402dd8:	ldur	w9, [x29, #-68]
  402ddc:	subs	w8, w8, w9
  402de0:	ldur	w9, [x29, #-80]
  402de4:	subs	w2, w8, w9
  402de8:	bl	404140 <sqrt@plt+0x2680>
  402dec:	stur	wzr, [x29, #-64]
  402df0:	stur	wzr, [x29, #-68]
  402df4:	b	402e3c <sqrt@plt+0x137c>
  402df8:	stur	wzr, [x29, #-68]
  402dfc:	ldur	w8, [x29, #-84]
  402e00:	ldr	x0, [sp, #72]
  402e04:	mov	w1, w8
  402e08:	bl	4043c4 <sqrt@plt+0x2904>
  402e0c:	cbz	w0, 402e34 <sqrt@plt+0x1374>
  402e10:	mov	w8, #0x5                   	// #5
  402e14:	stur	w8, [x29, #-64]
  402e18:	ldur	w8, [x29, #-84]
  402e1c:	ldr	x9, [sp, #64]
  402e20:	ldr	x10, [x9]
  402e24:	strb	w8, [x10]
  402e28:	mov	w8, #0x1                   	// #1
  402e2c:	stur	w8, [x29, #-76]
  402e30:	b	402e3c <sqrt@plt+0x137c>
  402e34:	mov	w8, #0x7                   	// #7
  402e38:	stur	w8, [x29, #-64]
  402e3c:	b	40309c <sqrt@plt+0x15dc>
  402e40:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  402e44:	add	x8, x8, #0x228
  402e48:	ldr	x0, [x8]
  402e4c:	ldur	w1, [x29, #-84]
  402e50:	bl	4017c0 <strchr@plt>
  402e54:	cbz	x0, 402e64 <sqrt@plt+0x13a4>
  402e58:	mov	w8, #0x3                   	// #3
  402e5c:	stur	w8, [x29, #-64]
  402e60:	b	402e84 <sqrt@plt+0x13c4>
  402e64:	ldur	w8, [x29, #-84]
  402e68:	cmp	w8, #0xa
  402e6c:	b.ne	402e7c <sqrt@plt+0x13bc>  // b.any
  402e70:	mov	w8, #0x1                   	// #1
  402e74:	stur	w8, [x29, #-64]
  402e78:	b	402e84 <sqrt@plt+0x13c4>
  402e7c:	mov	w8, #0x7                   	// #7
  402e80:	stur	w8, [x29, #-64]
  402e84:	b	40309c <sqrt@plt+0x15dc>
  402e88:	ldur	w8, [x29, #-84]
  402e8c:	cmp	w8, #0xa
  402e90:	b.ne	402e9c <sqrt@plt+0x13dc>  // b.any
  402e94:	mov	w8, #0x4                   	// #4
  402e98:	stur	w8, [x29, #-64]
  402e9c:	b	40309c <sqrt@plt+0x15dc>
  402ea0:	ldur	w8, [x29, #-84]
  402ea4:	subs	w8, w8, #0x9
  402ea8:	mov	w9, w8
  402eac:	ubfx	x9, x9, #0, #32
  402eb0:	cmp	x9, #0x1c
  402eb4:	str	x9, [sp, #16]
  402eb8:	b.hi	402f40 <sqrt@plt+0x1480>  // b.pmore
  402ebc:	adrp	x8, 408000 <_ZdlPvm@@Base+0x1184>
  402ec0:	add	x8, x8, #0x280
  402ec4:	ldr	x11, [sp, #16]
  402ec8:	ldrsw	x10, [x8, x11, lsl #2]
  402ecc:	add	x9, x8, x10
  402ed0:	br	x9
  402ed4:	ldur	w8, [x29, #-68]
  402ed8:	cmp	w8, #0x0
  402edc:	cset	w8, le
  402ee0:	tbnz	w8, #0, 402ef4 <sqrt@plt+0x1434>
  402ee4:	mov	w8, #0x3                   	// #3
  402ee8:	stur	w8, [x29, #-64]
  402eec:	stur	wzr, [x29, #-68]
  402ef0:	b	402efc <sqrt@plt+0x143c>
  402ef4:	mov	w8, #0x2                   	// #2
  402ef8:	stur	w8, [x29, #-64]
  402efc:	b	402f4c <sqrt@plt+0x148c>
  402f00:	ldur	w8, [x29, #-68]
  402f04:	add	w8, w8, #0x1
  402f08:	stur	w8, [x29, #-68]
  402f0c:	b	402f4c <sqrt@plt+0x148c>
  402f10:	ldur	w0, [x29, #-60]
  402f14:	ldur	w1, [x29, #-80]
  402f18:	ldur	w8, [x29, #-72]
  402f1c:	subs	w8, w8, #0x1
  402f20:	ldur	w9, [x29, #-68]
  402f24:	subs	w8, w8, w9
  402f28:	ldur	w9, [x29, #-80]
  402f2c:	subs	w2, w8, w9
  402f30:	bl	404140 <sqrt@plt+0x2680>
  402f34:	stur	wzr, [x29, #-64]
  402f38:	stur	wzr, [x29, #-68]
  402f3c:	b	402f4c <sqrt@plt+0x148c>
  402f40:	stur	wzr, [x29, #-68]
  402f44:	mov	w8, #0x3                   	// #3
  402f48:	stur	w8, [x29, #-64]
  402f4c:	b	40309c <sqrt@plt+0x15dc>
  402f50:	ldur	w8, [x29, #-84]
  402f54:	ldr	x0, [sp, #72]
  402f58:	mov	w1, w8
  402f5c:	bl	4043c4 <sqrt@plt+0x2904>
  402f60:	cbz	w0, 402fb0 <sqrt@plt+0x14f0>
  402f64:	ldur	w8, [x29, #-76]
  402f68:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  402f6c:	add	x9, x9, #0x23c
  402f70:	ldr	w10, [x9]
  402f74:	cmp	w8, w10
  402f78:	b.ge	402fa4 <sqrt@plt+0x14e4>  // b.tcont
  402f7c:	ldur	w8, [x29, #-84]
  402f80:	ldr	x9, [sp, #64]
  402f84:	ldr	x10, [x9]
  402f88:	ldursw	x11, [x29, #-76]
  402f8c:	mov	w12, w11
  402f90:	add	w12, w12, #0x1
  402f94:	stur	w12, [x29, #-76]
  402f98:	add	x10, x10, x11
  402f9c:	strb	w8, [x10]
  402fa0:	b	402fac <sqrt@plt+0x14ec>
  402fa4:	mov	w8, #0x6                   	// #6
  402fa8:	stur	w8, [x29, #-64]
  402fac:	b	402fe4 <sqrt@plt+0x1524>
  402fb0:	ldr	x8, [sp, #64]
  402fb4:	ldr	x0, [x8]
  402fb8:	ldur	w1, [x29, #-76]
  402fbc:	bl	40424c <sqrt@plt+0x278c>
  402fc0:	stur	wzr, [x29, #-76]
  402fc4:	ldur	w9, [x29, #-84]
  402fc8:	cmp	w9, #0xa
  402fcc:	b.ne	402fdc <sqrt@plt+0x151c>  // b.any
  402fd0:	mov	w8, #0x1                   	// #1
  402fd4:	stur	w8, [x29, #-64]
  402fd8:	b	402fe4 <sqrt@plt+0x1524>
  402fdc:	mov	w8, #0x7                   	// #7
  402fe0:	stur	w8, [x29, #-64]
  402fe4:	b	40309c <sqrt@plt+0x15dc>
  402fe8:	ldur	w8, [x29, #-84]
  402fec:	ldr	x0, [sp, #72]
  402ff0:	mov	w1, w8
  402ff4:	bl	4043c4 <sqrt@plt+0x2904>
  402ff8:	cbnz	w0, 403030 <sqrt@plt+0x1570>
  402ffc:	ldr	x8, [sp, #64]
  403000:	ldr	x0, [x8]
  403004:	ldur	w1, [x29, #-76]
  403008:	bl	40424c <sqrt@plt+0x278c>
  40300c:	stur	wzr, [x29, #-76]
  403010:	ldur	w9, [x29, #-84]
  403014:	cmp	w9, #0xa
  403018:	b.ne	403028 <sqrt@plt+0x1568>  // b.any
  40301c:	mov	w8, #0x1                   	// #1
  403020:	stur	w8, [x29, #-64]
  403024:	b	403030 <sqrt@plt+0x1570>
  403028:	mov	w8, #0x7                   	// #7
  40302c:	stur	w8, [x29, #-64]
  403030:	b	40309c <sqrt@plt+0x15dc>
  403034:	ldur	w8, [x29, #-84]
  403038:	ldr	x0, [sp, #72]
  40303c:	mov	w1, w8
  403040:	bl	4043c4 <sqrt@plt+0x2904>
  403044:	cbz	w0, 40306c <sqrt@plt+0x15ac>
  403048:	mov	w8, #0x5                   	// #5
  40304c:	stur	w8, [x29, #-64]
  403050:	ldur	w8, [x29, #-84]
  403054:	ldr	x9, [sp, #64]
  403058:	ldr	x10, [x9]
  40305c:	strb	w8, [x10]
  403060:	mov	w8, #0x1                   	// #1
  403064:	stur	w8, [x29, #-76]
  403068:	b	403080 <sqrt@plt+0x15c0>
  40306c:	ldur	w8, [x29, #-84]
  403070:	cmp	w8, #0xa
  403074:	b.ne	403080 <sqrt@plt+0x15c0>  // b.any
  403078:	mov	w8, #0x1                   	// #1
  40307c:	stur	w8, [x29, #-64]
  403080:	b	40309c <sqrt@plt+0x15dc>
  403084:	mov	w8, wzr
  403088:	mov	w0, w8
  40308c:	mov	w1, #0x272                 	// #626
  403090:	adrp	x2, 408000 <_ZdlPvm@@Base+0x1184>
  403094:	add	x2, x2, #0x44e
  403098:	bl	4042f4 <sqrt@plt+0x2834>
  40309c:	b	402c00 <sqrt@plt+0x1140>
  4030a0:	ldur	w8, [x29, #-64]
  4030a4:	str	w8, [sp, #12]
  4030a8:	cbz	w8, 4030e8 <sqrt@plt+0x1628>
  4030ac:	b	4030b0 <sqrt@plt+0x15f0>
  4030b0:	ldr	w8, [sp, #12]
  4030b4:	subs	w9, w8, #0x1
  4030b8:	cmp	w9, #0x3
  4030bc:	b.ls	4030fc <sqrt@plt+0x163c>  // b.plast
  4030c0:	b	4030c4 <sqrt@plt+0x1604>
  4030c4:	ldr	w8, [sp, #12]
  4030c8:	subs	w9, w8, #0x5
  4030cc:	cmp	w9, #0x1
  4030d0:	b.ls	4030ec <sqrt@plt+0x162c>  // b.plast
  4030d4:	b	4030d8 <sqrt@plt+0x1618>
  4030d8:	ldr	w8, [sp, #12]
  4030dc:	cmp	w8, #0x7
  4030e0:	b.eq	4030fc <sqrt@plt+0x163c>  // b.none
  4030e4:	b	403120 <sqrt@plt+0x1660>
  4030e8:	b	403138 <sqrt@plt+0x1678>
  4030ec:	ldr	x8, [sp, #64]
  4030f0:	ldr	x0, [x8]
  4030f4:	ldur	w1, [x29, #-76]
  4030f8:	bl	40424c <sqrt@plt+0x278c>
  4030fc:	ldur	w0, [x29, #-60]
  403100:	ldur	w1, [x29, #-80]
  403104:	ldur	w8, [x29, #-72]
  403108:	ldur	w9, [x29, #-80]
  40310c:	subs	w8, w8, w9
  403110:	ldur	w9, [x29, #-68]
  403114:	subs	w2, w8, w9
  403118:	bl	404140 <sqrt@plt+0x2680>
  40311c:	b	403138 <sqrt@plt+0x1678>
  403120:	mov	w8, wzr
  403124:	mov	w0, w8
  403128:	mov	w1, #0x285                 	// #645
  40312c:	adrp	x2, 408000 <_ZdlPvm@@Base+0x1184>
  403130:	add	x2, x2, #0x44e
  403134:	bl	4042f4 <sqrt@plt+0x2834>
  403138:	ldur	x0, [x29, #-24]
  40313c:	bl	401770 <fclose@plt>
  403140:	mov	w8, #0x1                   	// #1
  403144:	stur	w8, [x29, #-4]
  403148:	ldur	w0, [x29, #-4]
  40314c:	ldp	x29, x30, [sp, #176]
  403150:	add	sp, sp, #0xc0
  403154:	ret
  403158:	sub	sp, sp, #0xc0
  40315c:	stp	x29, x30, [sp, #176]
  403160:	add	x29, sp, #0xb0
  403164:	mov	w8, #0xa                   	// #10
  403168:	adrp	x9, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  40316c:	add	x9, x9, #0xff0
  403170:	sub	x10, x29, #0x28
  403174:	sturb	w0, [x29, #-1]
  403178:	stur	x1, [x29, #-16]
  40317c:	stur	w2, [x29, #-20]
  403180:	stur	x3, [x29, #-32]
  403184:	ldur	x0, [x29, #-16]
  403188:	mov	x1, x10
  40318c:	mov	w2, w8
  403190:	str	x9, [sp, #40]
  403194:	bl	4017a0 <strtol@plt>
  403198:	stur	x0, [x29, #-48]
  40319c:	ldur	x9, [x29, #-48]
  4031a0:	cbnz	x9, 4031e4 <sqrt@plt+0x1724>
  4031a4:	ldur	x8, [x29, #-40]
  4031a8:	ldur	x9, [x29, #-16]
  4031ac:	cmp	x8, x9
  4031b0:	b.ne	4031e4 <sqrt@plt+0x1724>  // b.any
  4031b4:	ldurb	w1, [x29, #-1]
  4031b8:	sub	x8, x29, #0x40
  4031bc:	mov	x0, x8
  4031c0:	str	x8, [sp, #32]
  4031c4:	bl	404cb4 <sqrt@plt+0x31f4>
  4031c8:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  4031cc:	add	x0, x0, #0x610
  4031d0:	ldr	x1, [sp, #32]
  4031d4:	ldr	x2, [sp, #40]
  4031d8:	ldr	x3, [sp, #40]
  4031dc:	bl	404fd4 <sqrt@plt+0x3514>
  4031e0:	b	4032bc <sqrt@plt+0x17fc>
  4031e4:	ldur	x8, [x29, #-48]
  4031e8:	ldursw	x9, [x29, #-20]
  4031ec:	cmp	x8, x9
  4031f0:	b.ge	403238 <sqrt@plt+0x1778>  // b.tcont
  4031f4:	ldurb	w1, [x29, #-1]
  4031f8:	sub	x8, x29, #0x50
  4031fc:	mov	x0, x8
  403200:	str	x8, [sp, #24]
  403204:	bl	404cb4 <sqrt@plt+0x31f4>
  403208:	ldur	w1, [x29, #-20]
  40320c:	add	x8, sp, #0x50
  403210:	mov	x0, x8
  403214:	str	x8, [sp, #16]
  403218:	bl	404c64 <sqrt@plt+0x31a4>
  40321c:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  403220:	add	x0, x0, #0x62f
  403224:	ldr	x1, [sp, #24]
  403228:	ldr	x2, [sp, #16]
  40322c:	ldr	x3, [sp, #40]
  403230:	bl	404fd4 <sqrt@plt+0x3514>
  403234:	b	4032bc <sqrt@plt+0x17fc>
  403238:	ldur	x8, [x29, #-48]
  40323c:	mov	x9, #0x7fffffff            	// #2147483647
  403240:	cmp	x8, x9
  403244:	b.le	403278 <sqrt@plt+0x17b8>
  403248:	ldurb	w1, [x29, #-1]
  40324c:	add	x8, sp, #0x40
  403250:	mov	x0, x8
  403254:	str	x8, [sp, #8]
  403258:	bl	404cb4 <sqrt@plt+0x31f4>
  40325c:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  403260:	add	x0, x0, #0x658
  403264:	ldr	x1, [sp, #8]
  403268:	ldr	x2, [sp, #40]
  40326c:	ldr	x3, [sp, #40]
  403270:	bl	404fd4 <sqrt@plt+0x3514>
  403274:	b	4032b0 <sqrt@plt+0x17f0>
  403278:	ldur	x8, [x29, #-40]
  40327c:	ldrb	w9, [x8]
  403280:	cbz	w9, 4032b0 <sqrt@plt+0x17f0>
  403284:	ldurb	w1, [x29, #-1]
  403288:	add	x8, sp, #0x30
  40328c:	mov	x0, x8
  403290:	str	x8, [sp]
  403294:	bl	404cb4 <sqrt@plt+0x31f4>
  403298:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  40329c:	add	x0, x0, #0x685
  4032a0:	ldr	x1, [sp]
  4032a4:	ldr	x2, [sp, #40]
  4032a8:	ldr	x3, [sp, #40]
  4032ac:	bl	404fd4 <sqrt@plt+0x3514>
  4032b0:	ldur	x8, [x29, #-48]
  4032b4:	ldur	x9, [x29, #-32]
  4032b8:	str	w8, [x9]
  4032bc:	ldp	x29, x30, [sp, #176]
  4032c0:	add	sp, sp, #0xc0
  4032c4:	ret
  4032c8:	sub	sp, sp, #0x80
  4032cc:	stp	x29, x30, [sp, #112]
  4032d0:	add	x29, sp, #0x70
  4032d4:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4032d8:	add	x1, x1, #0x683
  4032dc:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  4032e0:	add	x8, x8, #0x2a0
  4032e4:	stur	x0, [x29, #-16]
  4032e8:	str	x1, [sp, #32]
  4032ec:	str	x8, [sp, #24]
  4032f0:	bl	401950 <__errno_location@plt>
  4032f4:	str	wzr, [x0]
  4032f8:	ldur	x0, [x29, #-16]
  4032fc:	ldr	x1, [sp, #32]
  403300:	bl	401970 <fopen@plt>
  403304:	stur	x0, [x29, #-24]
  403308:	ldur	x8, [x29, #-24]
  40330c:	cbnz	x8, 40336c <sqrt@plt+0x18ac>
  403310:	ldur	x1, [x29, #-16]
  403314:	sub	x8, x29, #0x28
  403318:	mov	x0, x8
  40331c:	str	x8, [sp, #16]
  403320:	bl	404bfc <sqrt@plt+0x313c>
  403324:	bl	401950 <__errno_location@plt>
  403328:	ldr	w0, [x0]
  40332c:	bl	4017e0 <strerror@plt>
  403330:	add	x8, sp, #0x38
  403334:	str	x0, [sp, #8]
  403338:	mov	x0, x8
  40333c:	ldr	x1, [sp, #8]
  403340:	str	x8, [sp]
  403344:	bl	404bfc <sqrt@plt+0x313c>
  403348:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  40334c:	add	x0, x0, #0x517
  403350:	ldr	x1, [sp, #16]
  403354:	ldr	x2, [sp]
  403358:	adrp	x3, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  40335c:	add	x3, x3, #0xff0
  403360:	bl	404fd4 <sqrt@plt+0x3514>
  403364:	stur	wzr, [x29, #-4]
  403368:	b	4034b4 <sqrt@plt+0x19f4>
  40336c:	str	wzr, [sp, #52]
  403370:	str	wzr, [sp, #48]
  403374:	ldur	x0, [x29, #-24]
  403378:	bl	401880 <getc@plt>
  40337c:	str	w0, [sp, #44]
  403380:	mov	w8, #0xffffffff            	// #-1
  403384:	cmp	w0, w8
  403388:	b.eq	403480 <sqrt@plt+0x19c0>  // b.none
  40338c:	ldr	w8, [sp, #44]
  403390:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403394:	add	x0, x0, #0xbe5
  403398:	mov	w1, w8
  40339c:	bl	4043c4 <sqrt@plt+0x2904>
  4033a0:	cbz	w0, 40347c <sqrt@plt+0x19bc>
  4033a4:	mov	w8, #0x1                   	// #1
  4033a8:	str	w8, [sp, #48]
  4033ac:	ldr	w8, [sp, #44]
  4033b0:	ldr	x9, [sp, #24]
  4033b4:	ldr	x10, [x9]
  4033b8:	strb	w8, [x10]
  4033bc:	ldur	x0, [x29, #-24]
  4033c0:	bl	401880 <getc@plt>
  4033c4:	str	w0, [sp, #44]
  4033c8:	mov	w8, #0xffffffff            	// #-1
  4033cc:	cmp	w0, w8
  4033d0:	b.eq	403430 <sqrt@plt+0x1970>  // b.none
  4033d4:	ldr	w8, [sp, #44]
  4033d8:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  4033dc:	add	x0, x0, #0xbe5
  4033e0:	mov	w1, w8
  4033e4:	bl	4043c4 <sqrt@plt+0x2904>
  4033e8:	cbnz	w0, 4033f0 <sqrt@plt+0x1930>
  4033ec:	b	403430 <sqrt@plt+0x1970>
  4033f0:	ldr	w8, [sp, #48]
  4033f4:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  4033f8:	add	x9, x9, #0x23c
  4033fc:	ldr	w10, [x9]
  403400:	cmp	w8, w10
  403404:	b.ge	40342c <sqrt@plt+0x196c>  // b.tcont
  403408:	ldr	w8, [sp, #44]
  40340c:	ldr	x9, [sp, #24]
  403410:	ldr	x10, [x9]
  403414:	ldrsw	x11, [sp, #48]
  403418:	mov	w12, w11
  40341c:	add	w12, w12, #0x1
  403420:	str	w12, [sp, #48]
  403424:	add	x10, x10, x11
  403428:	strb	w8, [x10]
  40342c:	b	4033bc <sqrt@plt+0x18fc>
  403430:	ldr	x8, [sp, #24]
  403434:	ldr	x0, [x8]
  403438:	ldr	w1, [sp, #48]
  40343c:	bl	403e60 <sqrt@plt+0x23a0>
  403440:	cbz	w0, 403468 <sqrt@plt+0x19a8>
  403444:	ldr	w8, [sp, #52]
  403448:	add	w8, w8, #0x1
  40344c:	str	w8, [sp, #52]
  403450:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  403454:	add	x9, x9, #0x244
  403458:	ldr	w10, [x9]
  40345c:	cmp	w8, w10
  403460:	b.lt	403468 <sqrt@plt+0x19a8>  // b.tstop
  403464:	b	403480 <sqrt@plt+0x19c0>
  403468:	ldr	w8, [sp, #44]
  40346c:	mov	w9, #0xffffffff            	// #-1
  403470:	cmp	w8, w9
  403474:	b.ne	40347c <sqrt@plt+0x19bc>  // b.any
  403478:	b	403480 <sqrt@plt+0x19c0>
  40347c:	b	403374 <sqrt@plt+0x18b4>
  403480:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x13184>
  403484:	add	x0, x0, #0x2b8
  403488:	bl	404394 <sqrt@plt+0x28d4>
  40348c:	mov	w8, wzr
  403490:	mov	w1, w8
  403494:	mov	w2, w8
  403498:	bl	404140 <sqrt@plt+0x2680>
  40349c:	ldur	x0, [x29, #-16]
  4034a0:	bl	403604 <sqrt@plt+0x1b44>
  4034a4:	ldur	x0, [x29, #-24]
  4034a8:	bl	401770 <fclose@plt>
  4034ac:	mov	w8, #0x1                   	// #1
  4034b0:	stur	w8, [x29, #-4]
  4034b4:	ldur	w0, [x29, #-4]
  4034b8:	ldp	x29, x30, [sp, #112]
  4034bc:	add	sp, sp, #0x80
  4034c0:	ret
  4034c4:	sub	sp, sp, #0x20
  4034c8:	stp	x29, x30, [sp, #16]
  4034cc:	add	x29, sp, #0x10
  4034d0:	adrp	x8, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  4034d4:	add	x8, x8, #0x78
  4034d8:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4034dc:	add	x1, x1, #0x59a
  4034e0:	str	x0, [sp, #8]
  4034e4:	ldr	x0, [sp, #8]
  4034e8:	ldr	x2, [x8]
  4034ec:	bl	401730 <fprintf@plt>
  4034f0:	ldp	x29, x30, [sp, #16]
  4034f4:	add	sp, sp, #0x20
  4034f8:	ret
  4034fc:	sub	sp, sp, #0x50
  403500:	stp	x29, x30, [sp, #64]
  403504:	add	x29, sp, #0x40
  403508:	mov	w8, #0xc                   	// #12
  40350c:	adrp	x9, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403510:	add	x9, x9, #0xff0
  403514:	stur	w8, [x29, #-12]
  403518:	str	x9, [sp, #24]
  40351c:	ldursw	x0, [x29, #-12]
  403520:	bl	4016b0 <_Znam@plt>
  403524:	stur	x0, [x29, #-8]
  403528:	ldur	x0, [x29, #-8]
  40352c:	ldursw	x1, [x29, #-12]
  403530:	bl	401960 <getcwd@plt>
  403534:	cbz	x0, 40353c <sqrt@plt+0x1a7c>
  403538:	b	4035f4 <sqrt@plt+0x1b34>
  40353c:	bl	401950 <__errno_location@plt>
  403540:	ldr	w8, [x0]
  403544:	cmp	w8, #0x22
  403548:	b.eq	403588 <sqrt@plt+0x1ac8>  // b.none
  40354c:	bl	401950 <__errno_location@plt>
  403550:	ldr	w0, [x0]
  403554:	bl	4017e0 <strerror@plt>
  403558:	add	x8, sp, #0x20
  40355c:	str	x0, [sp, #16]
  403560:	mov	x0, x8
  403564:	ldr	x1, [sp, #16]
  403568:	str	x8, [sp, #8]
  40356c:	bl	404bfc <sqrt@plt+0x313c>
  403570:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  403574:	add	x0, x0, #0x6a8
  403578:	ldr	x1, [sp, #8]
  40357c:	ldr	x2, [sp, #24]
  403580:	ldr	x3, [sp, #24]
  403584:	bl	4050c4 <sqrt@plt+0x3604>
  403588:	ldur	x8, [x29, #-8]
  40358c:	str	x8, [sp]
  403590:	cbz	x8, 40359c <sqrt@plt+0x1adc>
  403594:	ldr	x0, [sp]
  403598:	bl	401940 <_ZdaPv@plt>
  40359c:	ldur	w8, [x29, #-12]
  4035a0:	mov	w9, #0x7fffffff            	// #2147483647
  4035a4:	cmp	w8, w9
  4035a8:	b.ne	4035c4 <sqrt@plt+0x1b04>  // b.any
  4035ac:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  4035b0:	add	x0, x0, #0x6d1
  4035b4:	ldr	x1, [sp, #24]
  4035b8:	ldr	x2, [sp, #24]
  4035bc:	ldr	x3, [sp, #24]
  4035c0:	bl	4050c4 <sqrt@plt+0x3604>
  4035c4:	ldur	w8, [x29, #-12]
  4035c8:	mov	w9, #0x3fffffff            	// #1073741823
  4035cc:	cmp	w8, w9
  4035d0:	b.le	4035e0 <sqrt@plt+0x1b20>
  4035d4:	mov	w8, #0x7fffffff            	// #2147483647
  4035d8:	stur	w8, [x29, #-12]
  4035dc:	b	4035f0 <sqrt@plt+0x1b30>
  4035e0:	ldur	w8, [x29, #-12]
  4035e4:	mov	w9, #0x2                   	// #2
  4035e8:	mul	w8, w8, w9
  4035ec:	stur	w8, [x29, #-12]
  4035f0:	b	40351c <sqrt@plt+0x1a5c>
  4035f4:	ldur	x0, [x29, #-8]
  4035f8:	ldp	x29, x30, [sp, #64]
  4035fc:	add	sp, sp, #0x50
  403600:	ret
  403604:	sub	sp, sp, #0x20
  403608:	stp	x29, x30, [sp, #16]
  40360c:	add	x29, sp, #0x10
  403610:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  403614:	add	x8, x8, #0x2b8
  403618:	str	x0, [sp, #8]
  40361c:	ldr	x1, [sp, #8]
  403620:	mov	x0, x8
  403624:	str	x8, [sp]
  403628:	bl	40766c <_ZdlPvm@@Base+0x7f0>
  40362c:	ldr	x8, [sp]
  403630:	mov	x0, x8
  403634:	mov	w9, wzr
  403638:	mov	w1, w9
  40363c:	bl	40432c <sqrt@plt+0x286c>
  403640:	ldp	x29, x30, [sp, #16]
  403644:	add	sp, sp, #0x20
  403648:	ret
  40364c:	sub	sp, sp, #0x20
  403650:	stp	x29, x30, [sp, #16]
  403654:	add	x29, sp, #0x10
  403658:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  40365c:	add	x8, x8, #0x220
  403660:	mov	x9, #0x8                   	// #8
  403664:	mov	x10, #0xffffffffffffffff    	// #-1
  403668:	adrp	x11, 41a000 <_ZdlPvm@@Base+0x13184>
  40366c:	add	x11, x11, #0x298
  403670:	ldrsw	x8, [x8]
  403674:	mul	x12, x8, x9
  403678:	umulh	x8, x8, x9
  40367c:	cmp	x8, #0x0
  403680:	csel	x0, x10, x12, ne  // ne = any
  403684:	str	x11, [sp]
  403688:	bl	4016b0 <_Znam@plt>
  40368c:	ldr	x8, [sp]
  403690:	str	x0, [x8]
  403694:	stur	wzr, [x29, #-4]
  403698:	ldur	w8, [x29, #-4]
  40369c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  4036a0:	add	x9, x9, #0x220
  4036a4:	ldr	w10, [x9]
  4036a8:	cmp	w8, w10
  4036ac:	b.ge	4036e4 <sqrt@plt+0x1c24>  // b.tcont
  4036b0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  4036b4:	add	x8, x8, #0x298
  4036b8:	ldr	x8, [x8]
  4036bc:	ldursw	x9, [x29, #-4]
  4036c0:	mov	x10, #0x8                   	// #8
  4036c4:	mul	x9, x10, x9
  4036c8:	add	x8, x8, x9
  4036cc:	mov	x9, xzr
  4036d0:	str	x9, [x8]
  4036d4:	ldur	w8, [x29, #-4]
  4036d8:	add	w8, w8, #0x1
  4036dc:	stur	w8, [x29, #-4]
  4036e0:	b	403698 <sqrt@plt+0x1bd8>
  4036e4:	ldp	x29, x30, [sp, #16]
  4036e8:	add	sp, sp, #0x20
  4036ec:	ret
  4036f0:	sub	sp, sp, #0xb0
  4036f4:	stp	x29, x30, [sp, #160]
  4036f8:	add	x29, sp, #0xa0
  4036fc:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  403700:	add	x8, x8, #0x238
  403704:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  403708:	add	x9, x9, #0x220
  40370c:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403710:	add	x10, x10, #0x2d0
  403714:	adrp	x11, 41a000 <_ZdlPvm@@Base+0x13184>
  403718:	add	x11, x11, #0x2a0
  40371c:	ldr	w12, [x8]
  403720:	cmp	w12, #0x0
  403724:	cset	w12, gt
  403728:	str	x8, [sp, #72]
  40372c:	str	x9, [sp, #64]
  403730:	str	x10, [sp, #56]
  403734:	str	x11, [sp, #48]
  403738:	tbnz	w12, #0, 403740 <sqrt@plt+0x1c80>
  40373c:	b	403a60 <sqrt@plt+0x1fa0>
  403740:	bl	401950 <__errno_location@plt>
  403744:	str	wzr, [x0]
  403748:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  40374c:	add	x8, x8, #0x230
  403750:	ldr	x0, [x8]
  403754:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  403758:	add	x1, x1, #0x683
  40375c:	bl	401970 <fopen@plt>
  403760:	stur	x0, [x29, #-8]
  403764:	ldur	x8, [x29, #-8]
  403768:	cbnz	x8, 4037c8 <sqrt@plt+0x1d08>
  40376c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  403770:	add	x8, x8, #0x230
  403774:	ldr	x1, [x8]
  403778:	sub	x8, x29, #0x18
  40377c:	mov	x0, x8
  403780:	str	x8, [sp, #40]
  403784:	bl	404bfc <sqrt@plt+0x313c>
  403788:	bl	401950 <__errno_location@plt>
  40378c:	ldr	w0, [x0]
  403790:	bl	4017e0 <strerror@plt>
  403794:	sub	x8, x29, #0x28
  403798:	str	x0, [sp, #32]
  40379c:	mov	x0, x8
  4037a0:	ldr	x1, [sp, #32]
  4037a4:	str	x8, [sp, #24]
  4037a8:	bl	404bfc <sqrt@plt+0x313c>
  4037ac:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  4037b0:	add	x0, x0, #0x517
  4037b4:	ldr	x1, [sp, #40]
  4037b8:	ldr	x2, [sp, #24]
  4037bc:	adrp	x3, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  4037c0:	add	x3, x3, #0xff0
  4037c4:	bl	4050c4 <sqrt@plt+0x3604>
  4037c8:	ldr	x8, [sp, #64]
  4037cc:	ldrsw	x9, [x8]
  4037d0:	mov	x10, #0x8                   	// #8
  4037d4:	mul	x11, x9, x10
  4037d8:	umulh	x9, x9, x10
  4037dc:	mov	x10, #0xffffffffffffffff    	// #-1
  4037e0:	cmp	x9, #0x0
  4037e4:	csel	x0, x10, x11, ne  // ne = any
  4037e8:	bl	4016b0 <_Znam@plt>
  4037ec:	ldr	x8, [sp, #56]
  4037f0:	str	x0, [x8]
  4037f4:	stur	wzr, [x29, #-44]
  4037f8:	ldur	w8, [x29, #-44]
  4037fc:	ldr	x9, [sp, #64]
  403800:	ldr	w10, [x9]
  403804:	cmp	w8, w10
  403808:	b.ge	40383c <sqrt@plt+0x1d7c>  // b.tcont
  40380c:	ldr	x8, [sp, #56]
  403810:	ldr	x9, [x8]
  403814:	ldursw	x10, [x29, #-44]
  403818:	mov	x11, #0x8                   	// #8
  40381c:	mul	x10, x11, x10
  403820:	add	x9, x9, x10
  403824:	mov	x10, xzr
  403828:	str	x10, [x9]
  40382c:	ldur	w8, [x29, #-44]
  403830:	add	w8, w8, #0x1
  403834:	stur	w8, [x29, #-44]
  403838:	b	4037f8 <sqrt@plt+0x1d38>
  40383c:	stur	wzr, [x29, #-48]
  403840:	stur	wzr, [x29, #-52]
  403844:	ldur	x0, [x29, #-8]
  403848:	bl	401880 <getc@plt>
  40384c:	stur	w0, [x29, #-56]
  403850:	ldur	w8, [x29, #-56]
  403854:	mov	w9, #0xffffffff            	// #-1
  403858:	mov	w10, #0x0                   	// #0
  40385c:	cmp	w8, w9
  403860:	str	w10, [sp, #20]
  403864:	b.eq	40388c <sqrt@plt+0x1dcc>  // b.none
  403868:	ldur	w8, [x29, #-56]
  40386c:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403870:	add	x0, x0, #0xbe5
  403874:	mov	w1, w8
  403878:	bl	4043c4 <sqrt@plt+0x2904>
  40387c:	cmp	w0, #0x0
  403880:	cset	w8, ne  // ne = any
  403884:	eor	w8, w8, #0x1
  403888:	str	w8, [sp, #20]
  40388c:	ldr	w8, [sp, #20]
  403890:	tbnz	w8, #0, 403898 <sqrt@plt+0x1dd8>
  403894:	b	4038a8 <sqrt@plt+0x1de8>
  403898:	ldur	x0, [x29, #-8]
  40389c:	bl	401880 <getc@plt>
  4038a0:	stur	w0, [x29, #-56]
  4038a4:	b	403850 <sqrt@plt+0x1d90>
  4038a8:	ldur	w8, [x29, #-56]
  4038ac:	mov	w9, #0xffffffff            	// #-1
  4038b0:	cmp	w8, w9
  4038b4:	b.ne	4038bc <sqrt@plt+0x1dfc>  // b.any
  4038b8:	b	403a4c <sqrt@plt+0x1f8c>
  4038bc:	ldur	w8, [x29, #-52]
  4038c0:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  4038c4:	add	x9, x9, #0x23c
  4038c8:	ldr	w10, [x9]
  4038cc:	cmp	w8, w10
  4038d0:	b.ge	403908 <sqrt@plt+0x1e48>  // b.tcont
  4038d4:	ldur	w8, [x29, #-56]
  4038d8:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  4038dc:	add	x0, x0, #0x2dd
  4038e0:	mov	w1, w8
  4038e4:	bl	4043e8 <sqrt@plt+0x2928>
  4038e8:	ldr	x9, [sp, #48]
  4038ec:	ldr	x10, [x9]
  4038f0:	ldursw	x11, [x29, #-52]
  4038f4:	mov	w8, w11
  4038f8:	add	w8, w8, #0x1
  4038fc:	stur	w8, [x29, #-52]
  403900:	add	x10, x10, x11
  403904:	strb	w0, [x10]
  403908:	ldur	x0, [x29, #-8]
  40390c:	bl	401880 <getc@plt>
  403910:	stur	w0, [x29, #-56]
  403914:	ldur	w8, [x29, #-56]
  403918:	mov	w9, #0xffffffff            	// #-1
  40391c:	mov	w10, #0x0                   	// #0
  403920:	cmp	w8, w9
  403924:	str	w10, [sp, #16]
  403928:	b.eq	40394c <sqrt@plt+0x1e8c>  // b.none
  40392c:	ldur	w8, [x29, #-56]
  403930:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403934:	add	x0, x0, #0xbe5
  403938:	mov	w1, w8
  40393c:	bl	4043c4 <sqrt@plt+0x2904>
  403940:	cmp	w0, #0x0
  403944:	cset	w8, ne  // ne = any
  403948:	str	w8, [sp, #16]
  40394c:	ldr	w8, [sp, #16]
  403950:	tbnz	w8, #0, 4038bc <sqrt@plt+0x1dfc>
  403954:	ldur	w8, [x29, #-52]
  403958:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  40395c:	add	x9, x9, #0x240
  403960:	ldr	w10, [x9]
  403964:	cmp	w8, w10
  403968:	b.lt	403a10 <sqrt@plt+0x1f50>  // b.tstop
  40396c:	ldr	x8, [sp, #48]
  403970:	ldr	x0, [x8]
  403974:	ldur	w1, [x29, #-52]
  403978:	bl	4044cc <sqrt@plt+0x2a0c>
  40397c:	ldr	x8, [sp, #64]
  403980:	ldr	w9, [x8]
  403984:	udiv	w10, w0, w9
  403988:	mul	w9, w10, w9
  40398c:	subs	w9, w0, w9
  403990:	stur	w9, [x29, #-60]
  403994:	mov	x0, #0x18                  	// #24
  403998:	bl	406d78 <_Znwm@@Base>
  40399c:	ldr	x8, [sp, #48]
  4039a0:	ldr	x1, [x8]
  4039a4:	ldur	w2, [x29, #-52]
  4039a8:	ldr	x11, [sp, #56]
  4039ac:	ldr	x12, [x11]
  4039b0:	ldursw	x13, [x29, #-60]
  4039b4:	mov	x14, #0x8                   	// #8
  4039b8:	mul	x13, x14, x13
  4039bc:	add	x12, x12, x13
  4039c0:	ldr	x3, [x12]
  4039c4:	str	x0, [sp, #8]
  4039c8:	adrp	x12, 403000 <sqrt@plt+0x1540>
  4039cc:	add	x12, x12, #0xdb0
  4039d0:	blr	x12
  4039d4:	b	4039d8 <sqrt@plt+0x1f18>
  4039d8:	ldr	x8, [sp, #56]
  4039dc:	ldr	x9, [x8]
  4039e0:	ldursw	x10, [x29, #-60]
  4039e4:	mov	x11, #0x8                   	// #8
  4039e8:	mul	x10, x11, x10
  4039ec:	add	x9, x9, x10
  4039f0:	ldr	x10, [sp, #8]
  4039f4:	str	x10, [x9]
  4039f8:	b	403a10 <sqrt@plt+0x1f50>
  4039fc:	stur	x0, [x29, #-72]
  403a00:	stur	w1, [x29, #-76]
  403a04:	ldr	x0, [sp, #8]
  403a08:	bl	406e50 <_ZdlPv@@Base>
  403a0c:	b	403a6c <sqrt@plt+0x1fac>
  403a10:	ldur	w8, [x29, #-48]
  403a14:	add	w8, w8, #0x1
  403a18:	stur	w8, [x29, #-48]
  403a1c:	ldr	x9, [sp, #72]
  403a20:	ldr	w10, [x9]
  403a24:	cmp	w8, w10
  403a28:	b.lt	403a30 <sqrt@plt+0x1f70>  // b.tstop
  403a2c:	b	403a4c <sqrt@plt+0x1f8c>
  403a30:	stur	wzr, [x29, #-52]
  403a34:	ldur	w8, [x29, #-56]
  403a38:	mov	w9, #0xffffffff            	// #-1
  403a3c:	cmp	w8, w9
  403a40:	b.ne	403a48 <sqrt@plt+0x1f88>  // b.any
  403a44:	b	403a4c <sqrt@plt+0x1f8c>
  403a48:	b	403844 <sqrt@plt+0x1d84>
  403a4c:	ldur	w8, [x29, #-48]
  403a50:	ldr	x9, [sp, #72]
  403a54:	str	w8, [x9]
  403a58:	ldur	x0, [x29, #-8]
  403a5c:	bl	401770 <fclose@plt>
  403a60:	ldp	x29, x30, [sp, #160]
  403a64:	add	sp, sp, #0xb0
  403a68:	ret
  403a6c:	ldur	x0, [x29, #-72]
  403a70:	bl	401a50 <_Unwind_Resume@plt>
  403a74:	sub	sp, sp, #0xe0
  403a78:	stp	x29, x30, [sp, #208]
  403a7c:	add	x29, sp, #0xd0
  403a80:	mov	w8, #0xffffffff            	// #-1
  403a84:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  403a88:	add	x9, x9, #0x220
  403a8c:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x13184>
  403a90:	add	x10, x10, #0x2b8
  403a94:	adrp	x11, 41a000 <_ZdlPvm@@Base+0x13184>
  403a98:	add	x11, x11, #0x2a8
  403a9c:	adrp	x12, 41a000 <_ZdlPvm@@Base+0x13184>
  403aa0:	add	x12, x12, #0x298
  403aa4:	stur	w8, [x29, #-4]
  403aa8:	stur	wzr, [x29, #-8]
  403aac:	stur	wzr, [x29, #-12]
  403ab0:	str	x9, [sp, #88]
  403ab4:	str	x10, [sp, #80]
  403ab8:	str	x11, [sp, #72]
  403abc:	str	x12, [sp, #64]
  403ac0:	ldur	w8, [x29, #-12]
  403ac4:	ldr	x9, [sp, #88]
  403ac8:	ldr	w10, [x9]
  403acc:	cmp	w8, w10
  403ad0:	b.ge	403c10 <sqrt@plt+0x2150>  // b.tcont
  403ad4:	ldr	x8, [sp, #64]
  403ad8:	ldr	x9, [x8]
  403adc:	ldursw	x10, [x29, #-12]
  403ae0:	mov	x11, #0x8                   	// #8
  403ae4:	mul	x10, x11, x10
  403ae8:	add	x9, x9, x10
  403aec:	ldr	x9, [x9]
  403af0:	stur	x9, [x29, #-24]
  403af4:	ldur	x9, [x29, #-24]
  403af8:	cbnz	x9, 403b1c <sqrt@plt+0x205c>
  403afc:	ldr	x8, [sp, #64]
  403b00:	ldr	x9, [x8]
  403b04:	ldursw	x10, [x29, #-12]
  403b08:	mov	x11, #0x8                   	// #8
  403b0c:	mul	x10, x11, x10
  403b10:	mov	w12, #0xffffffff            	// #-1
  403b14:	str	w12, [x9, x10]
  403b18:	b	403c00 <sqrt@plt+0x2140>
  403b1c:	ldur	w8, [x29, #-8]
  403b20:	ldr	x9, [sp, #64]
  403b24:	ldr	x10, [x9]
  403b28:	ldursw	x11, [x29, #-12]
  403b2c:	mov	x12, #0x8                   	// #8
  403b30:	mul	x11, x12, x11
  403b34:	str	w8, [x10, x11]
  403b38:	mov	x10, xzr
  403b3c:	stur	x10, [x29, #-32]
  403b40:	ldur	x8, [x29, #-24]
  403b44:	cbz	x8, 403b74 <sqrt@plt+0x20b4>
  403b48:	ldur	x8, [x29, #-24]
  403b4c:	stur	x8, [x29, #-40]
  403b50:	ldur	x8, [x29, #-24]
  403b54:	ldr	x8, [x8]
  403b58:	stur	x8, [x29, #-24]
  403b5c:	ldur	x8, [x29, #-32]
  403b60:	ldur	x9, [x29, #-40]
  403b64:	str	x8, [x9]
  403b68:	ldur	x8, [x29, #-40]
  403b6c:	stur	x8, [x29, #-32]
  403b70:	b	403b40 <sqrt@plt+0x2080>
  403b74:	ldur	x8, [x29, #-32]
  403b78:	cbz	x8, 403bdc <sqrt@plt+0x211c>
  403b7c:	ldur	x8, [x29, #-32]
  403b80:	add	x0, x8, #0xc
  403b84:	ldur	x8, [x29, #-32]
  403b88:	ldr	w2, [x8, #8]
  403b8c:	ldr	x8, [sp, #72]
  403b90:	ldr	x3, [x8]
  403b94:	mov	w1, #0x4                   	// #4
  403b98:	bl	4041c0 <sqrt@plt+0x2700>
  403b9c:	ldur	x8, [x29, #-32]
  403ba0:	ldr	w9, [x8, #8]
  403ba4:	ldur	w10, [x29, #-8]
  403ba8:	add	w9, w10, w9
  403bac:	stur	w9, [x29, #-8]
  403bb0:	ldur	x8, [x29, #-32]
  403bb4:	stur	x8, [x29, #-48]
  403bb8:	ldur	x8, [x29, #-32]
  403bbc:	ldr	x8, [x8]
  403bc0:	stur	x8, [x29, #-32]
  403bc4:	ldur	x8, [x29, #-48]
  403bc8:	str	x8, [sp, #56]
  403bcc:	cbz	x8, 403bd8 <sqrt@plt+0x2118>
  403bd0:	ldr	x0, [sp, #56]
  403bd4:	bl	406e50 <_ZdlPv@@Base>
  403bd8:	b	403b74 <sqrt@plt+0x20b4>
  403bdc:	ldr	x8, [sp, #72]
  403be0:	ldr	x3, [x8]
  403be4:	sub	x0, x29, #0x4
  403be8:	mov	w1, #0x4                   	// #4
  403bec:	mov	w2, #0x1                   	// #1
  403bf0:	bl	4041c0 <sqrt@plt+0x2700>
  403bf4:	ldur	w9, [x29, #-8]
  403bf8:	add	w9, w9, #0x1
  403bfc:	stur	w9, [x29, #-8]
  403c00:	ldur	w8, [x29, #-12]
  403c04:	add	w8, w8, #0x1
  403c08:	stur	w8, [x29, #-12]
  403c0c:	b	403ac0 <sqrt@plt+0x2000>
  403c10:	stur	wzr, [x29, #-52]
  403c14:	ldur	w8, [x29, #-52]
  403c18:	ldr	x9, [sp, #88]
  403c1c:	ldr	w10, [x9]
  403c20:	cmp	w8, w10
  403c24:	b.ge	403c64 <sqrt@plt+0x21a4>  // b.tcont
  403c28:	ldr	x8, [sp, #64]
  403c2c:	ldr	x9, [x8]
  403c30:	ldursw	x10, [x29, #-52]
  403c34:	mov	x11, #0x8                   	// #8
  403c38:	mul	x10, x11, x10
  403c3c:	add	x0, x9, x10
  403c40:	ldr	x9, [sp, #72]
  403c44:	ldr	x3, [x9]
  403c48:	mov	w1, #0x4                   	// #4
  403c4c:	mov	w2, #0x1                   	// #1
  403c50:	bl	4041c0 <sqrt@plt+0x2700>
  403c54:	ldur	w8, [x29, #-52]
  403c58:	add	w8, w8, #0x1
  403c5c:	stur	w8, [x29, #-52]
  403c60:	b	403c14 <sqrt@plt+0x2154>
  403c64:	ldr	x0, [sp, #80]
  403c68:	bl	4043ac <sqrt@plt+0x28ec>
  403c6c:	ldr	x8, [sp, #80]
  403c70:	str	x0, [sp, #48]
  403c74:	mov	x0, x8
  403c78:	bl	404394 <sqrt@plt+0x28d4>
  403c7c:	ldr	x8, [sp, #72]
  403c80:	ldr	x3, [x8]
  403c84:	ldr	x1, [sp, #48]
  403c88:	str	w0, [sp, #44]
  403c8c:	mov	x0, x1
  403c90:	mov	w1, #0x1                   	// #1
  403c94:	ldr	w2, [sp, #44]
  403c98:	bl	4041c0 <sqrt@plt+0x2700>
  403c9c:	ldr	x8, [sp, #72]
  403ca0:	ldr	x0, [x8]
  403ca4:	mov	x9, xzr
  403ca8:	mov	x1, x9
  403cac:	mov	w10, wzr
  403cb0:	mov	w2, w10
  403cb4:	bl	401aa0 <fseek@plt>
  403cb8:	cmp	w0, #0x0
  403cbc:	cset	w10, ge  // ge = tcont
  403cc0:	tbnz	w10, #0, 403d08 <sqrt@plt+0x2248>
  403cc4:	bl	401950 <__errno_location@plt>
  403cc8:	ldr	w0, [x0]
  403ccc:	bl	4017e0 <strerror@plt>
  403cd0:	sub	x8, x29, #0x48
  403cd4:	str	x0, [sp, #32]
  403cd8:	mov	x0, x8
  403cdc:	ldr	x1, [sp, #32]
  403ce0:	str	x8, [sp, #24]
  403ce4:	bl	404bfc <sqrt@plt+0x313c>
  403ce8:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  403cec:	add	x0, x0, #0x711
  403cf0:	ldr	x1, [sp, #24]
  403cf4:	adrp	x8, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403cf8:	add	x8, x8, #0xff0
  403cfc:	mov	x2, x8
  403d00:	mov	x3, x8
  403d04:	bl	4050c4 <sqrt@plt+0x3604>
  403d08:	add	x0, sp, #0x64
  403d0c:	mov	w8, #0x1964                	// #6500
  403d10:	movk	w8, #0x2302, lsl #16
  403d14:	str	w8, [sp, #100]
  403d18:	mov	w8, #0x1                   	// #1
  403d1c:	str	w8, [sp, #104]
  403d20:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  403d24:	add	x9, x9, #0x2b0
  403d28:	ldr	w10, [x9]
  403d2c:	str	w10, [sp, #108]
  403d30:	ldur	w10, [x29, #-8]
  403d34:	str	w10, [sp, #116]
  403d38:	ldr	x9, [sp, #88]
  403d3c:	ldr	w10, [x9]
  403d40:	str	w10, [sp, #112]
  403d44:	ldr	x11, [sp, #80]
  403d48:	str	x0, [sp, #16]
  403d4c:	mov	x0, x11
  403d50:	str	w8, [sp, #12]
  403d54:	bl	404394 <sqrt@plt+0x28d4>
  403d58:	str	w0, [sp, #120]
  403d5c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  403d60:	add	x9, x9, #0x23c
  403d64:	ldr	w8, [x9]
  403d68:	str	w8, [sp, #124]
  403d6c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  403d70:	add	x9, x9, #0x240
  403d74:	ldr	w8, [x9]
  403d78:	str	w8, [sp, #128]
  403d7c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  403d80:	add	x9, x9, #0x238
  403d84:	ldr	w8, [x9]
  403d88:	str	w8, [sp, #132]
  403d8c:	ldr	x9, [sp, #72]
  403d90:	ldr	x3, [x9]
  403d94:	ldr	x0, [sp, #16]
  403d98:	mov	w1, #0x24                  	// #36
  403d9c:	ldr	w2, [sp, #12]
  403da0:	bl	4041c0 <sqrt@plt+0x2700>
  403da4:	ldp	x29, x30, [sp, #208]
  403da8:	add	sp, sp, #0xe0
  403dac:	ret
  403db0:	sub	sp, sp, #0x40
  403db4:	stp	x29, x30, [sp, #48]
  403db8:	add	x29, sp, #0x30
  403dbc:	stur	x0, [x29, #-8]
  403dc0:	stur	x1, [x29, #-16]
  403dc4:	stur	w2, [x29, #-20]
  403dc8:	str	x3, [sp, #16]
  403dcc:	ldur	x8, [x29, #-8]
  403dd0:	ldr	x9, [sp, #16]
  403dd4:	str	x9, [x8]
  403dd8:	ldur	w10, [x29, #-20]
  403ddc:	str	w10, [x8, #16]
  403de0:	ldursw	x0, [x29, #-20]
  403de4:	str	x8, [sp, #8]
  403de8:	bl	4016b0 <_Znam@plt>
  403dec:	ldr	x8, [sp, #8]
  403df0:	str	x0, [x8, #8]
  403df4:	ldr	x0, [x8, #8]
  403df8:	ldur	x1, [x29, #-16]
  403dfc:	ldursw	x2, [x29, #-20]
  403e00:	bl	4016d0 <memcpy@plt>
  403e04:	ldp	x29, x30, [sp, #48]
  403e08:	add	sp, sp, #0x40
  403e0c:	ret
  403e10:	sub	sp, sp, #0x20
  403e14:	stp	x29, x30, [sp, #16]
  403e18:	add	x29, sp, #0x10
  403e1c:	mov	w0, #0x3                   	// #3
  403e20:	stur	w0, [x29, #-4]
  403e24:	bl	403e30 <sqrt@plt+0x2370>
  403e28:	ldur	w0, [x29, #-4]
  403e2c:	bl	401a30 <exit@plt>
  403e30:	stp	x29, x30, [sp, #-16]!
  403e34:	mov	x29, sp
  403e38:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  403e3c:	add	x8, x8, #0x2c8
  403e40:	ldr	x8, [x8]
  403e44:	cbz	x8, 403e58 <sqrt@plt+0x2398>
  403e48:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  403e4c:	add	x8, x8, #0x2c8
  403e50:	ldr	x0, [x8]
  403e54:	bl	401820 <unlink@plt>
  403e58:	ldp	x29, x30, [sp], #16
  403e5c:	ret
  403e60:	sub	sp, sp, #0x60
  403e64:	stp	x29, x30, [sp, #80]
  403e68:	add	x29, sp, #0x50
  403e6c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  403e70:	add	x8, x8, #0x240
  403e74:	stur	x0, [x29, #-16]
  403e78:	stur	w1, [x29, #-20]
  403e7c:	ldur	w9, [x29, #-20]
  403e80:	ldr	w10, [x8]
  403e84:	cmp	w9, w10
  403e88:	b.ge	403e94 <sqrt@plt+0x23d4>  // b.tcont
  403e8c:	stur	wzr, [x29, #-4]
  403e90:	b	404128 <sqrt@plt+0x2668>
  403e94:	mov	w8, #0x1                   	// #1
  403e98:	stur	w8, [x29, #-24]
  403e9c:	stur	wzr, [x29, #-28]
  403ea0:	ldur	w8, [x29, #-28]
  403ea4:	ldur	w9, [x29, #-20]
  403ea8:	cmp	w8, w9
  403eac:	b.ge	403f08 <sqrt@plt+0x2448>  // b.tcont
  403eb0:	ldur	x8, [x29, #-16]
  403eb4:	ldursw	x9, [x29, #-28]
  403eb8:	ldrb	w1, [x8, x9]
  403ebc:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403ec0:	add	x0, x0, #0x7e5
  403ec4:	bl	4043c4 <sqrt@plt+0x2904>
  403ec8:	cbnz	w0, 403ef8 <sqrt@plt+0x2438>
  403ecc:	stur	wzr, [x29, #-24]
  403ed0:	ldur	x8, [x29, #-16]
  403ed4:	ldursw	x9, [x29, #-28]
  403ed8:	ldrb	w1, [x8, x9]
  403edc:	adrp	x0, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403ee0:	add	x0, x0, #0x2dd
  403ee4:	bl	4043e8 <sqrt@plt+0x2928>
  403ee8:	ldur	x8, [x29, #-16]
  403eec:	ldursw	x9, [x29, #-28]
  403ef0:	add	x8, x8, x9
  403ef4:	strb	w0, [x8]
  403ef8:	ldur	w8, [x29, #-28]
  403efc:	add	w8, w8, #0x1
  403f00:	stur	w8, [x29, #-28]
  403f04:	b	403ea0 <sqrt@plt+0x23e0>
  403f08:	ldur	w8, [x29, #-24]
  403f0c:	cbz	w8, 403f44 <sqrt@plt+0x2484>
  403f10:	ldur	w8, [x29, #-20]
  403f14:	cmp	w8, #0x4
  403f18:	b.ne	403f3c <sqrt@plt+0x247c>  // b.any
  403f1c:	ldur	x8, [x29, #-16]
  403f20:	ldrb	w9, [x8]
  403f24:	cmp	w9, #0x31
  403f28:	b.ne	403f3c <sqrt@plt+0x247c>  // b.any
  403f2c:	ldur	x8, [x29, #-16]
  403f30:	ldrb	w9, [x8, #1]
  403f34:	cmp	w9, #0x39
  403f38:	b.eq	403f44 <sqrt@plt+0x2484>  // b.none
  403f3c:	stur	wzr, [x29, #-4]
  403f40:	b	404128 <sqrt@plt+0x2668>
  403f44:	ldur	x0, [x29, #-16]
  403f48:	ldur	w1, [x29, #-20]
  403f4c:	bl	4044cc <sqrt@plt+0x2a0c>
  403f50:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  403f54:	add	x8, x8, #0x220
  403f58:	ldr	w9, [x8]
  403f5c:	udiv	w10, w0, w9
  403f60:	mul	w9, w10, w9
  403f64:	subs	w9, w0, w9
  403f68:	stur	w9, [x29, #-32]
  403f6c:	adrp	x8, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403f70:	add	x8, x8, #0x2d0
  403f74:	ldr	x8, [x8]
  403f78:	cbz	x8, 403fec <sqrt@plt+0x252c>
  403f7c:	adrp	x8, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  403f80:	add	x8, x8, #0x2d0
  403f84:	ldr	x8, [x8]
  403f88:	ldursw	x9, [x29, #-32]
  403f8c:	mov	x10, #0x8                   	// #8
  403f90:	mul	x9, x10, x9
  403f94:	add	x8, x8, x9
  403f98:	ldr	x8, [x8]
  403f9c:	str	x8, [sp, #40]
  403fa0:	ldr	x8, [sp, #40]
  403fa4:	cbz	x8, 403fec <sqrt@plt+0x252c>
  403fa8:	ldur	w8, [x29, #-20]
  403fac:	ldr	x9, [sp, #40]
  403fb0:	ldr	w10, [x9, #16]
  403fb4:	cmp	w8, w10
  403fb8:	b.ne	403fdc <sqrt@plt+0x251c>  // b.any
  403fbc:	ldur	x0, [x29, #-16]
  403fc0:	ldr	x8, [sp, #40]
  403fc4:	ldr	x1, [x8, #8]
  403fc8:	ldursw	x2, [x29, #-20]
  403fcc:	bl	401790 <memcmp@plt>
  403fd0:	cbnz	w0, 403fdc <sqrt@plt+0x251c>
  403fd4:	stur	wzr, [x29, #-4]
  403fd8:	b	404128 <sqrt@plt+0x2668>
  403fdc:	ldr	x8, [sp, #40]
  403fe0:	ldr	x8, [x8]
  403fe4:	str	x8, [sp, #40]
  403fe8:	b	403fa0 <sqrt@plt+0x24e0>
  403fec:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  403ff0:	add	x8, x8, #0x298
  403ff4:	ldr	x8, [x8]
  403ff8:	ldursw	x9, [x29, #-32]
  403ffc:	mov	x10, #0x8                   	// #8
  404000:	mul	x9, x10, x9
  404004:	add	x8, x8, x9
  404008:	str	x8, [sp, #32]
  40400c:	ldr	x8, [sp, #32]
  404010:	ldr	x8, [x8]
  404014:	cbnz	x8, 404058 <sqrt@plt+0x2598>
  404018:	mov	x0, #0x3f0                 	// #1008
  40401c:	bl	406d78 <_Znwm@@Base>
  404020:	str	x0, [sp, #8]
  404024:	mov	x8, xzr
  404028:	mov	x1, x8
  40402c:	bl	40440c <sqrt@plt+0x294c>
  404030:	b	404034 <sqrt@plt+0x2574>
  404034:	ldr	x8, [sp, #32]
  404038:	ldr	x9, [sp, #8]
  40403c:	str	x9, [x8]
  404040:	b	4040ec <sqrt@plt+0x262c>
  404044:	str	x0, [sp, #24]
  404048:	str	w1, [sp, #20]
  40404c:	ldr	x0, [sp, #8]
  404050:	bl	406e50 <_ZdlPv@@Base>
  404054:	b	404138 <sqrt@plt+0x2678>
  404058:	ldr	x8, [sp, #32]
  40405c:	ldr	x8, [x8]
  404060:	add	x8, x8, #0xc
  404064:	ldr	x9, [sp, #32]
  404068:	ldr	x9, [x9]
  40406c:	ldr	w10, [x9, #8]
  404070:	subs	w10, w10, #0x1
  404074:	ldr	w10, [x8, w10, sxtw #2]
  404078:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  40407c:	add	x8, x8, #0x2b0
  404080:	ldr	w11, [x8]
  404084:	cmp	w10, w11
  404088:	b.ne	404098 <sqrt@plt+0x25d8>  // b.any
  40408c:	mov	w8, #0x1                   	// #1
  404090:	stur	w8, [x29, #-4]
  404094:	b	404128 <sqrt@plt+0x2668>
  404098:	ldr	x8, [sp, #32]
  40409c:	ldr	x8, [x8]
  4040a0:	ldr	w9, [x8, #8]
  4040a4:	cmp	w9, #0xf9
  4040a8:	b.lt	4040ec <sqrt@plt+0x262c>  // b.tstop
  4040ac:	mov	x0, #0x3f0                 	// #1008
  4040b0:	bl	406d78 <_Znwm@@Base>
  4040b4:	ldr	x8, [sp, #32]
  4040b8:	ldr	x1, [x8]
  4040bc:	str	x0, [sp]
  4040c0:	bl	40440c <sqrt@plt+0x294c>
  4040c4:	b	4040c8 <sqrt@plt+0x2608>
  4040c8:	ldr	x8, [sp, #32]
  4040cc:	ldr	x9, [sp]
  4040d0:	str	x9, [x8]
  4040d4:	b	4040ec <sqrt@plt+0x262c>
  4040d8:	str	x0, [sp, #24]
  4040dc:	str	w1, [sp, #20]
  4040e0:	ldr	x0, [sp]
  4040e4:	bl	406e50 <_ZdlPv@@Base>
  4040e8:	b	404138 <sqrt@plt+0x2678>
  4040ec:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  4040f0:	add	x8, x8, #0x2b0
  4040f4:	ldr	w9, [x8]
  4040f8:	ldr	x8, [sp, #32]
  4040fc:	ldr	x8, [x8]
  404100:	add	x8, x8, #0xc
  404104:	ldr	x10, [sp, #32]
  404108:	ldr	x10, [x10]
  40410c:	ldrsw	x11, [x10, #8]
  404110:	mov	w12, w11
  404114:	mov	w13, #0x1                   	// #1
  404118:	add	w12, w12, #0x1
  40411c:	str	w12, [x10, #8]
  404120:	str	w9, [x8, x11, lsl #2]
  404124:	stur	w13, [x29, #-4]
  404128:	ldur	w0, [x29, #-4]
  40412c:	ldp	x29, x30, [sp, #80]
  404130:	add	sp, sp, #0x60
  404134:	ret
  404138:	ldr	x0, [sp, #24]
  40413c:	bl	401a50 <_Unwind_Resume@plt>
  404140:	sub	sp, sp, #0x30
  404144:	stp	x29, x30, [sp, #32]
  404148:	add	x29, sp, #0x20
  40414c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  404150:	add	x8, x8, #0x2a8
  404154:	mov	w9, #0xc                   	// #12
  404158:	mov	w10, #0x1                   	// #1
  40415c:	adrp	x11, 41a000 <_ZdlPvm@@Base+0x13184>
  404160:	add	x11, x11, #0x2b0
  404164:	add	x12, sp, #0x8
  404168:	stur	w0, [x29, #-4]
  40416c:	stur	w1, [x29, #-8]
  404170:	stur	w2, [x29, #-12]
  404174:	ldur	w13, [x29, #-4]
  404178:	str	w13, [sp, #8]
  40417c:	ldur	w13, [x29, #-8]
  404180:	str	w13, [sp, #12]
  404184:	ldur	w13, [x29, #-12]
  404188:	str	w13, [sp, #16]
  40418c:	ldr	x3, [x8]
  404190:	mov	x0, x12
  404194:	mov	w1, w9
  404198:	mov	w2, w10
  40419c:	str	x11, [sp]
  4041a0:	bl	4041c0 <sqrt@plt+0x2700>
  4041a4:	ldr	x8, [sp]
  4041a8:	ldr	w9, [x8]
  4041ac:	add	w9, w9, #0x1
  4041b0:	str	w9, [x8]
  4041b4:	ldp	x29, x30, [sp, #32]
  4041b8:	add	sp, sp, #0x30
  4041bc:	ret
  4041c0:	sub	sp, sp, #0x50
  4041c4:	stp	x29, x30, [sp, #64]
  4041c8:	add	x29, sp, #0x40
  4041cc:	stur	x0, [x29, #-8]
  4041d0:	stur	w1, [x29, #-12]
  4041d4:	stur	w2, [x29, #-16]
  4041d8:	stur	x3, [x29, #-24]
  4041dc:	ldur	x0, [x29, #-8]
  4041e0:	ldursw	x1, [x29, #-12]
  4041e4:	ldursw	x2, [x29, #-16]
  4041e8:	ldur	x3, [x29, #-24]
  4041ec:	bl	401a40 <fwrite@plt>
  4041f0:	ldursw	x8, [x29, #-16]
  4041f4:	cmp	x0, x8
  4041f8:	b.eq	404240 <sqrt@plt+0x2780>  // b.none
  4041fc:	bl	401950 <__errno_location@plt>
  404200:	ldr	w0, [x0]
  404204:	bl	4017e0 <strerror@plt>
  404208:	add	x8, sp, #0x18
  40420c:	str	x0, [sp, #16]
  404210:	mov	x0, x8
  404214:	ldr	x1, [sp, #16]
  404218:	str	x8, [sp, #8]
  40421c:	bl	404bfc <sqrt@plt+0x313c>
  404220:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  404224:	add	x0, x0, #0x6ff
  404228:	ldr	x1, [sp, #8]
  40422c:	adrp	x8, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404230:	add	x8, x8, #0xff0
  404234:	mov	x2, x8
  404238:	mov	x3, x8
  40423c:	bl	4050c4 <sqrt@plt+0x3604>
  404240:	ldp	x29, x30, [sp, #64]
  404244:	add	sp, sp, #0x50
  404248:	ret
  40424c:	sub	sp, sp, #0x30
  404250:	stp	x29, x30, [sp, #32]
  404254:	add	x29, sp, #0x20
  404258:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  40425c:	add	x8, x8, #0x248
  404260:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  404264:	add	x9, x9, #0x2b0
  404268:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  40426c:	add	x10, x10, #0x2d8
  404270:	stur	x0, [x29, #-8]
  404274:	stur	w1, [x29, #-12]
  404278:	ldr	w11, [x8]
  40427c:	ldr	w12, [x9]
  404280:	cmp	w11, w12
  404284:	str	x10, [sp, #8]
  404288:	b.eq	4042ac <sqrt@plt+0x27ec>  // b.none
  40428c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  404290:	add	x8, x8, #0x2b0
  404294:	ldr	w9, [x8]
  404298:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  40429c:	add	x8, x8, #0x248
  4042a0:	str	w9, [x8]
  4042a4:	ldr	x8, [sp, #8]
  4042a8:	str	wzr, [x8]
  4042ac:	ldr	x8, [sp, #8]
  4042b0:	ldr	w9, [x8]
  4042b4:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x13184>
  4042b8:	add	x10, x10, #0x244
  4042bc:	ldr	w11, [x10]
  4042c0:	cmp	w9, w11
  4042c4:	b.ge	4042e8 <sqrt@plt+0x2828>  // b.tcont
  4042c8:	ldur	x0, [x29, #-8]
  4042cc:	ldur	w1, [x29, #-12]
  4042d0:	bl	403e60 <sqrt@plt+0x23a0>
  4042d4:	cbz	w0, 4042e8 <sqrt@plt+0x2828>
  4042d8:	ldr	x8, [sp, #8]
  4042dc:	ldr	w9, [x8]
  4042e0:	add	w9, w9, #0x1
  4042e4:	str	w9, [x8]
  4042e8:	ldp	x29, x30, [sp, #32]
  4042ec:	add	sp, sp, #0x30
  4042f0:	ret
  4042f4:	sub	sp, sp, #0x20
  4042f8:	stp	x29, x30, [sp, #16]
  4042fc:	add	x29, sp, #0x10
  404300:	stur	w0, [x29, #-4]
  404304:	str	w1, [sp, #8]
  404308:	str	x2, [sp]
  40430c:	ldur	w8, [x29, #-4]
  404310:	cbnz	w8, 404320 <sqrt@plt+0x2860>
  404314:	ldr	w0, [sp, #8]
  404318:	ldr	x1, [sp]
  40431c:	bl	40452c <sqrt@plt+0x2a6c>
  404320:	ldp	x29, x30, [sp, #16]
  404324:	add	sp, sp, #0x20
  404328:	ret
  40432c:	sub	sp, sp, #0x30
  404330:	stp	x29, x30, [sp, #32]
  404334:	add	x29, sp, #0x20
  404338:	stur	x0, [x29, #-8]
  40433c:	sturb	w1, [x29, #-9]
  404340:	ldur	x8, [x29, #-8]
  404344:	ldr	w9, [x8, #8]
  404348:	ldr	w10, [x8, #12]
  40434c:	cmp	w9, w10
  404350:	str	x8, [sp, #8]
  404354:	b.lt	404360 <sqrt@plt+0x28a0>  // b.tstop
  404358:	ldr	x0, [sp, #8]
  40435c:	bl	407534 <_ZdlPvm@@Base+0x6b8>
  404360:	ldurb	w8, [x29, #-9]
  404364:	ldr	x9, [sp, #8]
  404368:	ldr	x10, [x9]
  40436c:	ldrsw	x11, [x9, #8]
  404370:	mov	w12, w11
  404374:	add	w12, w12, #0x1
  404378:	str	w12, [x9, #8]
  40437c:	add	x10, x10, x11
  404380:	strb	w8, [x10]
  404384:	mov	x0, x9
  404388:	ldp	x29, x30, [sp, #32]
  40438c:	add	sp, sp, #0x30
  404390:	ret
  404394:	sub	sp, sp, #0x10
  404398:	str	x0, [sp, #8]
  40439c:	ldr	x8, [sp, #8]
  4043a0:	ldr	w0, [x8, #8]
  4043a4:	add	sp, sp, #0x10
  4043a8:	ret
  4043ac:	sub	sp, sp, #0x10
  4043b0:	str	x0, [sp, #8]
  4043b4:	ldr	x8, [sp, #8]
  4043b8:	ldr	x0, [x8]
  4043bc:	add	sp, sp, #0x10
  4043c0:	ret
  4043c4:	sub	sp, sp, #0x10
  4043c8:	str	x0, [sp, #8]
  4043cc:	strb	w1, [sp, #7]
  4043d0:	ldr	x8, [sp, #8]
  4043d4:	ldrb	w9, [sp, #7]
  4043d8:	mov	w10, w9
  4043dc:	ldrb	w0, [x8, x10]
  4043e0:	add	sp, sp, #0x10
  4043e4:	ret
  4043e8:	sub	sp, sp, #0x10
  4043ec:	str	x0, [sp, #8]
  4043f0:	strb	w1, [sp, #7]
  4043f4:	ldr	x8, [sp, #8]
  4043f8:	ldrb	w9, [sp, #7]
  4043fc:	mov	w10, w9
  404400:	ldrb	w0, [x8, x10]
  404404:	add	sp, sp, #0x10
  404408:	ret
  40440c:	sub	sp, sp, #0x10
  404410:	str	x0, [sp, #8]
  404414:	str	x1, [sp]
  404418:	ldr	x8, [sp, #8]
  40441c:	ldr	x9, [sp]
  404420:	str	x9, [x8]
  404424:	str	wzr, [x8, #8]
  404428:	add	sp, sp, #0x10
  40442c:	ret
  404430:	sub	sp, sp, #0x20
  404434:	stp	x29, x30, [sp, #16]
  404438:	add	x29, sp, #0x10
  40443c:	mov	w0, #0x1                   	// #1
  404440:	adrp	x8, 404000 <sqrt@plt+0x2540>
  404444:	add	x8, x8, #0x490
  404448:	mov	w9, #0x2                   	// #2
  40444c:	mov	w10, #0xf                   	// #15
  404450:	mov	x1, x8
  404454:	str	x8, [sp, #8]
  404458:	str	w9, [sp, #4]
  40445c:	str	w10, [sp]
  404460:	bl	401a10 <signal@plt>
  404464:	ldr	w9, [sp, #4]
  404468:	mov	w0, w9
  40446c:	ldr	x1, [sp, #8]
  404470:	bl	401a10 <signal@plt>
  404474:	ldr	w9, [sp]
  404478:	mov	w0, w9
  40447c:	ldr	x1, [sp, #8]
  404480:	bl	401a10 <signal@plt>
  404484:	ldp	x29, x30, [sp, #16]
  404488:	add	sp, sp, #0x20
  40448c:	ret
  404490:	sub	sp, sp, #0x20
  404494:	stp	x29, x30, [sp, #16]
  404498:	add	x29, sp, #0x10
  40449c:	mov	x8, xzr
  4044a0:	stur	w0, [x29, #-4]
  4044a4:	ldur	w0, [x29, #-4]
  4044a8:	mov	x1, x8
  4044ac:	bl	401a10 <signal@plt>
  4044b0:	bl	403e30 <sqrt@plt+0x2370>
  4044b4:	bl	401860 <getpid@plt>
  4044b8:	ldur	w1, [x29, #-4]
  4044bc:	bl	401910 <kill@plt>
  4044c0:	ldp	x29, x30, [sp, #16]
  4044c4:	add	sp, sp, #0x20
  4044c8:	ret
  4044cc:	sub	sp, sp, #0x10
  4044d0:	str	x0, [sp, #8]
  4044d4:	str	w1, [sp, #4]
  4044d8:	str	wzr, [sp]
  4044dc:	ldr	w8, [sp, #4]
  4044e0:	subs	w8, w8, #0x1
  4044e4:	str	w8, [sp, #4]
  4044e8:	cmp	w8, #0x0
  4044ec:	cset	w8, lt  // lt = tstop
  4044f0:	tbnz	w8, #0, 404520 <sqrt@plt+0x2a60>
  4044f4:	ldr	x8, [sp, #8]
  4044f8:	add	x9, x8, #0x1
  4044fc:	str	x9, [sp, #8]
  404500:	ldrb	w10, [x8]
  404504:	ldr	w11, [sp]
  404508:	mov	w12, #0x33                  	// #51
  40450c:	movk	w12, #0x1, lsl #16
  404510:	mul	w11, w12, w11
  404514:	add	w10, w10, w11
  404518:	str	w10, [sp]
  40451c:	b	4044dc <sqrt@plt+0x2a1c>
  404520:	ldr	w0, [sp]
  404524:	add	sp, sp, #0x10
  404528:	ret
  40452c:	sub	sp, sp, #0x30
  404530:	stp	x29, x30, [sp, #32]
  404534:	add	x29, sp, #0x20
  404538:	adrp	x8, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  40453c:	add	x8, x8, #0x78
  404540:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  404544:	add	x9, x9, #0x280
  404548:	stur	w0, [x29, #-4]
  40454c:	str	x1, [sp, #16]
  404550:	ldr	x8, [x8]
  404554:	str	x9, [sp, #8]
  404558:	cbz	x8, 40457c <sqrt@plt+0x2abc>
  40455c:	ldr	x8, [sp, #8]
  404560:	ldr	x0, [x8]
  404564:	adrp	x9, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  404568:	add	x9, x9, #0x78
  40456c:	ldr	x2, [x9]
  404570:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  404574:	add	x1, x1, #0x731
  404578:	bl	401730 <fprintf@plt>
  40457c:	ldr	x8, [sp, #8]
  404580:	ldr	x0, [x8]
  404584:	ldur	w2, [x29, #-4]
  404588:	ldr	x3, [sp, #16]
  40458c:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  404590:	add	x1, x1, #0x736
  404594:	bl	401730 <fprintf@plt>
  404598:	ldr	x8, [sp, #8]
  40459c:	ldr	x9, [x8]
  4045a0:	mov	x0, x9
  4045a4:	bl	4018f0 <fflush@plt>
  4045a8:	bl	4019f0 <abort@plt>
  4045ac:	sub	sp, sp, #0x20
  4045b0:	str	x0, [sp, #24]
  4045b4:	ldr	x8, [sp, #24]
  4045b8:	str	x8, [sp, #16]
  4045bc:	str	wzr, [sp, #12]
  4045c0:	ldr	w8, [sp, #12]
  4045c4:	cmp	w8, #0xff
  4045c8:	b.gt	4045f0 <sqrt@plt+0x2b30>
  4045cc:	ldr	w8, [sp, #12]
  4045d0:	ldr	x9, [sp, #16]
  4045d4:	ldrsw	x10, [sp, #12]
  4045d8:	add	x9, x9, x10
  4045dc:	strb	w8, [x9]
  4045e0:	ldr	w8, [sp, #12]
  4045e4:	add	w8, w8, #0x1
  4045e8:	str	w8, [sp, #12]
  4045ec:	b	4045c0 <sqrt@plt+0x2b00>
  4045f0:	add	sp, sp, #0x20
  4045f4:	ret
  4045f8:	sub	sp, sp, #0x10
  4045fc:	str	x0, [sp, #8]
  404600:	str	w1, [sp, #4]
  404604:	add	sp, sp, #0x10
  404608:	ret
  40460c:	sub	sp, sp, #0x30
  404610:	stp	x29, x30, [sp, #32]
  404614:	add	x29, sp, #0x20
  404618:	adrp	x8, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  40461c:	add	x8, x8, #0x4e0
  404620:	stur	x0, [x29, #-8]
  404624:	ldr	w9, [x8]
  404628:	cbz	w9, 404630 <sqrt@plt+0x2b70>
  40462c:	b	4046f0 <sqrt@plt+0x2c30>
  404630:	mov	w8, #0x1                   	// #1
  404634:	adrp	x9, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404638:	add	x9, x9, #0x4e0
  40463c:	str	w8, [x9]
  404640:	stur	wzr, [x29, #-12]
  404644:	ldur	w8, [x29, #-12]
  404648:	cmp	w8, #0xff
  40464c:	b.gt	4046f0 <sqrt@plt+0x2c30>
  404650:	ldur	w8, [x29, #-12]
  404654:	and	w8, w8, #0xffffff80
  404658:	cbnz	w8, 404678 <sqrt@plt+0x2bb8>
  40465c:	ldur	w0, [x29, #-12]
  404660:	bl	401760 <islower@plt>
  404664:	cbz	w0, 404678 <sqrt@plt+0x2bb8>
  404668:	ldur	w0, [x29, #-12]
  40466c:	bl	401990 <toupper@plt>
  404670:	str	w0, [sp, #16]
  404674:	b	404680 <sqrt@plt+0x2bc0>
  404678:	ldur	w8, [x29, #-12]
  40467c:	str	w8, [sp, #16]
  404680:	ldr	w8, [sp, #16]
  404684:	ldursw	x9, [x29, #-12]
  404688:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  40468c:	add	x10, x10, #0x3dd
  404690:	add	x9, x10, x9
  404694:	strb	w8, [x9]
  404698:	ldur	w8, [x29, #-12]
  40469c:	and	w8, w8, #0xffffff80
  4046a0:	cbnz	w8, 4046c0 <sqrt@plt+0x2c00>
  4046a4:	ldur	w0, [x29, #-12]
  4046a8:	bl	4018c0 <isupper@plt>
  4046ac:	cbz	w0, 4046c0 <sqrt@plt+0x2c00>
  4046b0:	ldur	w0, [x29, #-12]
  4046b4:	bl	4016e0 <tolower@plt>
  4046b8:	str	w0, [sp, #12]
  4046bc:	b	4046c8 <sqrt@plt+0x2c08>
  4046c0:	ldur	w8, [x29, #-12]
  4046c4:	str	w8, [sp, #12]
  4046c8:	ldr	w8, [sp, #12]
  4046cc:	ldursw	x9, [x29, #-12]
  4046d0:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  4046d4:	add	x10, x10, #0x2dd
  4046d8:	add	x9, x10, x9
  4046dc:	strb	w8, [x9]
  4046e0:	ldur	w8, [x29, #-12]
  4046e4:	add	w8, w8, #0x1
  4046e8:	stur	w8, [x29, #-12]
  4046ec:	b	404644 <sqrt@plt+0x2b84>
  4046f0:	ldp	x29, x30, [sp, #32]
  4046f4:	add	sp, sp, #0x30
  4046f8:	ret
  4046fc:	sub	sp, sp, #0x20
  404700:	str	x0, [sp, #24]
  404704:	ldr	x8, [sp, #24]
  404708:	str	x8, [sp, #16]
  40470c:	str	wzr, [sp, #12]
  404710:	ldr	w8, [sp, #12]
  404714:	cmp	w8, #0xff
  404718:	b.gt	404740 <sqrt@plt+0x2c80>
  40471c:	ldr	x8, [sp, #16]
  404720:	ldrsw	x9, [sp, #12]
  404724:	add	x8, x8, x9
  404728:	mov	w10, #0x0                   	// #0
  40472c:	strb	w10, [x8]
  404730:	ldr	w8, [sp, #12]
  404734:	add	w8, w8, #0x1
  404738:	str	w8, [sp, #12]
  40473c:	b	404710 <sqrt@plt+0x2c50>
  404740:	add	sp, sp, #0x20
  404744:	ret
  404748:	sub	sp, sp, #0x20
  40474c:	stp	x29, x30, [sp, #16]
  404750:	add	x29, sp, #0x10
  404754:	str	x0, [sp, #8]
  404758:	ldr	x0, [sp, #8]
  40475c:	bl	4046fc <sqrt@plt+0x2c3c>
  404760:	ldp	x29, x30, [sp, #16]
  404764:	add	sp, sp, #0x20
  404768:	ret
  40476c:	sub	sp, sp, #0x30
  404770:	stp	x29, x30, [sp, #32]
  404774:	add	x29, sp, #0x20
  404778:	stur	x0, [x29, #-8]
  40477c:	str	x1, [sp, #16]
  404780:	ldur	x8, [x29, #-8]
  404784:	mov	x0, x8
  404788:	str	x8, [sp, #8]
  40478c:	bl	4046fc <sqrt@plt+0x2c3c>
  404790:	ldr	x8, [sp, #16]
  404794:	ldrb	w9, [x8]
  404798:	cbz	w9, 4047c4 <sqrt@plt+0x2d04>
  40479c:	ldr	x8, [sp, #16]
  4047a0:	add	x9, x8, #0x1
  4047a4:	str	x9, [sp, #16]
  4047a8:	ldrb	w10, [x8]
  4047ac:	mov	w8, w10
  4047b0:	ldr	x9, [sp, #8]
  4047b4:	add	x8, x9, x8
  4047b8:	mov	w10, #0x1                   	// #1
  4047bc:	strb	w10, [x8]
  4047c0:	b	404790 <sqrt@plt+0x2cd0>
  4047c4:	ldp	x29, x30, [sp, #32]
  4047c8:	add	sp, sp, #0x30
  4047cc:	ret
  4047d0:	sub	sp, sp, #0x30
  4047d4:	stp	x29, x30, [sp, #32]
  4047d8:	add	x29, sp, #0x20
  4047dc:	stur	x0, [x29, #-8]
  4047e0:	str	x1, [sp, #16]
  4047e4:	ldur	x8, [x29, #-8]
  4047e8:	mov	x0, x8
  4047ec:	str	x8, [sp, #8]
  4047f0:	bl	4046fc <sqrt@plt+0x2c3c>
  4047f4:	ldr	x8, [sp, #16]
  4047f8:	ldrb	w9, [x8]
  4047fc:	cbz	w9, 404828 <sqrt@plt+0x2d68>
  404800:	ldr	x8, [sp, #16]
  404804:	add	x9, x8, #0x1
  404808:	str	x9, [sp, #16]
  40480c:	ldrb	w10, [x8]
  404810:	mov	w8, w10
  404814:	ldr	x9, [sp, #8]
  404818:	add	x8, x9, x8
  40481c:	mov	w10, #0x1                   	// #1
  404820:	strb	w10, [x8]
  404824:	b	4047f4 <sqrt@plt+0x2d34>
  404828:	ldp	x29, x30, [sp, #32]
  40482c:	add	sp, sp, #0x30
  404830:	ret
  404834:	sub	sp, sp, #0x10
  404838:	str	x0, [sp, #8]
  40483c:	str	w1, [sp, #4]
  404840:	add	sp, sp, #0x10
  404844:	ret
  404848:	sub	sp, sp, #0x20
  40484c:	str	x0, [sp, #24]
  404850:	str	x1, [sp, #16]
  404854:	ldr	x8, [sp, #24]
  404858:	str	wzr, [sp, #12]
  40485c:	str	x8, [sp]
  404860:	ldr	w8, [sp, #12]
  404864:	cmp	w8, #0xff
  404868:	b.gt	4048a4 <sqrt@plt+0x2de4>
  40486c:	ldr	x8, [sp, #16]
  404870:	ldrsw	x9, [sp, #12]
  404874:	add	x8, x8, x9
  404878:	ldrb	w10, [x8]
  40487c:	cbz	w10, 404894 <sqrt@plt+0x2dd4>
  404880:	ldrsw	x8, [sp, #12]
  404884:	ldr	x9, [sp]
  404888:	add	x8, x9, x8
  40488c:	mov	w10, #0x1                   	// #1
  404890:	strb	w10, [x8]
  404894:	ldr	w8, [sp, #12]
  404898:	add	w8, w8, #0x1
  40489c:	str	w8, [sp, #12]
  4048a0:	b	404860 <sqrt@plt+0x2da0>
  4048a4:	ldr	x0, [sp]
  4048a8:	add	sp, sp, #0x20
  4048ac:	ret
  4048b0:	sub	sp, sp, #0x50
  4048b4:	stp	x29, x30, [sp, #64]
  4048b8:	add	x29, sp, #0x40
  4048bc:	adrp	x8, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  4048c0:	add	x8, x8, #0xfe8
  4048c4:	stur	x0, [x29, #-8]
  4048c8:	ldr	w9, [x8]
  4048cc:	cbz	w9, 4048d4 <sqrt@plt+0x2e14>
  4048d0:	b	404bf0 <sqrt@plt+0x3130>
  4048d4:	mov	w8, #0x1                   	// #1
  4048d8:	adrp	x9, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  4048dc:	add	x9, x9, #0xfe8
  4048e0:	str	w8, [x9]
  4048e4:	stur	wzr, [x29, #-12]
  4048e8:	ldur	w8, [x29, #-12]
  4048ec:	cmp	w8, #0xff
  4048f0:	b.gt	404bf0 <sqrt@plt+0x3130>
  4048f4:	ldur	w8, [x29, #-12]
  4048f8:	and	w8, w8, #0xffffff80
  4048fc:	mov	w9, #0x0                   	// #0
  404900:	stur	w9, [x29, #-16]
  404904:	cbnz	w8, 40491c <sqrt@plt+0x2e5c>
  404908:	ldur	w0, [x29, #-12]
  40490c:	bl	401920 <isalpha@plt>
  404910:	cmp	w0, #0x0
  404914:	cset	w8, ne  // ne = any
  404918:	stur	w8, [x29, #-16]
  40491c:	ldur	w8, [x29, #-16]
  404920:	and	w8, w8, #0x1
  404924:	ldursw	x9, [x29, #-12]
  404928:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  40492c:	add	x10, x10, #0x4e5
  404930:	add	x9, x10, x9
  404934:	strb	w8, [x9]
  404938:	ldur	w8, [x29, #-12]
  40493c:	and	w8, w8, #0xffffff80
  404940:	mov	w11, #0x0                   	// #0
  404944:	stur	w11, [x29, #-20]
  404948:	cbnz	w8, 404960 <sqrt@plt+0x2ea0>
  40494c:	ldur	w0, [x29, #-12]
  404950:	bl	4018c0 <isupper@plt>
  404954:	cmp	w0, #0x0
  404958:	cset	w8, ne  // ne = any
  40495c:	stur	w8, [x29, #-20]
  404960:	ldur	w8, [x29, #-20]
  404964:	and	w8, w8, #0x1
  404968:	ldursw	x9, [x29, #-12]
  40496c:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404970:	add	x10, x10, #0x5e5
  404974:	add	x9, x10, x9
  404978:	strb	w8, [x9]
  40497c:	ldur	w8, [x29, #-12]
  404980:	and	w8, w8, #0xffffff80
  404984:	mov	w11, #0x0                   	// #0
  404988:	stur	w11, [x29, #-24]
  40498c:	cbnz	w8, 4049a4 <sqrt@plt+0x2ee4>
  404990:	ldur	w0, [x29, #-12]
  404994:	bl	401760 <islower@plt>
  404998:	cmp	w0, #0x0
  40499c:	cset	w8, ne  // ne = any
  4049a0:	stur	w8, [x29, #-24]
  4049a4:	ldur	w8, [x29, #-24]
  4049a8:	and	w8, w8, #0x1
  4049ac:	ldursw	x9, [x29, #-12]
  4049b0:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  4049b4:	add	x10, x10, #0x6e5
  4049b8:	add	x9, x10, x9
  4049bc:	strb	w8, [x9]
  4049c0:	ldur	w8, [x29, #-12]
  4049c4:	and	w8, w8, #0xffffff80
  4049c8:	mov	w11, #0x0                   	// #0
  4049cc:	stur	w11, [x29, #-28]
  4049d0:	cbnz	w8, 4049e8 <sqrt@plt+0x2f28>
  4049d4:	ldur	w0, [x29, #-12]
  4049d8:	bl	4019a0 <isdigit@plt>
  4049dc:	cmp	w0, #0x0
  4049e0:	cset	w8, ne  // ne = any
  4049e4:	stur	w8, [x29, #-28]
  4049e8:	ldur	w8, [x29, #-28]
  4049ec:	and	w8, w8, #0x1
  4049f0:	ldursw	x9, [x29, #-12]
  4049f4:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  4049f8:	add	x10, x10, #0x7e5
  4049fc:	add	x9, x10, x9
  404a00:	strb	w8, [x9]
  404a04:	ldur	w8, [x29, #-12]
  404a08:	and	w8, w8, #0xffffff80
  404a0c:	mov	w11, #0x0                   	// #0
  404a10:	str	w11, [sp, #32]
  404a14:	cbnz	w8, 404a2c <sqrt@plt+0x2f6c>
  404a18:	ldur	w0, [x29, #-12]
  404a1c:	bl	401810 <isxdigit@plt>
  404a20:	cmp	w0, #0x0
  404a24:	cset	w8, ne  // ne = any
  404a28:	str	w8, [sp, #32]
  404a2c:	ldr	w8, [sp, #32]
  404a30:	and	w8, w8, #0x1
  404a34:	ldursw	x9, [x29, #-12]
  404a38:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404a3c:	add	x10, x10, #0x8e5
  404a40:	add	x9, x10, x9
  404a44:	strb	w8, [x9]
  404a48:	ldur	w8, [x29, #-12]
  404a4c:	and	w8, w8, #0xffffff80
  404a50:	mov	w11, #0x0                   	// #0
  404a54:	str	w11, [sp, #28]
  404a58:	cbnz	w8, 404a70 <sqrt@plt+0x2fb0>
  404a5c:	ldur	w0, [x29, #-12]
  404a60:	bl	401780 <isspace@plt>
  404a64:	cmp	w0, #0x0
  404a68:	cset	w8, ne  // ne = any
  404a6c:	str	w8, [sp, #28]
  404a70:	ldr	w8, [sp, #28]
  404a74:	and	w8, w8, #0x1
  404a78:	ldursw	x9, [x29, #-12]
  404a7c:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404a80:	add	x10, x10, #0x9e5
  404a84:	add	x9, x10, x9
  404a88:	strb	w8, [x9]
  404a8c:	ldur	w8, [x29, #-12]
  404a90:	and	w8, w8, #0xffffff80
  404a94:	mov	w11, #0x0                   	// #0
  404a98:	str	w11, [sp, #24]
  404a9c:	cbnz	w8, 404ab4 <sqrt@plt+0x2ff4>
  404aa0:	ldur	w0, [x29, #-12]
  404aa4:	bl	4019d0 <ispunct@plt>
  404aa8:	cmp	w0, #0x0
  404aac:	cset	w8, ne  // ne = any
  404ab0:	str	w8, [sp, #24]
  404ab4:	ldr	w8, [sp, #24]
  404ab8:	and	w8, w8, #0x1
  404abc:	ldursw	x9, [x29, #-12]
  404ac0:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404ac4:	add	x10, x10, #0xae5
  404ac8:	add	x9, x10, x9
  404acc:	strb	w8, [x9]
  404ad0:	ldur	w8, [x29, #-12]
  404ad4:	and	w8, w8, #0xffffff80
  404ad8:	mov	w11, #0x0                   	// #0
  404adc:	str	w11, [sp, #20]
  404ae0:	cbnz	w8, 404af8 <sqrt@plt+0x3038>
  404ae4:	ldur	w0, [x29, #-12]
  404ae8:	bl	401710 <isalnum@plt>
  404aec:	cmp	w0, #0x0
  404af0:	cset	w8, ne  // ne = any
  404af4:	str	w8, [sp, #20]
  404af8:	ldr	w8, [sp, #20]
  404afc:	and	w8, w8, #0x1
  404b00:	ldursw	x9, [x29, #-12]
  404b04:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404b08:	add	x10, x10, #0xbe5
  404b0c:	add	x9, x10, x9
  404b10:	strb	w8, [x9]
  404b14:	ldur	w8, [x29, #-12]
  404b18:	and	w8, w8, #0xffffff80
  404b1c:	mov	w11, #0x0                   	// #0
  404b20:	str	w11, [sp, #16]
  404b24:	cbnz	w8, 404b3c <sqrt@plt+0x307c>
  404b28:	ldur	w0, [x29, #-12]
  404b2c:	bl	4018a0 <isprint@plt>
  404b30:	cmp	w0, #0x0
  404b34:	cset	w8, ne  // ne = any
  404b38:	str	w8, [sp, #16]
  404b3c:	ldr	w8, [sp, #16]
  404b40:	and	w8, w8, #0x1
  404b44:	ldursw	x9, [x29, #-12]
  404b48:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404b4c:	add	x10, x10, #0xce5
  404b50:	add	x9, x10, x9
  404b54:	strb	w8, [x9]
  404b58:	ldur	w8, [x29, #-12]
  404b5c:	and	w8, w8, #0xffffff80
  404b60:	mov	w11, #0x0                   	// #0
  404b64:	str	w11, [sp, #12]
  404b68:	cbnz	w8, 404b80 <sqrt@plt+0x30c0>
  404b6c:	ldur	w0, [x29, #-12]
  404b70:	bl	401870 <isgraph@plt>
  404b74:	cmp	w0, #0x0
  404b78:	cset	w8, ne  // ne = any
  404b7c:	str	w8, [sp, #12]
  404b80:	ldr	w8, [sp, #12]
  404b84:	and	w8, w8, #0x1
  404b88:	ldursw	x9, [x29, #-12]
  404b8c:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404b90:	add	x10, x10, #0xde5
  404b94:	add	x9, x10, x9
  404b98:	strb	w8, [x9]
  404b9c:	ldur	w8, [x29, #-12]
  404ba0:	and	w8, w8, #0xffffff80
  404ba4:	mov	w11, #0x0                   	// #0
  404ba8:	str	w11, [sp, #8]
  404bac:	cbnz	w8, 404bc4 <sqrt@plt+0x3104>
  404bb0:	ldur	w0, [x29, #-12]
  404bb4:	bl	4019e0 <iscntrl@plt>
  404bb8:	cmp	w0, #0x0
  404bbc:	cset	w8, ne  // ne = any
  404bc0:	str	w8, [sp, #8]
  404bc4:	ldr	w8, [sp, #8]
  404bc8:	and	w8, w8, #0x1
  404bcc:	ldursw	x9, [x29, #-12]
  404bd0:	adrp	x10, 41c000 <stderr@@GLIBC_2.17+0x1d80>
  404bd4:	add	x10, x10, #0xee5
  404bd8:	add	x9, x10, x9
  404bdc:	strb	w8, [x9]
  404be0:	ldur	w8, [x29, #-12]
  404be4:	add	w8, w8, #0x1
  404be8:	stur	w8, [x29, #-12]
  404bec:	b	4048e8 <sqrt@plt+0x2e28>
  404bf0:	ldp	x29, x30, [sp, #64]
  404bf4:	add	sp, sp, #0x50
  404bf8:	ret
  404bfc:	sub	sp, sp, #0x20
  404c00:	mov	w8, #0x1                   	// #1
  404c04:	str	x0, [sp, #24]
  404c08:	str	x1, [sp, #16]
  404c0c:	ldr	x9, [sp, #24]
  404c10:	str	w8, [x9]
  404c14:	ldr	x10, [sp, #16]
  404c18:	str	x9, [sp, #8]
  404c1c:	cbz	x10, 404c2c <sqrt@plt+0x316c>
  404c20:	ldr	x8, [sp, #16]
  404c24:	str	x8, [sp]
  404c28:	b	404c38 <sqrt@plt+0x3178>
  404c2c:	adrp	x8, 408000 <_ZdlPvm@@Base+0x1184>
  404c30:	add	x8, x8, #0x7b4
  404c34:	str	x8, [sp]
  404c38:	ldr	x8, [sp]
  404c3c:	ldr	x9, [sp, #8]
  404c40:	str	x8, [x9, #8]
  404c44:	add	sp, sp, #0x20
  404c48:	ret
  404c4c:	sub	sp, sp, #0x10
  404c50:	str	x0, [sp, #8]
  404c54:	ldr	x8, [sp, #8]
  404c58:	str	wzr, [x8]
  404c5c:	add	sp, sp, #0x10
  404c60:	ret
  404c64:	sub	sp, sp, #0x10
  404c68:	mov	w8, #0x3                   	// #3
  404c6c:	str	x0, [sp, #8]
  404c70:	str	w1, [sp, #4]
  404c74:	ldr	x9, [sp, #8]
  404c78:	str	w8, [x9]
  404c7c:	ldr	w8, [sp, #4]
  404c80:	str	w8, [x9, #8]
  404c84:	add	sp, sp, #0x10
  404c88:	ret
  404c8c:	sub	sp, sp, #0x10
  404c90:	mov	w8, #0x4                   	// #4
  404c94:	str	x0, [sp, #8]
  404c98:	str	w1, [sp, #4]
  404c9c:	ldr	x9, [sp, #8]
  404ca0:	str	w8, [x9]
  404ca4:	ldr	w8, [sp, #4]
  404ca8:	str	w8, [x9, #8]
  404cac:	add	sp, sp, #0x10
  404cb0:	ret
  404cb4:	sub	sp, sp, #0x10
  404cb8:	mov	w8, #0x2                   	// #2
  404cbc:	str	x0, [sp, #8]
  404cc0:	strb	w1, [sp, #7]
  404cc4:	ldr	x9, [sp, #8]
  404cc8:	str	w8, [x9]
  404ccc:	ldrb	w8, [sp, #7]
  404cd0:	strb	w8, [x9, #8]
  404cd4:	add	sp, sp, #0x10
  404cd8:	ret
  404cdc:	sub	sp, sp, #0x10
  404ce0:	mov	w8, #0x2                   	// #2
  404ce4:	str	x0, [sp, #8]
  404ce8:	strb	w1, [sp, #7]
  404cec:	ldr	x9, [sp, #8]
  404cf0:	str	w8, [x9]
  404cf4:	ldrb	w8, [sp, #7]
  404cf8:	strb	w8, [x9, #8]
  404cfc:	add	sp, sp, #0x10
  404d00:	ret
  404d04:	sub	sp, sp, #0x10
  404d08:	mov	w8, #0x5                   	// #5
  404d0c:	str	x0, [sp, #8]
  404d10:	str	d0, [sp]
  404d14:	ldr	x9, [sp, #8]
  404d18:	str	w8, [x9]
  404d1c:	ldr	x10, [sp]
  404d20:	str	x10, [x9, #8]
  404d24:	add	sp, sp, #0x10
  404d28:	ret
  404d2c:	sub	sp, sp, #0x10
  404d30:	str	x0, [sp, #8]
  404d34:	ldr	x8, [sp, #8]
  404d38:	ldr	w9, [x8]
  404d3c:	cmp	w9, #0x0
  404d40:	cset	w9, eq  // eq = none
  404d44:	and	w0, w9, #0x1
  404d48:	add	sp, sp, #0x10
  404d4c:	ret
  404d50:	sub	sp, sp, #0x30
  404d54:	stp	x29, x30, [sp, #32]
  404d58:	add	x29, sp, #0x20
  404d5c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  404d60:	add	x8, x8, #0x280
  404d64:	stur	x0, [x29, #-8]
  404d68:	ldur	x9, [x29, #-8]
  404d6c:	ldr	w10, [x9]
  404d70:	subs	w10, w10, #0x0
  404d74:	mov	w11, w10
  404d78:	ubfx	x11, x11, #0, #32
  404d7c:	cmp	x11, #0x5
  404d80:	str	x8, [sp, #16]
  404d84:	str	x9, [sp, #8]
  404d88:	str	x11, [sp]
  404d8c:	b.hi	404e30 <sqrt@plt+0x3370>  // b.pmore
  404d90:	adrp	x8, 408000 <_ZdlPvm@@Base+0x1184>
  404d94:	add	x8, x8, #0x760
  404d98:	ldr	x11, [sp]
  404d9c:	ldrsw	x10, [x8, x11, lsl #2]
  404da0:	add	x9, x8, x10
  404da4:	br	x9
  404da8:	ldr	x8, [sp, #8]
  404dac:	ldr	w0, [x8, #8]
  404db0:	bl	406c08 <sqrt@plt+0x5148>
  404db4:	ldr	x8, [sp, #16]
  404db8:	ldr	x1, [x8]
  404dbc:	bl	4016c0 <fputs@plt>
  404dc0:	b	404e30 <sqrt@plt+0x3370>
  404dc4:	ldr	x8, [sp, #8]
  404dc8:	ldr	w0, [x8, #8]
  404dcc:	bl	406cec <sqrt@plt+0x522c>
  404dd0:	ldr	x8, [sp, #16]
  404dd4:	ldr	x1, [x8]
  404dd8:	bl	4016c0 <fputs@plt>
  404ddc:	b	404e30 <sqrt@plt+0x3370>
  404de0:	ldr	x8, [sp, #8]
  404de4:	ldrb	w0, [x8, #8]
  404de8:	ldr	x9, [sp, #16]
  404dec:	ldr	x1, [x9]
  404df0:	bl	401750 <putc@plt>
  404df4:	b	404e30 <sqrt@plt+0x3370>
  404df8:	ldr	x8, [sp, #8]
  404dfc:	ldr	x0, [x8, #8]
  404e00:	ldr	x9, [sp, #16]
  404e04:	ldr	x1, [x9]
  404e08:	bl	4016c0 <fputs@plt>
  404e0c:	b	404e30 <sqrt@plt+0x3370>
  404e10:	ldr	x8, [sp, #16]
  404e14:	ldr	x0, [x8]
  404e18:	ldr	x9, [sp, #8]
  404e1c:	ldr	d0, [x9, #8]
  404e20:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  404e24:	add	x1, x1, #0x7bb
  404e28:	bl	401730 <fprintf@plt>
  404e2c:	b	404e30 <sqrt@plt+0x3370>
  404e30:	ldp	x29, x30, [sp, #32]
  404e34:	add	sp, sp, #0x30
  404e38:	ret
  404e3c:	sub	sp, sp, #0x50
  404e40:	stp	x29, x30, [sp, #64]
  404e44:	add	x29, sp, #0x40
  404e48:	mov	w8, #0x62                  	// #98
  404e4c:	adrp	x9, 408000 <_ZdlPvm@@Base+0x1184>
  404e50:	add	x9, x9, #0x7be
  404e54:	stur	x0, [x29, #-8]
  404e58:	stur	x1, [x29, #-16]
  404e5c:	stur	x2, [x29, #-24]
  404e60:	str	x3, [sp, #32]
  404e64:	ldur	x10, [x29, #-8]
  404e68:	cmp	x10, #0x0
  404e6c:	cset	w11, ne  // ne = any
  404e70:	and	w0, w11, #0x1
  404e74:	mov	w1, w8
  404e78:	mov	x2, x9
  404e7c:	str	x9, [sp, #16]
  404e80:	bl	4042f4 <sqrt@plt+0x2834>
  404e84:	ldur	x8, [x29, #-8]
  404e88:	add	x9, x8, #0x1
  404e8c:	stur	x9, [x29, #-8]
  404e90:	ldrb	w10, [x8]
  404e94:	strb	w10, [sp, #31]
  404e98:	cbz	w10, 404fc8 <sqrt@plt+0x3508>
  404e9c:	ldrb	w8, [sp, #31]
  404ea0:	cmp	w8, #0x25
  404ea4:	b.ne	404fb0 <sqrt@plt+0x34f0>  // b.any
  404ea8:	ldur	x8, [x29, #-8]
  404eac:	add	x9, x8, #0x1
  404eb0:	stur	x9, [x29, #-8]
  404eb4:	ldrb	w10, [x8]
  404eb8:	strb	w10, [sp, #31]
  404ebc:	ldrb	w10, [sp, #31]
  404ec0:	subs	w10, w10, #0x25
  404ec4:	mov	w8, w10
  404ec8:	ubfx	x8, x8, #0, #32
  404ecc:	cmp	x8, #0xe
  404ed0:	str	x8, [sp, #8]
  404ed4:	b.hi	404f98 <sqrt@plt+0x34d8>  // b.pmore
  404ed8:	adrp	x8, 408000 <_ZdlPvm@@Base+0x1184>
  404edc:	add	x8, x8, #0x778
  404ee0:	ldr	x11, [sp, #8]
  404ee4:	ldrsw	x10, [x8, x11, lsl #2]
  404ee8:	add	x9, x8, x10
  404eec:	br	x9
  404ef0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  404ef4:	add	x8, x8, #0x280
  404ef8:	ldr	x1, [x8]
  404efc:	mov	w0, #0x25                  	// #37
  404f00:	bl	4018d0 <fputc@plt>
  404f04:	b	404fac <sqrt@plt+0x34ec>
  404f08:	ldur	x0, [x29, #-16]
  404f0c:	bl	404d2c <sqrt@plt+0x326c>
  404f10:	cmp	w0, #0x0
  404f14:	cset	w8, ne  // ne = any
  404f18:	eor	w8, w8, #0x1
  404f1c:	and	w0, w8, #0x1
  404f20:	mov	w1, #0x6c                  	// #108
  404f24:	ldr	x2, [sp, #16]
  404f28:	bl	4042f4 <sqrt@plt+0x2834>
  404f2c:	ldur	x0, [x29, #-16]
  404f30:	bl	404d50 <sqrt@plt+0x3290>
  404f34:	b	404fac <sqrt@plt+0x34ec>
  404f38:	ldur	x0, [x29, #-24]
  404f3c:	bl	404d2c <sqrt@plt+0x326c>
  404f40:	cmp	w0, #0x0
  404f44:	cset	w8, ne  // ne = any
  404f48:	eor	w8, w8, #0x1
  404f4c:	and	w0, w8, #0x1
  404f50:	mov	w1, #0x70                  	// #112
  404f54:	ldr	x2, [sp, #16]
  404f58:	bl	4042f4 <sqrt@plt+0x2834>
  404f5c:	ldur	x0, [x29, #-24]
  404f60:	bl	404d50 <sqrt@plt+0x3290>
  404f64:	b	404fac <sqrt@plt+0x34ec>
  404f68:	ldr	x0, [sp, #32]
  404f6c:	bl	404d2c <sqrt@plt+0x326c>
  404f70:	cmp	w0, #0x0
  404f74:	cset	w8, ne  // ne = any
  404f78:	eor	w8, w8, #0x1
  404f7c:	and	w0, w8, #0x1
  404f80:	mov	w1, #0x74                  	// #116
  404f84:	ldr	x2, [sp, #16]
  404f88:	bl	4042f4 <sqrt@plt+0x2834>
  404f8c:	ldr	x0, [sp, #32]
  404f90:	bl	404d50 <sqrt@plt+0x3290>
  404f94:	b	404fac <sqrt@plt+0x34ec>
  404f98:	mov	w8, wzr
  404f9c:	mov	w0, w8
  404fa0:	mov	w1, #0x78                  	// #120
  404fa4:	ldr	x2, [sp, #16]
  404fa8:	bl	4042f4 <sqrt@plt+0x2834>
  404fac:	b	404fc4 <sqrt@plt+0x3504>
  404fb0:	ldrb	w0, [sp, #31]
  404fb4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  404fb8:	add	x8, x8, #0x280
  404fbc:	ldr	x1, [x8]
  404fc0:	bl	401750 <putc@plt>
  404fc4:	b	404e84 <sqrt@plt+0x33c4>
  404fc8:	ldp	x29, x30, [sp, #64]
  404fcc:	add	sp, sp, #0x50
  404fd0:	ret
  404fd4:	sub	sp, sp, #0x30
  404fd8:	stp	x29, x30, [sp, #32]
  404fdc:	add	x29, sp, #0x20
  404fe0:	mov	w8, #0x1                   	// #1
  404fe4:	stur	x0, [x29, #-8]
  404fe8:	str	x1, [sp, #16]
  404fec:	str	x2, [sp, #8]
  404ff0:	str	x3, [sp]
  404ff4:	ldur	x1, [x29, #-8]
  404ff8:	ldr	x2, [sp, #16]
  404ffc:	ldr	x3, [sp, #8]
  405000:	ldr	x4, [sp]
  405004:	mov	w0, w8
  405008:	bl	405018 <sqrt@plt+0x3558>
  40500c:	ldp	x29, x30, [sp, #32]
  405010:	add	sp, sp, #0x30
  405014:	ret
  405018:	sub	sp, sp, #0x40
  40501c:	stp	x29, x30, [sp, #48]
  405020:	add	x29, sp, #0x30
  405024:	adrp	x8, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  405028:	add	x8, x8, #0x0
  40502c:	adrp	x9, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  405030:	add	x9, x9, #0x8
  405034:	adrp	x10, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  405038:	add	x10, x10, #0x74
  40503c:	stur	w0, [x29, #-4]
  405040:	stur	x1, [x29, #-16]
  405044:	str	x2, [sp, #24]
  405048:	str	x3, [sp, #16]
  40504c:	str	x4, [sp, #8]
  405050:	ldr	x0, [x8]
  405054:	ldr	x1, [x9]
  405058:	ldr	w2, [x10]
  40505c:	ldur	w3, [x29, #-4]
  405060:	ldur	x4, [x29, #-16]
  405064:	ldr	x5, [sp, #24]
  405068:	ldr	x6, [sp, #16]
  40506c:	ldr	x7, [sp, #8]
  405070:	bl	405164 <sqrt@plt+0x36a4>
  405074:	ldp	x29, x30, [sp, #48]
  405078:	add	sp, sp, #0x40
  40507c:	ret
  405080:	sub	sp, sp, #0x30
  405084:	stp	x29, x30, [sp, #32]
  405088:	add	x29, sp, #0x20
  40508c:	mov	w8, wzr
  405090:	stur	x0, [x29, #-8]
  405094:	str	x1, [sp, #16]
  405098:	str	x2, [sp, #8]
  40509c:	str	x3, [sp]
  4050a0:	ldur	x1, [x29, #-8]
  4050a4:	ldr	x2, [sp, #16]
  4050a8:	ldr	x3, [sp, #8]
  4050ac:	ldr	x4, [sp]
  4050b0:	mov	w0, w8
  4050b4:	bl	405018 <sqrt@plt+0x3558>
  4050b8:	ldp	x29, x30, [sp, #32]
  4050bc:	add	sp, sp, #0x30
  4050c0:	ret
  4050c4:	sub	sp, sp, #0x30
  4050c8:	stp	x29, x30, [sp, #32]
  4050cc:	add	x29, sp, #0x20
  4050d0:	mov	w8, #0x2                   	// #2
  4050d4:	stur	x0, [x29, #-8]
  4050d8:	str	x1, [sp, #16]
  4050dc:	str	x2, [sp, #8]
  4050e0:	str	x3, [sp]
  4050e4:	ldur	x1, [x29, #-8]
  4050e8:	ldr	x2, [sp, #16]
  4050ec:	ldr	x3, [sp, #8]
  4050f0:	ldr	x4, [sp]
  4050f4:	mov	w0, w8
  4050f8:	bl	405018 <sqrt@plt+0x3558>
  4050fc:	ldp	x29, x30, [sp, #32]
  405100:	add	sp, sp, #0x30
  405104:	ret
  405108:	sub	sp, sp, #0x40
  40510c:	stp	x29, x30, [sp, #48]
  405110:	add	x29, sp, #0x30
  405114:	mov	x8, xzr
  405118:	mov	w9, #0x1                   	// #1
  40511c:	stur	x0, [x29, #-8]
  405120:	stur	w1, [x29, #-12]
  405124:	str	x2, [sp, #24]
  405128:	str	x3, [sp, #16]
  40512c:	str	x4, [sp, #8]
  405130:	str	x5, [sp]
  405134:	ldur	x0, [x29, #-8]
  405138:	ldur	w2, [x29, #-12]
  40513c:	ldr	x4, [sp, #24]
  405140:	ldr	x5, [sp, #16]
  405144:	ldr	x6, [sp, #8]
  405148:	ldr	x7, [sp]
  40514c:	mov	x1, x8
  405150:	mov	w3, w9
  405154:	bl	405164 <sqrt@plt+0x36a4>
  405158:	ldp	x29, x30, [sp, #48]
  40515c:	add	sp, sp, #0x40
  405160:	ret
  405164:	sub	sp, sp, #0x60
  405168:	stp	x29, x30, [sp, #80]
  40516c:	add	x29, sp, #0x50
  405170:	adrp	x8, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  405174:	add	x8, x8, #0x78
  405178:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x13184>
  40517c:	add	x9, x9, #0x280
  405180:	stur	x0, [x29, #-8]
  405184:	stur	x1, [x29, #-16]
  405188:	stur	w2, [x29, #-20]
  40518c:	stur	w3, [x29, #-24]
  405190:	stur	x4, [x29, #-32]
  405194:	str	x5, [sp, #40]
  405198:	str	x6, [sp, #32]
  40519c:	str	x7, [sp, #24]
  4051a0:	str	wzr, [sp, #20]
  4051a4:	ldr	x8, [x8]
  4051a8:	str	x9, [sp, #8]
  4051ac:	cbz	x8, 4051d8 <sqrt@plt+0x3718>
  4051b0:	ldr	x8, [sp, #8]
  4051b4:	ldr	x0, [x8]
  4051b8:	adrp	x9, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  4051bc:	add	x9, x9, #0x78
  4051c0:	ldr	x2, [x9]
  4051c4:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4051c8:	add	x1, x1, #0x7db
  4051cc:	bl	401730 <fprintf@plt>
  4051d0:	mov	w10, #0x1                   	// #1
  4051d4:	str	w10, [sp, #20]
  4051d8:	ldur	w8, [x29, #-20]
  4051dc:	cmp	w8, #0x0
  4051e0:	cset	w8, lt  // lt = tstop
  4051e4:	tbnz	w8, #0, 405260 <sqrt@plt+0x37a0>
  4051e8:	ldur	x8, [x29, #-8]
  4051ec:	cbz	x8, 405260 <sqrt@plt+0x37a0>
  4051f0:	ldur	x0, [x29, #-8]
  4051f4:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4051f8:	add	x1, x1, #0x81a
  4051fc:	bl	401980 <strcmp@plt>
  405200:	cbnz	w0, 405210 <sqrt@plt+0x3750>
  405204:	adrp	x8, 408000 <_ZdlPvm@@Base+0x1184>
  405208:	add	x8, x8, #0x7df
  40520c:	stur	x8, [x29, #-8]
  405210:	ldur	x8, [x29, #-16]
  405214:	cbz	x8, 40523c <sqrt@plt+0x377c>
  405218:	ldr	x8, [sp, #8]
  40521c:	ldr	x0, [x8]
  405220:	ldur	x2, [x29, #-8]
  405224:	ldur	x3, [x29, #-16]
  405228:	ldur	w4, [x29, #-20]
  40522c:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405230:	add	x1, x1, #0x7f0
  405234:	bl	401730 <fprintf@plt>
  405238:	b	405258 <sqrt@plt+0x3798>
  40523c:	ldr	x8, [sp, #8]
  405240:	ldr	x0, [x8]
  405244:	ldur	x2, [x29, #-8]
  405248:	ldur	w3, [x29, #-20]
  40524c:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405250:	add	x1, x1, #0x7fc
  405254:	bl	401730 <fprintf@plt>
  405258:	mov	w8, #0x1                   	// #1
  40525c:	str	w8, [sp, #20]
  405260:	ldr	w8, [sp, #20]
  405264:	cbz	w8, 40527c <sqrt@plt+0x37bc>
  405268:	ldr	x8, [sp, #8]
  40526c:	ldr	x1, [x8]
  405270:	mov	w0, #0x20                  	// #32
  405274:	bl	4018d0 <fputc@plt>
  405278:	str	wzr, [sp, #20]
  40527c:	ldur	w8, [x29, #-24]
  405280:	str	w8, [sp, #4]
  405284:	cbz	w8, 4052d8 <sqrt@plt+0x3818>
  405288:	b	40528c <sqrt@plt+0x37cc>
  40528c:	ldr	w8, [sp, #4]
  405290:	cmp	w8, #0x1
  405294:	b.eq	4052d4 <sqrt@plt+0x3814>  // b.none
  405298:	b	40529c <sqrt@plt+0x37dc>
  40529c:	ldr	w8, [sp, #4]
  4052a0:	cmp	w8, #0x2
  4052a4:	cset	w9, eq  // eq = none
  4052a8:	eor	w9, w9, #0x1
  4052ac:	tbnz	w9, #0, 4052f4 <sqrt@plt+0x3834>
  4052b0:	b	4052b4 <sqrt@plt+0x37f4>
  4052b4:	ldr	x8, [sp, #8]
  4052b8:	ldr	x1, [x8]
  4052bc:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  4052c0:	add	x0, x0, #0x803
  4052c4:	bl	4016c0 <fputs@plt>
  4052c8:	mov	w9, #0x1                   	// #1
  4052cc:	str	w9, [sp, #20]
  4052d0:	b	4052f4 <sqrt@plt+0x3834>
  4052d4:	b	4052f4 <sqrt@plt+0x3834>
  4052d8:	ldr	x8, [sp, #8]
  4052dc:	ldr	x1, [x8]
  4052e0:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  4052e4:	add	x0, x0, #0x810
  4052e8:	bl	4016c0 <fputs@plt>
  4052ec:	mov	w9, #0x1                   	// #1
  4052f0:	str	w9, [sp, #20]
  4052f4:	ldr	w8, [sp, #20]
  4052f8:	cbz	w8, 40530c <sqrt@plt+0x384c>
  4052fc:	ldr	x8, [sp, #8]
  405300:	ldr	x1, [x8]
  405304:	mov	w0, #0x20                  	// #32
  405308:	bl	4018d0 <fputc@plt>
  40530c:	ldur	x0, [x29, #-32]
  405310:	ldr	x1, [sp, #40]
  405314:	ldr	x2, [sp, #32]
  405318:	ldr	x3, [sp, #24]
  40531c:	bl	404e3c <sqrt@plt+0x337c>
  405320:	ldr	x8, [sp, #8]
  405324:	ldr	x1, [x8]
  405328:	mov	w0, #0xa                   	// #10
  40532c:	bl	4018d0 <fputc@plt>
  405330:	ldr	x8, [sp, #8]
  405334:	ldr	x9, [x8]
  405338:	mov	x0, x9
  40533c:	bl	4018f0 <fflush@plt>
  405340:	ldur	w10, [x29, #-24]
  405344:	cmp	w10, #0x2
  405348:	b.ne	405350 <sqrt@plt+0x3890>  // b.any
  40534c:	bl	403e10 <sqrt@plt+0x2350>
  405350:	ldp	x29, x30, [sp, #80]
  405354:	add	sp, sp, #0x60
  405358:	ret
  40535c:	sub	sp, sp, #0x40
  405360:	stp	x29, x30, [sp, #48]
  405364:	add	x29, sp, #0x30
  405368:	mov	x8, xzr
  40536c:	mov	w9, wzr
  405370:	stur	x0, [x29, #-8]
  405374:	stur	w1, [x29, #-12]
  405378:	str	x2, [sp, #24]
  40537c:	str	x3, [sp, #16]
  405380:	str	x4, [sp, #8]
  405384:	str	x5, [sp]
  405388:	ldur	x0, [x29, #-8]
  40538c:	ldur	w2, [x29, #-12]
  405390:	ldr	x4, [sp, #24]
  405394:	ldr	x5, [sp, #16]
  405398:	ldr	x6, [sp, #8]
  40539c:	ldr	x7, [sp]
  4053a0:	mov	x1, x8
  4053a4:	mov	w3, w9
  4053a8:	bl	405164 <sqrt@plt+0x36a4>
  4053ac:	ldp	x29, x30, [sp, #48]
  4053b0:	add	sp, sp, #0x40
  4053b4:	ret
  4053b8:	sub	sp, sp, #0x40
  4053bc:	stp	x29, x30, [sp, #48]
  4053c0:	add	x29, sp, #0x30
  4053c4:	mov	x8, xzr
  4053c8:	mov	w9, #0x2                   	// #2
  4053cc:	stur	x0, [x29, #-8]
  4053d0:	stur	w1, [x29, #-12]
  4053d4:	str	x2, [sp, #24]
  4053d8:	str	x3, [sp, #16]
  4053dc:	str	x4, [sp, #8]
  4053e0:	str	x5, [sp]
  4053e4:	ldur	x0, [x29, #-8]
  4053e8:	ldur	w2, [x29, #-12]
  4053ec:	ldr	x4, [sp, #24]
  4053f0:	ldr	x5, [sp, #16]
  4053f4:	ldr	x6, [sp, #8]
  4053f8:	ldr	x7, [sp]
  4053fc:	mov	x1, x8
  405400:	mov	w3, w9
  405404:	bl	405164 <sqrt@plt+0x36a4>
  405408:	ldp	x29, x30, [sp, #48]
  40540c:	add	sp, sp, #0x40
  405410:	ret
  405414:	sub	sp, sp, #0xe0
  405418:	stp	x29, x30, [sp, #208]
  40541c:	add	x29, sp, #0xd0
  405420:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  405424:	add	x8, x8, #0x280
  405428:	stur	w0, [x29, #-8]
  40542c:	stur	x1, [x29, #-16]
  405430:	stur	x2, [x29, #-24]
  405434:	stur	x3, [x29, #-32]
  405438:	stur	x4, [x29, #-40]
  40543c:	stur	w5, [x29, #-44]
  405440:	stur	w6, [x29, #-48]
  405444:	stur	x7, [x29, #-56]
  405448:	ldur	x9, [x29, #-56]
  40544c:	ldr	w10, [x9, #4]
  405450:	stur	w10, [x29, #-60]
  405454:	ldur	x9, [x29, #-24]
  405458:	ldrb	w10, [x9]
  40545c:	cmp	w10, #0x3a
  405460:	str	x8, [sp, #40]
  405464:	b.ne	40546c <sqrt@plt+0x39ac>  // b.any
  405468:	stur	wzr, [x29, #-60]
  40546c:	ldur	w8, [x29, #-8]
  405470:	cmp	w8, #0x1
  405474:	b.ge	405484 <sqrt@plt+0x39c4>  // b.tcont
  405478:	mov	w8, #0xffffffff            	// #-1
  40547c:	stur	w8, [x29, #-4]
  405480:	b	4065cc <sqrt@plt+0x4b0c>
  405484:	ldur	x8, [x29, #-56]
  405488:	mov	x9, xzr
  40548c:	str	x9, [x8, #16]
  405490:	ldur	x8, [x29, #-56]
  405494:	ldr	w10, [x8]
  405498:	cbz	w10, 4054a8 <sqrt@plt+0x39e8>
  40549c:	ldur	x8, [x29, #-56]
  4054a0:	ldr	w9, [x8, #24]
  4054a4:	cbnz	w9, 4054e8 <sqrt@plt+0x3a28>
  4054a8:	ldur	x8, [x29, #-56]
  4054ac:	ldr	w9, [x8]
  4054b0:	cbnz	w9, 4054c0 <sqrt@plt+0x3a00>
  4054b4:	ldur	x8, [x29, #-56]
  4054b8:	mov	w9, #0x1                   	// #1
  4054bc:	str	w9, [x8]
  4054c0:	ldur	w0, [x29, #-8]
  4054c4:	ldur	x1, [x29, #-16]
  4054c8:	ldur	x2, [x29, #-24]
  4054cc:	ldur	w3, [x29, #-48]
  4054d0:	ldur	x4, [x29, #-56]
  4054d4:	bl	4065dc <sqrt@plt+0x4b1c>
  4054d8:	stur	x0, [x29, #-24]
  4054dc:	ldur	x8, [x29, #-56]
  4054e0:	mov	w9, #0x1                   	// #1
  4054e4:	str	w9, [x8, #24]
  4054e8:	ldur	x8, [x29, #-56]
  4054ec:	ldr	x8, [x8, #32]
  4054f0:	cbz	x8, 405504 <sqrt@plt+0x3a44>
  4054f4:	ldur	x8, [x29, #-56]
  4054f8:	ldr	x8, [x8, #32]
  4054fc:	ldrb	w9, [x8]
  405500:	cbnz	w9, 4058b4 <sqrt@plt+0x3df4>
  405504:	ldur	x8, [x29, #-56]
  405508:	ldr	w9, [x8, #52]
  40550c:	ldur	x8, [x29, #-56]
  405510:	ldr	w10, [x8]
  405514:	cmp	w9, w10
  405518:	b.le	40552c <sqrt@plt+0x3a6c>
  40551c:	ldur	x8, [x29, #-56]
  405520:	ldr	w9, [x8]
  405524:	ldur	x8, [x29, #-56]
  405528:	str	w9, [x8, #52]
  40552c:	ldur	x8, [x29, #-56]
  405530:	ldr	w9, [x8, #48]
  405534:	ldur	x8, [x29, #-56]
  405538:	ldr	w10, [x8]
  40553c:	cmp	w9, w10
  405540:	b.le	405554 <sqrt@plt+0x3a94>
  405544:	ldur	x8, [x29, #-56]
  405548:	ldr	w9, [x8]
  40554c:	ldur	x8, [x29, #-56]
  405550:	str	w9, [x8, #48]
  405554:	ldur	x8, [x29, #-56]
  405558:	ldr	w9, [x8, #40]
  40555c:	cmp	w9, #0x1
  405560:	b.ne	40567c <sqrt@plt+0x3bbc>  // b.any
  405564:	ldur	x8, [x29, #-56]
  405568:	ldr	w9, [x8, #48]
  40556c:	ldur	x8, [x29, #-56]
  405570:	ldr	w10, [x8, #52]
  405574:	cmp	w9, w10
  405578:	b.eq	4055a4 <sqrt@plt+0x3ae4>  // b.none
  40557c:	ldur	x8, [x29, #-56]
  405580:	ldr	w9, [x8, #52]
  405584:	ldur	x8, [x29, #-56]
  405588:	ldr	w10, [x8]
  40558c:	cmp	w9, w10
  405590:	b.eq	4055a4 <sqrt@plt+0x3ae4>  // b.none
  405594:	ldur	x0, [x29, #-16]
  405598:	ldur	x1, [x29, #-56]
  40559c:	bl	4066ec <sqrt@plt+0x4c2c>
  4055a0:	b	4055cc <sqrt@plt+0x3b0c>
  4055a4:	ldur	x8, [x29, #-56]
  4055a8:	ldr	w9, [x8, #52]
  4055ac:	ldur	x8, [x29, #-56]
  4055b0:	ldr	w10, [x8]
  4055b4:	cmp	w9, w10
  4055b8:	b.eq	4055cc <sqrt@plt+0x3b0c>  // b.none
  4055bc:	ldur	x8, [x29, #-56]
  4055c0:	ldr	w9, [x8]
  4055c4:	ldur	x8, [x29, #-56]
  4055c8:	str	w9, [x8, #48]
  4055cc:	ldur	x8, [x29, #-56]
  4055d0:	ldr	w9, [x8]
  4055d4:	ldur	w10, [x29, #-8]
  4055d8:	mov	w11, #0x0                   	// #0
  4055dc:	cmp	w9, w10
  4055e0:	str	w11, [sp, #36]
  4055e4:	b.ge	40564c <sqrt@plt+0x3b8c>  // b.tcont
  4055e8:	ldur	x8, [x29, #-16]
  4055ec:	ldur	x9, [x29, #-56]
  4055f0:	ldrsw	x9, [x9]
  4055f4:	mov	x10, #0x8                   	// #8
  4055f8:	mul	x9, x10, x9
  4055fc:	add	x8, x8, x9
  405600:	ldr	x8, [x8]
  405604:	ldrb	w11, [x8]
  405608:	mov	w12, #0x1                   	// #1
  40560c:	cmp	w11, #0x2d
  405610:	str	w12, [sp, #32]
  405614:	b.ne	405644 <sqrt@plt+0x3b84>  // b.any
  405618:	ldur	x8, [x29, #-16]
  40561c:	ldur	x9, [x29, #-56]
  405620:	ldrsw	x9, [x9]
  405624:	mov	x10, #0x8                   	// #8
  405628:	mul	x9, x10, x9
  40562c:	add	x8, x8, x9
  405630:	ldr	x8, [x8]
  405634:	ldrb	w11, [x8, #1]
  405638:	cmp	w11, #0x0
  40563c:	cset	w11, eq  // eq = none
  405640:	str	w11, [sp, #32]
  405644:	ldr	w8, [sp, #32]
  405648:	str	w8, [sp, #36]
  40564c:	ldr	w8, [sp, #36]
  405650:	tbnz	w8, #0, 405658 <sqrt@plt+0x3b98>
  405654:	b	40566c <sqrt@plt+0x3bac>
  405658:	ldur	x8, [x29, #-56]
  40565c:	ldr	w9, [x8]
  405660:	add	w9, w9, #0x1
  405664:	str	w9, [x8]
  405668:	b	4055cc <sqrt@plt+0x3b0c>
  40566c:	ldur	x8, [x29, #-56]
  405670:	ldr	w9, [x8]
  405674:	ldur	x8, [x29, #-56]
  405678:	str	w9, [x8, #52]
  40567c:	ldur	x8, [x29, #-56]
  405680:	ldr	w9, [x8]
  405684:	ldur	w10, [x29, #-8]
  405688:	cmp	w9, w10
  40568c:	b.eq	40574c <sqrt@plt+0x3c8c>  // b.none
  405690:	ldur	x8, [x29, #-16]
  405694:	ldur	x9, [x29, #-56]
  405698:	ldrsw	x9, [x9]
  40569c:	mov	x10, #0x8                   	// #8
  4056a0:	mul	x9, x10, x9
  4056a4:	add	x8, x8, x9
  4056a8:	ldr	x0, [x8]
  4056ac:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4056b0:	add	x1, x1, #0x819
  4056b4:	bl	401980 <strcmp@plt>
  4056b8:	cbnz	w0, 40574c <sqrt@plt+0x3c8c>
  4056bc:	ldur	x8, [x29, #-56]
  4056c0:	ldr	w9, [x8]
  4056c4:	add	w9, w9, #0x1
  4056c8:	str	w9, [x8]
  4056cc:	ldur	x8, [x29, #-56]
  4056d0:	ldr	w9, [x8, #48]
  4056d4:	ldur	x8, [x29, #-56]
  4056d8:	ldr	w10, [x8, #52]
  4056dc:	cmp	w9, w10
  4056e0:	b.eq	40570c <sqrt@plt+0x3c4c>  // b.none
  4056e4:	ldur	x8, [x29, #-56]
  4056e8:	ldr	w9, [x8, #52]
  4056ec:	ldur	x8, [x29, #-56]
  4056f0:	ldr	w10, [x8]
  4056f4:	cmp	w9, w10
  4056f8:	b.eq	40570c <sqrt@plt+0x3c4c>  // b.none
  4056fc:	ldur	x0, [x29, #-16]
  405700:	ldur	x1, [x29, #-56]
  405704:	bl	4066ec <sqrt@plt+0x4c2c>
  405708:	b	405734 <sqrt@plt+0x3c74>
  40570c:	ldur	x8, [x29, #-56]
  405710:	ldr	w9, [x8, #48]
  405714:	ldur	x8, [x29, #-56]
  405718:	ldr	w10, [x8, #52]
  40571c:	cmp	w9, w10
  405720:	b.ne	405734 <sqrt@plt+0x3c74>  // b.any
  405724:	ldur	x8, [x29, #-56]
  405728:	ldr	w9, [x8]
  40572c:	ldur	x8, [x29, #-56]
  405730:	str	w9, [x8, #48]
  405734:	ldur	w8, [x29, #-8]
  405738:	ldur	x9, [x29, #-56]
  40573c:	str	w8, [x9, #52]
  405740:	ldur	w8, [x29, #-8]
  405744:	ldur	x9, [x29, #-56]
  405748:	str	w8, [x9]
  40574c:	ldur	x8, [x29, #-56]
  405750:	ldr	w9, [x8]
  405754:	ldur	w10, [x29, #-8]
  405758:	cmp	w9, w10
  40575c:	b.ne	405794 <sqrt@plt+0x3cd4>  // b.any
  405760:	ldur	x8, [x29, #-56]
  405764:	ldr	w9, [x8, #48]
  405768:	ldur	x8, [x29, #-56]
  40576c:	ldr	w10, [x8, #52]
  405770:	cmp	w9, w10
  405774:	b.eq	405788 <sqrt@plt+0x3cc8>  // b.none
  405778:	ldur	x8, [x29, #-56]
  40577c:	ldr	w9, [x8, #48]
  405780:	ldur	x8, [x29, #-56]
  405784:	str	w9, [x8]
  405788:	mov	w8, #0xffffffff            	// #-1
  40578c:	stur	w8, [x29, #-4]
  405790:	b	4065cc <sqrt@plt+0x4b0c>
  405794:	ldur	x8, [x29, #-16]
  405798:	ldur	x9, [x29, #-56]
  40579c:	ldrsw	x9, [x9]
  4057a0:	mov	x10, #0x8                   	// #8
  4057a4:	mul	x9, x10, x9
  4057a8:	add	x8, x8, x9
  4057ac:	ldr	x8, [x8]
  4057b0:	ldrb	w11, [x8]
  4057b4:	cmp	w11, #0x2d
  4057b8:	b.ne	4057e0 <sqrt@plt+0x3d20>  // b.any
  4057bc:	ldur	x8, [x29, #-16]
  4057c0:	ldur	x9, [x29, #-56]
  4057c4:	ldrsw	x9, [x9]
  4057c8:	mov	x10, #0x8                   	// #8
  4057cc:	mul	x9, x10, x9
  4057d0:	add	x8, x8, x9
  4057d4:	ldr	x8, [x8]
  4057d8:	ldrb	w11, [x8, #1]
  4057dc:	cbnz	w11, 405834 <sqrt@plt+0x3d74>
  4057e0:	ldur	x8, [x29, #-56]
  4057e4:	ldr	w9, [x8, #40]
  4057e8:	cbnz	w9, 4057f8 <sqrt@plt+0x3d38>
  4057ec:	mov	w8, #0xffffffff            	// #-1
  4057f0:	stur	w8, [x29, #-4]
  4057f4:	b	4065cc <sqrt@plt+0x4b0c>
  4057f8:	ldur	x8, [x29, #-16]
  4057fc:	ldur	x9, [x29, #-56]
  405800:	ldrsw	x10, [x9]
  405804:	mov	w11, w10
  405808:	mov	w12, #0x1                   	// #1
  40580c:	add	w11, w11, #0x1
  405810:	str	w11, [x9]
  405814:	mov	x9, #0x8                   	// #8
  405818:	mul	x9, x9, x10
  40581c:	add	x8, x8, x9
  405820:	ldr	x8, [x8]
  405824:	ldur	x9, [x29, #-56]
  405828:	str	x8, [x9, #16]
  40582c:	stur	w12, [x29, #-4]
  405830:	b	4065cc <sqrt@plt+0x4b0c>
  405834:	ldur	x8, [x29, #-16]
  405838:	ldur	x9, [x29, #-56]
  40583c:	ldrsw	x9, [x9]
  405840:	mov	x10, #0x8                   	// #8
  405844:	mul	x9, x10, x9
  405848:	add	x8, x8, x9
  40584c:	ldr	x8, [x8]
  405850:	add	x8, x8, #0x1
  405854:	ldur	x9, [x29, #-32]
  405858:	mov	w11, #0x0                   	// #0
  40585c:	str	x8, [sp, #24]
  405860:	str	w11, [sp, #20]
  405864:	cbz	x9, 405894 <sqrt@plt+0x3dd4>
  405868:	ldur	x8, [x29, #-16]
  40586c:	ldur	x9, [x29, #-56]
  405870:	ldrsw	x9, [x9]
  405874:	mov	x10, #0x8                   	// #8
  405878:	mul	x9, x10, x9
  40587c:	add	x8, x8, x9
  405880:	ldr	x8, [x8]
  405884:	ldrb	w11, [x8, #1]
  405888:	cmp	w11, #0x2d
  40588c:	cset	w11, eq  // eq = none
  405890:	str	w11, [sp, #20]
  405894:	ldr	w8, [sp, #20]
  405898:	and	w8, w8, #0x1
  40589c:	mov	w0, w8
  4058a0:	sxtw	x9, w0
  4058a4:	ldr	x10, [sp, #24]
  4058a8:	add	x9, x10, x9
  4058ac:	ldur	x11, [x29, #-56]
  4058b0:	str	x9, [x11, #32]
  4058b4:	ldur	x8, [x29, #-32]
  4058b8:	cbz	x8, 405ef8 <sqrt@plt+0x4438>
  4058bc:	ldur	x8, [x29, #-16]
  4058c0:	ldur	x9, [x29, #-56]
  4058c4:	ldrsw	x9, [x9]
  4058c8:	mov	x10, #0x8                   	// #8
  4058cc:	mul	x9, x10, x9
  4058d0:	add	x8, x8, x9
  4058d4:	ldr	x8, [x8]
  4058d8:	ldrb	w11, [x8, #1]
  4058dc:	cmp	w11, #0x2d
  4058e0:	b.eq	40593c <sqrt@plt+0x3e7c>  // b.none
  4058e4:	ldur	w8, [x29, #-44]
  4058e8:	cbz	w8, 405ef8 <sqrt@plt+0x4438>
  4058ec:	ldur	x8, [x29, #-16]
  4058f0:	ldur	x9, [x29, #-56]
  4058f4:	ldrsw	x9, [x9]
  4058f8:	mov	x10, #0x8                   	// #8
  4058fc:	mul	x9, x10, x9
  405900:	add	x8, x8, x9
  405904:	ldr	x8, [x8]
  405908:	ldrb	w11, [x8, #2]
  40590c:	cbnz	w11, 40593c <sqrt@plt+0x3e7c>
  405910:	ldur	x0, [x29, #-24]
  405914:	ldur	x8, [x29, #-16]
  405918:	ldur	x9, [x29, #-56]
  40591c:	ldrsw	x9, [x9]
  405920:	mov	x10, #0x8                   	// #8
  405924:	mul	x9, x10, x9
  405928:	add	x8, x8, x9
  40592c:	ldr	x8, [x8]
  405930:	ldrb	w1, [x8, #1]
  405934:	bl	4017c0 <strchr@plt>
  405938:	cbnz	x0, 405ef8 <sqrt@plt+0x4438>
  40593c:	mov	x8, xzr
  405940:	stur	x8, [x29, #-88]
  405944:	stur	wzr, [x29, #-92]
  405948:	stur	wzr, [x29, #-96]
  40594c:	mov	w9, #0xffffffff            	// #-1
  405950:	stur	w9, [x29, #-100]
  405954:	ldur	x8, [x29, #-56]
  405958:	ldr	x8, [x8, #32]
  40595c:	stur	x8, [x29, #-72]
  405960:	ldur	x8, [x29, #-72]
  405964:	ldrb	w9, [x8]
  405968:	mov	w10, #0x0                   	// #0
  40596c:	str	w10, [sp, #16]
  405970:	cbz	w9, 405988 <sqrt@plt+0x3ec8>
  405974:	ldur	x8, [x29, #-72]
  405978:	ldrb	w9, [x8]
  40597c:	cmp	w9, #0x3d
  405980:	cset	w9, ne  // ne = any
  405984:	str	w9, [sp, #16]
  405988:	ldr	w8, [sp, #16]
  40598c:	tbnz	w8, #0, 405994 <sqrt@plt+0x3ed4>
  405990:	b	4059a4 <sqrt@plt+0x3ee4>
  405994:	ldur	x8, [x29, #-72]
  405998:	add	x8, x8, #0x1
  40599c:	stur	x8, [x29, #-72]
  4059a0:	b	405960 <sqrt@plt+0x3ea0>
  4059a4:	ldur	x8, [x29, #-32]
  4059a8:	stur	x8, [x29, #-80]
  4059ac:	str	wzr, [sp, #104]
  4059b0:	ldur	x8, [x29, #-80]
  4059b4:	ldr	x8, [x8]
  4059b8:	cbz	x8, 405abc <sqrt@plt+0x3ffc>
  4059bc:	ldur	x8, [x29, #-80]
  4059c0:	ldr	x0, [x8]
  4059c4:	ldur	x8, [x29, #-56]
  4059c8:	ldr	x1, [x8, #32]
  4059cc:	ldur	x8, [x29, #-72]
  4059d0:	ldur	x9, [x29, #-56]
  4059d4:	ldr	x9, [x9, #32]
  4059d8:	subs	x2, x8, x9
  4059dc:	bl	401890 <strncmp@plt>
  4059e0:	cbnz	w0, 405aa0 <sqrt@plt+0x3fe0>
  4059e4:	ldur	x8, [x29, #-72]
  4059e8:	ldur	x9, [x29, #-56]
  4059ec:	ldr	x9, [x9, #32]
  4059f0:	subs	x8, x8, x9
  4059f4:	ldur	x9, [x29, #-80]
  4059f8:	ldr	x0, [x9]
  4059fc:	str	w8, [sp, #12]
  405a00:	bl	401720 <strlen@plt>
  405a04:	ldr	w8, [sp, #12]
  405a08:	cmp	w8, w0
  405a0c:	b.ne	405a2c <sqrt@plt+0x3f6c>  // b.any
  405a10:	ldur	x8, [x29, #-80]
  405a14:	stur	x8, [x29, #-88]
  405a18:	ldr	w9, [sp, #104]
  405a1c:	stur	w9, [x29, #-100]
  405a20:	mov	w9, #0x1                   	// #1
  405a24:	stur	w9, [x29, #-92]
  405a28:	b	405abc <sqrt@plt+0x3ffc>
  405a2c:	ldur	x8, [x29, #-88]
  405a30:	cbnz	x8, 405a48 <sqrt@plt+0x3f88>
  405a34:	ldur	x8, [x29, #-80]
  405a38:	stur	x8, [x29, #-88]
  405a3c:	ldr	w9, [sp, #104]
  405a40:	stur	w9, [x29, #-100]
  405a44:	b	405aa0 <sqrt@plt+0x3fe0>
  405a48:	ldur	w8, [x29, #-44]
  405a4c:	cbnz	w8, 405a98 <sqrt@plt+0x3fd8>
  405a50:	ldur	x8, [x29, #-88]
  405a54:	ldr	w9, [x8, #8]
  405a58:	ldur	x8, [x29, #-80]
  405a5c:	ldr	w10, [x8, #8]
  405a60:	cmp	w9, w10
  405a64:	b.ne	405a98 <sqrt@plt+0x3fd8>  // b.any
  405a68:	ldur	x8, [x29, #-88]
  405a6c:	ldr	x8, [x8, #16]
  405a70:	ldur	x9, [x29, #-80]
  405a74:	ldr	x9, [x9, #16]
  405a78:	cmp	x8, x9
  405a7c:	b.ne	405a98 <sqrt@plt+0x3fd8>  // b.any
  405a80:	ldur	x8, [x29, #-88]
  405a84:	ldr	w9, [x8, #24]
  405a88:	ldur	x8, [x29, #-80]
  405a8c:	ldr	w10, [x8, #24]
  405a90:	cmp	w9, w10
  405a94:	b.eq	405aa0 <sqrt@plt+0x3fe0>  // b.none
  405a98:	mov	w8, #0x1                   	// #1
  405a9c:	stur	w8, [x29, #-96]
  405aa0:	ldur	x8, [x29, #-80]
  405aa4:	add	x8, x8, #0x20
  405aa8:	stur	x8, [x29, #-80]
  405aac:	ldr	w9, [sp, #104]
  405ab0:	add	w9, w9, #0x1
  405ab4:	str	w9, [sp, #104]
  405ab8:	b	4059b0 <sqrt@plt+0x3ef0>
  405abc:	ldur	w8, [x29, #-96]
  405ac0:	cbz	w8, 405b4c <sqrt@plt+0x408c>
  405ac4:	ldur	w8, [x29, #-92]
  405ac8:	cbnz	w8, 405b4c <sqrt@plt+0x408c>
  405acc:	ldur	w8, [x29, #-60]
  405ad0:	cbz	w8, 405b0c <sqrt@plt+0x404c>
  405ad4:	ldr	x8, [sp, #40]
  405ad8:	ldr	x0, [x8]
  405adc:	ldur	x9, [x29, #-16]
  405ae0:	ldr	x2, [x9]
  405ae4:	ldur	x9, [x29, #-16]
  405ae8:	ldur	x10, [x29, #-56]
  405aec:	ldrsw	x10, [x10]
  405af0:	mov	x11, #0x8                   	// #8
  405af4:	mul	x10, x11, x10
  405af8:	add	x9, x9, x10
  405afc:	ldr	x3, [x9]
  405b00:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405b04:	add	x1, x1, #0x81c
  405b08:	bl	401730 <fprintf@plt>
  405b0c:	ldur	x8, [x29, #-56]
  405b10:	ldr	x0, [x8, #32]
  405b14:	bl	401720 <strlen@plt>
  405b18:	ldur	x8, [x29, #-56]
  405b1c:	ldr	x9, [x8, #32]
  405b20:	add	x9, x9, x0
  405b24:	str	x9, [x8, #32]
  405b28:	ldur	x8, [x29, #-56]
  405b2c:	ldr	w10, [x8]
  405b30:	add	w10, w10, #0x1
  405b34:	str	w10, [x8]
  405b38:	ldur	x8, [x29, #-56]
  405b3c:	str	wzr, [x8, #8]
  405b40:	mov	w10, #0x3f                  	// #63
  405b44:	stur	w10, [x29, #-4]
  405b48:	b	4065cc <sqrt@plt+0x4b0c>
  405b4c:	ldur	x8, [x29, #-88]
  405b50:	cbz	x8, 405de0 <sqrt@plt+0x4320>
  405b54:	ldur	w8, [x29, #-100]
  405b58:	str	w8, [sp, #104]
  405b5c:	ldur	x9, [x29, #-56]
  405b60:	ldr	w8, [x9]
  405b64:	add	w8, w8, #0x1
  405b68:	str	w8, [x9]
  405b6c:	ldur	x9, [x29, #-72]
  405b70:	ldrb	w8, [x9]
  405b74:	cbz	w8, 405c88 <sqrt@plt+0x41c8>
  405b78:	ldur	x8, [x29, #-88]
  405b7c:	ldr	w9, [x8, #8]
  405b80:	cbz	w9, 405b98 <sqrt@plt+0x40d8>
  405b84:	ldur	x8, [x29, #-72]
  405b88:	add	x8, x8, #0x1
  405b8c:	ldur	x9, [x29, #-56]
  405b90:	str	x8, [x9, #16]
  405b94:	b	405c84 <sqrt@plt+0x41c4>
  405b98:	ldur	w8, [x29, #-60]
  405b9c:	cbz	w8, 405c4c <sqrt@plt+0x418c>
  405ba0:	ldur	x8, [x29, #-16]
  405ba4:	ldur	x9, [x29, #-56]
  405ba8:	ldr	w10, [x9]
  405bac:	subs	w10, w10, #0x1
  405bb0:	mov	w0, w10
  405bb4:	sxtw	x9, w0
  405bb8:	mov	x11, #0x8                   	// #8
  405bbc:	mul	x9, x11, x9
  405bc0:	add	x8, x8, x9
  405bc4:	ldr	x8, [x8]
  405bc8:	ldrb	w10, [x8, #1]
  405bcc:	cmp	w10, #0x2d
  405bd0:	b.ne	405bfc <sqrt@plt+0x413c>  // b.any
  405bd4:	ldr	x8, [sp, #40]
  405bd8:	ldr	x0, [x8]
  405bdc:	ldur	x9, [x29, #-16]
  405be0:	ldr	x2, [x9]
  405be4:	ldur	x9, [x29, #-88]
  405be8:	ldr	x3, [x9]
  405bec:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405bf0:	add	x1, x1, #0x83a
  405bf4:	bl	401730 <fprintf@plt>
  405bf8:	b	405c4c <sqrt@plt+0x418c>
  405bfc:	ldr	x8, [sp, #40]
  405c00:	ldr	x0, [x8]
  405c04:	ldur	x9, [x29, #-16]
  405c08:	ldr	x2, [x9]
  405c0c:	ldur	x9, [x29, #-16]
  405c10:	ldur	x10, [x29, #-56]
  405c14:	ldr	w11, [x10]
  405c18:	subs	w11, w11, #0x1
  405c1c:	mov	w1, w11
  405c20:	sxtw	x10, w1
  405c24:	mov	x12, #0x8                   	// #8
  405c28:	mul	x10, x12, x10
  405c2c:	add	x9, x9, x10
  405c30:	ldr	x9, [x9]
  405c34:	ldrb	w3, [x9]
  405c38:	ldur	x9, [x29, #-88]
  405c3c:	ldr	x4, [x9]
  405c40:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405c44:	add	x1, x1, #0x867
  405c48:	bl	401730 <fprintf@plt>
  405c4c:	ldur	x8, [x29, #-56]
  405c50:	ldr	x0, [x8, #32]
  405c54:	bl	401720 <strlen@plt>
  405c58:	ldur	x8, [x29, #-56]
  405c5c:	ldr	x9, [x8, #32]
  405c60:	add	x9, x9, x0
  405c64:	str	x9, [x8, #32]
  405c68:	ldur	x8, [x29, #-88]
  405c6c:	ldr	w10, [x8, #24]
  405c70:	ldur	x8, [x29, #-56]
  405c74:	str	w10, [x8, #8]
  405c78:	mov	w10, #0x3f                  	// #63
  405c7c:	stur	w10, [x29, #-4]
  405c80:	b	4065cc <sqrt@plt+0x4b0c>
  405c84:	b	405d78 <sqrt@plt+0x42b8>
  405c88:	ldur	x8, [x29, #-88]
  405c8c:	ldr	w9, [x8, #8]
  405c90:	cmp	w9, #0x1
  405c94:	b.ne	405d78 <sqrt@plt+0x42b8>  // b.any
  405c98:	ldur	x8, [x29, #-56]
  405c9c:	ldr	w9, [x8]
  405ca0:	ldur	w10, [x29, #-8]
  405ca4:	cmp	w9, w10
  405ca8:	b.ge	405ce0 <sqrt@plt+0x4220>  // b.tcont
  405cac:	ldur	x8, [x29, #-16]
  405cb0:	ldur	x9, [x29, #-56]
  405cb4:	ldrsw	x10, [x9]
  405cb8:	mov	w11, w10
  405cbc:	add	w11, w11, #0x1
  405cc0:	str	w11, [x9]
  405cc4:	mov	x9, #0x8                   	// #8
  405cc8:	mul	x9, x9, x10
  405ccc:	add	x8, x8, x9
  405cd0:	ldr	x8, [x8]
  405cd4:	ldur	x9, [x29, #-56]
  405cd8:	str	x8, [x9, #16]
  405cdc:	b	405d78 <sqrt@plt+0x42b8>
  405ce0:	ldur	w8, [x29, #-60]
  405ce4:	cbz	w8, 405d2c <sqrt@plt+0x426c>
  405ce8:	ldr	x8, [sp, #40]
  405cec:	ldr	x0, [x8]
  405cf0:	ldur	x9, [x29, #-16]
  405cf4:	ldr	x2, [x9]
  405cf8:	ldur	x9, [x29, #-16]
  405cfc:	ldur	x10, [x29, #-56]
  405d00:	ldr	w11, [x10]
  405d04:	subs	w11, w11, #0x1
  405d08:	mov	w1, w11
  405d0c:	sxtw	x10, w1
  405d10:	mov	x12, #0x8                   	// #8
  405d14:	mul	x10, x12, x10
  405d18:	add	x9, x9, x10
  405d1c:	ldr	x3, [x9]
  405d20:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405d24:	add	x1, x1, #0x894
  405d28:	bl	401730 <fprintf@plt>
  405d2c:	ldur	x8, [x29, #-56]
  405d30:	ldr	x0, [x8, #32]
  405d34:	bl	401720 <strlen@plt>
  405d38:	ldur	x8, [x29, #-56]
  405d3c:	ldr	x9, [x8, #32]
  405d40:	add	x9, x9, x0
  405d44:	str	x9, [x8, #32]
  405d48:	ldur	x8, [x29, #-88]
  405d4c:	ldr	w10, [x8, #24]
  405d50:	ldur	x8, [x29, #-56]
  405d54:	str	w10, [x8, #8]
  405d58:	ldur	x8, [x29, #-24]
  405d5c:	ldrb	w10, [x8]
  405d60:	mov	w11, #0x3a                  	// #58
  405d64:	mov	w12, #0x3f                  	// #63
  405d68:	cmp	w10, #0x3a
  405d6c:	csel	w10, w11, w12, eq  // eq = none
  405d70:	stur	w10, [x29, #-4]
  405d74:	b	4065cc <sqrt@plt+0x4b0c>
  405d78:	ldur	x8, [x29, #-56]
  405d7c:	ldr	x0, [x8, #32]
  405d80:	bl	401720 <strlen@plt>
  405d84:	ldur	x8, [x29, #-56]
  405d88:	ldr	x9, [x8, #32]
  405d8c:	add	x9, x9, x0
  405d90:	str	x9, [x8, #32]
  405d94:	ldur	x8, [x29, #-40]
  405d98:	cbz	x8, 405da8 <sqrt@plt+0x42e8>
  405d9c:	ldr	w8, [sp, #104]
  405da0:	ldur	x9, [x29, #-40]
  405da4:	str	w8, [x9]
  405da8:	ldur	x8, [x29, #-88]
  405dac:	ldr	x8, [x8, #16]
  405db0:	cbz	x8, 405dd0 <sqrt@plt+0x4310>
  405db4:	ldur	x8, [x29, #-88]
  405db8:	ldr	w9, [x8, #24]
  405dbc:	ldur	x8, [x29, #-88]
  405dc0:	ldr	x8, [x8, #16]
  405dc4:	str	w9, [x8]
  405dc8:	stur	wzr, [x29, #-4]
  405dcc:	b	4065cc <sqrt@plt+0x4b0c>
  405dd0:	ldur	x8, [x29, #-88]
  405dd4:	ldr	w9, [x8, #24]
  405dd8:	stur	w9, [x29, #-4]
  405ddc:	b	4065cc <sqrt@plt+0x4b0c>
  405de0:	ldur	w8, [x29, #-44]
  405de4:	cbz	w8, 405e28 <sqrt@plt+0x4368>
  405de8:	ldur	x8, [x29, #-16]
  405dec:	ldur	x9, [x29, #-56]
  405df0:	ldrsw	x9, [x9]
  405df4:	mov	x10, #0x8                   	// #8
  405df8:	mul	x9, x10, x9
  405dfc:	add	x8, x8, x9
  405e00:	ldr	x8, [x8]
  405e04:	ldrb	w11, [x8, #1]
  405e08:	cmp	w11, #0x2d
  405e0c:	b.eq	405e28 <sqrt@plt+0x4368>  // b.none
  405e10:	ldur	x0, [x29, #-24]
  405e14:	ldur	x8, [x29, #-56]
  405e18:	ldr	x8, [x8, #32]
  405e1c:	ldrb	w1, [x8]
  405e20:	bl	4017c0 <strchr@plt>
  405e24:	cbnz	x0, 405ef8 <sqrt@plt+0x4438>
  405e28:	ldur	w8, [x29, #-60]
  405e2c:	cbz	w8, 405ec4 <sqrt@plt+0x4404>
  405e30:	ldur	x8, [x29, #-16]
  405e34:	ldur	x9, [x29, #-56]
  405e38:	ldrsw	x9, [x9]
  405e3c:	mov	x10, #0x8                   	// #8
  405e40:	mul	x9, x10, x9
  405e44:	add	x8, x8, x9
  405e48:	ldr	x8, [x8]
  405e4c:	ldrb	w11, [x8, #1]
  405e50:	cmp	w11, #0x2d
  405e54:	b.ne	405e80 <sqrt@plt+0x43c0>  // b.any
  405e58:	ldr	x8, [sp, #40]
  405e5c:	ldr	x0, [x8]
  405e60:	ldur	x9, [x29, #-16]
  405e64:	ldr	x2, [x9]
  405e68:	ldur	x9, [x29, #-56]
  405e6c:	ldr	x3, [x9, #32]
  405e70:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405e74:	add	x1, x1, #0x8ba
  405e78:	bl	401730 <fprintf@plt>
  405e7c:	b	405ec4 <sqrt@plt+0x4404>
  405e80:	ldr	x8, [sp, #40]
  405e84:	ldr	x0, [x8]
  405e88:	ldur	x9, [x29, #-16]
  405e8c:	ldr	x2, [x9]
  405e90:	ldur	x9, [x29, #-16]
  405e94:	ldur	x10, [x29, #-56]
  405e98:	ldrsw	x10, [x10]
  405e9c:	mov	x11, #0x8                   	// #8
  405ea0:	mul	x10, x11, x10
  405ea4:	add	x9, x9, x10
  405ea8:	ldr	x9, [x9]
  405eac:	ldrb	w3, [x9]
  405eb0:	ldur	x9, [x29, #-56]
  405eb4:	ldr	x4, [x9, #32]
  405eb8:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405ebc:	add	x1, x1, #0x8da
  405ec0:	bl	401730 <fprintf@plt>
  405ec4:	ldur	x8, [x29, #-56]
  405ec8:	adrp	x9, 408000 <_ZdlPvm@@Base+0x1184>
  405ecc:	add	x9, x9, #0x8d9
  405ed0:	str	x9, [x8, #32]
  405ed4:	ldur	x8, [x29, #-56]
  405ed8:	ldr	w10, [x8]
  405edc:	add	w10, w10, #0x1
  405ee0:	str	w10, [x8]
  405ee4:	ldur	x8, [x29, #-56]
  405ee8:	str	wzr, [x8, #8]
  405eec:	mov	w10, #0x3f                  	// #63
  405ef0:	stur	w10, [x29, #-4]
  405ef4:	b	4065cc <sqrt@plt+0x4b0c>
  405ef8:	ldur	x8, [x29, #-56]
  405efc:	ldr	x9, [x8, #32]
  405f00:	add	x10, x9, #0x1
  405f04:	str	x10, [x8, #32]
  405f08:	ldrb	w11, [x9]
  405f0c:	strb	w11, [sp, #103]
  405f10:	ldur	x0, [x29, #-24]
  405f14:	ldrb	w1, [sp, #103]
  405f18:	bl	4017c0 <strchr@plt>
  405f1c:	str	x0, [sp, #88]
  405f20:	ldur	x8, [x29, #-56]
  405f24:	ldr	x8, [x8, #32]
  405f28:	ldrb	w11, [x8]
  405f2c:	cbnz	w11, 405f40 <sqrt@plt+0x4480>
  405f30:	ldur	x8, [x29, #-56]
  405f34:	ldr	w9, [x8]
  405f38:	add	w9, w9, #0x1
  405f3c:	str	w9, [x8]
  405f40:	ldr	x8, [sp, #88]
  405f44:	cbz	x8, 405f54 <sqrt@plt+0x4494>
  405f48:	ldrb	w8, [sp, #103]
  405f4c:	cmp	w8, #0x3a
  405f50:	b.ne	405fc4 <sqrt@plt+0x4504>  // b.any
  405f54:	ldur	w8, [x29, #-60]
  405f58:	cbz	w8, 405fac <sqrt@plt+0x44ec>
  405f5c:	ldur	x8, [x29, #-56]
  405f60:	ldr	w9, [x8, #44]
  405f64:	cbz	w9, 405f8c <sqrt@plt+0x44cc>
  405f68:	ldr	x8, [sp, #40]
  405f6c:	ldr	x0, [x8]
  405f70:	ldur	x9, [x29, #-16]
  405f74:	ldr	x2, [x9]
  405f78:	ldrb	w3, [sp, #103]
  405f7c:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405f80:	add	x1, x1, #0x8fa
  405f84:	bl	401730 <fprintf@plt>
  405f88:	b	405fac <sqrt@plt+0x44ec>
  405f8c:	ldr	x8, [sp, #40]
  405f90:	ldr	x0, [x8]
  405f94:	ldur	x9, [x29, #-16]
  405f98:	ldr	x2, [x9]
  405f9c:	ldrb	w3, [sp, #103]
  405fa0:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  405fa4:	add	x1, x1, #0x914
  405fa8:	bl	401730 <fprintf@plt>
  405fac:	ldrb	w8, [sp, #103]
  405fb0:	ldur	x9, [x29, #-56]
  405fb4:	str	w8, [x9, #8]
  405fb8:	mov	w8, #0x3f                  	// #63
  405fbc:	stur	w8, [x29, #-4]
  405fc0:	b	4065cc <sqrt@plt+0x4b0c>
  405fc4:	ldr	x8, [sp, #88]
  405fc8:	ldrb	w9, [x8]
  405fcc:	cmp	w9, #0x57
  405fd0:	b.ne	406474 <sqrt@plt+0x49b4>  // b.any
  405fd4:	ldr	x8, [sp, #88]
  405fd8:	ldrb	w9, [x8, #1]
  405fdc:	cmp	w9, #0x3b
  405fe0:	b.ne	406474 <sqrt@plt+0x49b4>  // b.any
  405fe4:	mov	x8, xzr
  405fe8:	str	x8, [sp, #64]
  405fec:	str	wzr, [sp, #60]
  405ff0:	str	wzr, [sp, #56]
  405ff4:	str	wzr, [sp, #52]
  405ff8:	ldur	x8, [x29, #-56]
  405ffc:	ldr	x8, [x8, #32]
  406000:	ldrb	w9, [x8]
  406004:	cbz	w9, 40602c <sqrt@plt+0x456c>
  406008:	ldur	x8, [x29, #-56]
  40600c:	ldr	x8, [x8, #32]
  406010:	ldur	x9, [x29, #-56]
  406014:	str	x8, [x9, #16]
  406018:	ldur	x8, [x29, #-56]
  40601c:	ldr	w10, [x8]
  406020:	add	w10, w10, #0x1
  406024:	str	w10, [x8]
  406028:	b	4060d4 <sqrt@plt+0x4614>
  40602c:	ldur	x8, [x29, #-56]
  406030:	ldr	w9, [x8]
  406034:	ldur	w10, [x29, #-8]
  406038:	cmp	w9, w10
  40603c:	b.ne	4060a4 <sqrt@plt+0x45e4>  // b.any
  406040:	ldur	w8, [x29, #-60]
  406044:	cbz	w8, 406068 <sqrt@plt+0x45a8>
  406048:	ldr	x8, [sp, #40]
  40604c:	ldr	x0, [x8]
  406050:	ldur	x9, [x29, #-16]
  406054:	ldr	x2, [x9]
  406058:	ldrb	w3, [sp, #103]
  40605c:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  406060:	add	x1, x1, #0x92e
  406064:	bl	401730 <fprintf@plt>
  406068:	ldrb	w8, [sp, #103]
  40606c:	ldur	x9, [x29, #-56]
  406070:	str	w8, [x9, #8]
  406074:	ldur	x9, [x29, #-24]
  406078:	ldrb	w8, [x9]
  40607c:	cmp	w8, #0x3a
  406080:	b.ne	406090 <sqrt@plt+0x45d0>  // b.any
  406084:	mov	w8, #0x3a                  	// #58
  406088:	strb	w8, [sp, #103]
  40608c:	b	406098 <sqrt@plt+0x45d8>
  406090:	mov	w8, #0x3f                  	// #63
  406094:	strb	w8, [sp, #103]
  406098:	ldrb	w8, [sp, #103]
  40609c:	stur	w8, [x29, #-4]
  4060a0:	b	4065cc <sqrt@plt+0x4b0c>
  4060a4:	ldur	x8, [x29, #-16]
  4060a8:	ldur	x9, [x29, #-56]
  4060ac:	ldrsw	x10, [x9]
  4060b0:	mov	w11, w10
  4060b4:	add	w11, w11, #0x1
  4060b8:	str	w11, [x9]
  4060bc:	mov	x9, #0x8                   	// #8
  4060c0:	mul	x9, x9, x10
  4060c4:	add	x8, x8, x9
  4060c8:	ldr	x8, [x8]
  4060cc:	ldur	x9, [x29, #-56]
  4060d0:	str	x8, [x9, #16]
  4060d4:	ldur	x8, [x29, #-56]
  4060d8:	ldr	x8, [x8, #16]
  4060dc:	str	x8, [sp, #80]
  4060e0:	ldur	x9, [x29, #-56]
  4060e4:	str	x8, [x9, #32]
  4060e8:	ldr	x8, [sp, #80]
  4060ec:	ldrb	w9, [x8]
  4060f0:	mov	w10, #0x0                   	// #0
  4060f4:	str	w10, [sp, #8]
  4060f8:	cbz	w9, 406110 <sqrt@plt+0x4650>
  4060fc:	ldr	x8, [sp, #80]
  406100:	ldrb	w9, [x8]
  406104:	cmp	w9, #0x3d
  406108:	cset	w9, ne  // ne = any
  40610c:	str	w9, [sp, #8]
  406110:	ldr	w8, [sp, #8]
  406114:	tbnz	w8, #0, 40611c <sqrt@plt+0x465c>
  406118:	b	40612c <sqrt@plt+0x466c>
  40611c:	ldr	x8, [sp, #80]
  406120:	add	x8, x8, #0x1
  406124:	str	x8, [sp, #80]
  406128:	b	4060e8 <sqrt@plt+0x4628>
  40612c:	ldur	x8, [x29, #-32]
  406130:	str	x8, [sp, #72]
  406134:	str	wzr, [sp, #48]
  406138:	ldr	x8, [sp, #72]
  40613c:	ldr	x8, [x8]
  406140:	cbz	x8, 4061f8 <sqrt@plt+0x4738>
  406144:	ldr	x8, [sp, #72]
  406148:	ldr	x0, [x8]
  40614c:	ldur	x8, [x29, #-56]
  406150:	ldr	x1, [x8, #32]
  406154:	ldr	x8, [sp, #80]
  406158:	ldur	x9, [x29, #-56]
  40615c:	ldr	x9, [x9, #32]
  406160:	subs	x2, x8, x9
  406164:	bl	401890 <strncmp@plt>
  406168:	cbnz	w0, 4061dc <sqrt@plt+0x471c>
  40616c:	ldr	x8, [sp, #80]
  406170:	ldur	x9, [x29, #-56]
  406174:	ldr	x9, [x9, #32]
  406178:	subs	x8, x8, x9
  40617c:	and	x8, x8, #0xffffffff
  406180:	ldr	x9, [sp, #72]
  406184:	ldr	x0, [x9]
  406188:	str	x8, [sp]
  40618c:	bl	401720 <strlen@plt>
  406190:	ldr	x8, [sp]
  406194:	cmp	x8, x0
  406198:	b.ne	4061b8 <sqrt@plt+0x46f8>  // b.any
  40619c:	ldr	x8, [sp, #72]
  4061a0:	str	x8, [sp, #64]
  4061a4:	ldr	w9, [sp, #48]
  4061a8:	str	w9, [sp, #52]
  4061ac:	mov	w9, #0x1                   	// #1
  4061b0:	str	w9, [sp, #60]
  4061b4:	b	4061f8 <sqrt@plt+0x4738>
  4061b8:	ldr	x8, [sp, #64]
  4061bc:	cbnz	x8, 4061d4 <sqrt@plt+0x4714>
  4061c0:	ldr	x8, [sp, #72]
  4061c4:	str	x8, [sp, #64]
  4061c8:	ldr	w9, [sp, #48]
  4061cc:	str	w9, [sp, #52]
  4061d0:	b	4061dc <sqrt@plt+0x471c>
  4061d4:	mov	w8, #0x1                   	// #1
  4061d8:	str	w8, [sp, #56]
  4061dc:	ldr	x8, [sp, #72]
  4061e0:	add	x8, x8, #0x20
  4061e4:	str	x8, [sp, #72]
  4061e8:	ldr	w9, [sp, #48]
  4061ec:	add	w9, w9, #0x1
  4061f0:	str	w9, [sp, #48]
  4061f4:	b	406138 <sqrt@plt+0x4678>
  4061f8:	ldr	w8, [sp, #56]
  4061fc:	cbz	w8, 406280 <sqrt@plt+0x47c0>
  406200:	ldr	w8, [sp, #60]
  406204:	cbnz	w8, 406280 <sqrt@plt+0x47c0>
  406208:	ldur	w8, [x29, #-60]
  40620c:	cbz	w8, 406248 <sqrt@plt+0x4788>
  406210:	ldr	x8, [sp, #40]
  406214:	ldr	x0, [x8]
  406218:	ldur	x9, [x29, #-16]
  40621c:	ldr	x2, [x9]
  406220:	ldur	x9, [x29, #-16]
  406224:	ldur	x10, [x29, #-56]
  406228:	ldrsw	x10, [x10]
  40622c:	mov	x11, #0x8                   	// #8
  406230:	mul	x10, x11, x10
  406234:	add	x9, x9, x10
  406238:	ldr	x3, [x9]
  40623c:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  406240:	add	x1, x1, #0x955
  406244:	bl	401730 <fprintf@plt>
  406248:	ldur	x8, [x29, #-56]
  40624c:	ldr	x0, [x8, #32]
  406250:	bl	401720 <strlen@plt>
  406254:	ldur	x8, [x29, #-56]
  406258:	ldr	x9, [x8, #32]
  40625c:	add	x9, x9, x0
  406260:	str	x9, [x8, #32]
  406264:	ldur	x8, [x29, #-56]
  406268:	ldr	w10, [x8]
  40626c:	add	w10, w10, #0x1
  406270:	str	w10, [x8]
  406274:	mov	w10, #0x3f                  	// #63
  406278:	stur	w10, [x29, #-4]
  40627c:	b	4065cc <sqrt@plt+0x4b0c>
  406280:	ldr	x8, [sp, #64]
  406284:	cbz	x8, 40645c <sqrt@plt+0x499c>
  406288:	ldr	w8, [sp, #52]
  40628c:	str	w8, [sp, #48]
  406290:	ldr	x9, [sp, #80]
  406294:	ldrb	w8, [x9]
  406298:	cbz	w8, 406314 <sqrt@plt+0x4854>
  40629c:	ldr	x8, [sp, #64]
  4062a0:	ldr	w9, [x8, #8]
  4062a4:	cbz	w9, 4062bc <sqrt@plt+0x47fc>
  4062a8:	ldr	x8, [sp, #80]
  4062ac:	add	x8, x8, #0x1
  4062b0:	ldur	x9, [x29, #-56]
  4062b4:	str	x8, [x9, #16]
  4062b8:	b	406310 <sqrt@plt+0x4850>
  4062bc:	ldur	w8, [x29, #-60]
  4062c0:	cbz	w8, 4062e8 <sqrt@plt+0x4828>
  4062c4:	ldr	x8, [sp, #40]
  4062c8:	ldr	x0, [x8]
  4062cc:	ldur	x9, [x29, #-16]
  4062d0:	ldr	x2, [x9]
  4062d4:	ldr	x9, [sp, #64]
  4062d8:	ldr	x3, [x9]
  4062dc:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4062e0:	add	x1, x1, #0x976
  4062e4:	bl	401730 <fprintf@plt>
  4062e8:	ldur	x8, [x29, #-56]
  4062ec:	ldr	x0, [x8, #32]
  4062f0:	bl	401720 <strlen@plt>
  4062f4:	ldur	x8, [x29, #-56]
  4062f8:	ldr	x9, [x8, #32]
  4062fc:	add	x9, x9, x0
  406300:	str	x9, [x8, #32]
  406304:	mov	w10, #0x3f                  	// #63
  406308:	stur	w10, [x29, #-4]
  40630c:	b	4065cc <sqrt@plt+0x4b0c>
  406310:	b	4063f4 <sqrt@plt+0x4934>
  406314:	ldr	x8, [sp, #64]
  406318:	ldr	w9, [x8, #8]
  40631c:	cmp	w9, #0x1
  406320:	b.ne	4063f4 <sqrt@plt+0x4934>  // b.any
  406324:	ldur	x8, [x29, #-56]
  406328:	ldr	w9, [x8]
  40632c:	ldur	w10, [x29, #-8]
  406330:	cmp	w9, w10
  406334:	b.ge	40636c <sqrt@plt+0x48ac>  // b.tcont
  406338:	ldur	x8, [x29, #-16]
  40633c:	ldur	x9, [x29, #-56]
  406340:	ldrsw	x10, [x9]
  406344:	mov	w11, w10
  406348:	add	w11, w11, #0x1
  40634c:	str	w11, [x9]
  406350:	mov	x9, #0x8                   	// #8
  406354:	mul	x9, x9, x10
  406358:	add	x8, x8, x9
  40635c:	ldr	x8, [x8]
  406360:	ldur	x9, [x29, #-56]
  406364:	str	x8, [x9, #16]
  406368:	b	4063f4 <sqrt@plt+0x4934>
  40636c:	ldur	w8, [x29, #-60]
  406370:	cbz	w8, 4063b8 <sqrt@plt+0x48f8>
  406374:	ldr	x8, [sp, #40]
  406378:	ldr	x0, [x8]
  40637c:	ldur	x9, [x29, #-16]
  406380:	ldr	x2, [x9]
  406384:	ldur	x9, [x29, #-16]
  406388:	ldur	x10, [x29, #-56]
  40638c:	ldr	w11, [x10]
  406390:	subs	w11, w11, #0x1
  406394:	mov	w1, w11
  406398:	sxtw	x10, w1
  40639c:	mov	x12, #0x8                   	// #8
  4063a0:	mul	x10, x12, x10
  4063a4:	add	x9, x9, x10
  4063a8:	ldr	x3, [x9]
  4063ac:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4063b0:	add	x1, x1, #0x894
  4063b4:	bl	401730 <fprintf@plt>
  4063b8:	ldur	x8, [x29, #-56]
  4063bc:	ldr	x0, [x8, #32]
  4063c0:	bl	401720 <strlen@plt>
  4063c4:	ldur	x8, [x29, #-56]
  4063c8:	ldr	x9, [x8, #32]
  4063cc:	add	x9, x9, x0
  4063d0:	str	x9, [x8, #32]
  4063d4:	ldur	x8, [x29, #-24]
  4063d8:	ldrb	w10, [x8]
  4063dc:	mov	w11, #0x3a                  	// #58
  4063e0:	mov	w12, #0x3f                  	// #63
  4063e4:	cmp	w10, #0x3a
  4063e8:	csel	w10, w11, w12, eq  // eq = none
  4063ec:	stur	w10, [x29, #-4]
  4063f0:	b	4065cc <sqrt@plt+0x4b0c>
  4063f4:	ldur	x8, [x29, #-56]
  4063f8:	ldr	x0, [x8, #32]
  4063fc:	bl	401720 <strlen@plt>
  406400:	ldur	x8, [x29, #-56]
  406404:	ldr	x9, [x8, #32]
  406408:	add	x9, x9, x0
  40640c:	str	x9, [x8, #32]
  406410:	ldur	x8, [x29, #-40]
  406414:	cbz	x8, 406424 <sqrt@plt+0x4964>
  406418:	ldr	w8, [sp, #48]
  40641c:	ldur	x9, [x29, #-40]
  406420:	str	w8, [x9]
  406424:	ldr	x8, [sp, #64]
  406428:	ldr	x8, [x8, #16]
  40642c:	cbz	x8, 40644c <sqrt@plt+0x498c>
  406430:	ldr	x8, [sp, #64]
  406434:	ldr	w9, [x8, #24]
  406438:	ldr	x8, [sp, #64]
  40643c:	ldr	x8, [x8, #16]
  406440:	str	w9, [x8]
  406444:	stur	wzr, [x29, #-4]
  406448:	b	4065cc <sqrt@plt+0x4b0c>
  40644c:	ldr	x8, [sp, #64]
  406450:	ldr	w9, [x8, #24]
  406454:	stur	w9, [x29, #-4]
  406458:	b	4065cc <sqrt@plt+0x4b0c>
  40645c:	ldur	x8, [x29, #-56]
  406460:	mov	x9, xzr
  406464:	str	x9, [x8, #32]
  406468:	mov	w10, #0x57                  	// #87
  40646c:	stur	w10, [x29, #-4]
  406470:	b	4065cc <sqrt@plt+0x4b0c>
  406474:	ldr	x8, [sp, #88]
  406478:	ldrb	w9, [x8, #1]
  40647c:	cmp	w9, #0x3a
  406480:	b.ne	4065c4 <sqrt@plt+0x4b04>  // b.any
  406484:	ldr	x8, [sp, #88]
  406488:	ldrb	w9, [x8, #2]
  40648c:	cmp	w9, #0x3a
  406490:	b.ne	4064e4 <sqrt@plt+0x4a24>  // b.any
  406494:	ldur	x8, [x29, #-56]
  406498:	ldr	x8, [x8, #32]
  40649c:	ldrb	w9, [x8]
  4064a0:	cbz	w9, 4064c8 <sqrt@plt+0x4a08>
  4064a4:	ldur	x8, [x29, #-56]
  4064a8:	ldr	x8, [x8, #32]
  4064ac:	ldur	x9, [x29, #-56]
  4064b0:	str	x8, [x9, #16]
  4064b4:	ldur	x8, [x29, #-56]
  4064b8:	ldr	w10, [x8]
  4064bc:	add	w10, w10, #0x1
  4064c0:	str	w10, [x8]
  4064c4:	b	4064d4 <sqrt@plt+0x4a14>
  4064c8:	ldur	x8, [x29, #-56]
  4064cc:	mov	x9, xzr
  4064d0:	str	x9, [x8, #16]
  4064d4:	ldur	x8, [x29, #-56]
  4064d8:	mov	x9, xzr
  4064dc:	str	x9, [x8, #32]
  4064e0:	b	4065c4 <sqrt@plt+0x4b04>
  4064e4:	ldur	x8, [x29, #-56]
  4064e8:	ldr	x8, [x8, #32]
  4064ec:	ldrb	w9, [x8]
  4064f0:	cbz	w9, 406518 <sqrt@plt+0x4a58>
  4064f4:	ldur	x8, [x29, #-56]
  4064f8:	ldr	x8, [x8, #32]
  4064fc:	ldur	x9, [x29, #-56]
  406500:	str	x8, [x9, #16]
  406504:	ldur	x8, [x29, #-56]
  406508:	ldr	w10, [x8]
  40650c:	add	w10, w10, #0x1
  406510:	str	w10, [x8]
  406514:	b	4065b8 <sqrt@plt+0x4af8>
  406518:	ldur	x8, [x29, #-56]
  40651c:	ldr	w9, [x8]
  406520:	ldur	w10, [x29, #-8]
  406524:	cmp	w9, w10
  406528:	b.ne	406588 <sqrt@plt+0x4ac8>  // b.any
  40652c:	ldur	w8, [x29, #-60]
  406530:	cbz	w8, 406554 <sqrt@plt+0x4a94>
  406534:	ldr	x8, [sp, #40]
  406538:	ldr	x0, [x8]
  40653c:	ldur	x9, [x29, #-16]
  406540:	ldr	x2, [x9]
  406544:	ldrb	w3, [sp, #103]
  406548:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  40654c:	add	x1, x1, #0x92e
  406550:	bl	401730 <fprintf@plt>
  406554:	ldrb	w8, [sp, #103]
  406558:	ldur	x9, [x29, #-56]
  40655c:	str	w8, [x9, #8]
  406560:	ldur	x9, [x29, #-24]
  406564:	ldrb	w8, [x9]
  406568:	cmp	w8, #0x3a
  40656c:	b.ne	40657c <sqrt@plt+0x4abc>  // b.any
  406570:	mov	w8, #0x3a                  	// #58
  406574:	strb	w8, [sp, #103]
  406578:	b	406584 <sqrt@plt+0x4ac4>
  40657c:	mov	w8, #0x3f                  	// #63
  406580:	strb	w8, [sp, #103]
  406584:	b	4065b8 <sqrt@plt+0x4af8>
  406588:	ldur	x8, [x29, #-16]
  40658c:	ldur	x9, [x29, #-56]
  406590:	ldrsw	x10, [x9]
  406594:	mov	w11, w10
  406598:	add	w11, w11, #0x1
  40659c:	str	w11, [x9]
  4065a0:	mov	x9, #0x8                   	// #8
  4065a4:	mul	x9, x9, x10
  4065a8:	add	x8, x8, x9
  4065ac:	ldr	x8, [x8]
  4065b0:	ldur	x9, [x29, #-56]
  4065b4:	str	x8, [x9, #16]
  4065b8:	ldur	x8, [x29, #-56]
  4065bc:	mov	x9, xzr
  4065c0:	str	x9, [x8, #32]
  4065c4:	ldrb	w8, [sp, #103]
  4065c8:	stur	w8, [x29, #-4]
  4065cc:	ldur	w0, [x29, #-4]
  4065d0:	ldp	x29, x30, [sp, #208]
  4065d4:	add	sp, sp, #0xe0
  4065d8:	ret
  4065dc:	sub	sp, sp, #0x40
  4065e0:	stp	x29, x30, [sp, #48]
  4065e4:	add	x29, sp, #0x30
  4065e8:	mov	x8, xzr
  4065ec:	stur	w0, [x29, #-4]
  4065f0:	stur	x1, [x29, #-16]
  4065f4:	str	x2, [sp, #24]
  4065f8:	str	w3, [sp, #20]
  4065fc:	str	x4, [sp, #8]
  406600:	ldr	x9, [sp, #8]
  406604:	ldr	w10, [x9]
  406608:	ldr	x9, [sp, #8]
  40660c:	str	w10, [x9, #52]
  406610:	ldr	x9, [sp, #8]
  406614:	str	w10, [x9, #48]
  406618:	ldr	x9, [sp, #8]
  40661c:	str	x8, [x9, #32]
  406620:	ldr	w10, [sp, #20]
  406624:	mov	w11, #0x1                   	// #1
  406628:	str	w11, [sp, #4]
  40662c:	cbnz	w10, 406654 <sqrt@plt+0x4b94>
  406630:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  406634:	add	x0, x0, #0x9a4
  406638:	bl	401a00 <getenv@plt>
  40663c:	cmp	x0, #0x0
  406640:	cset	w8, ne  // ne = any
  406644:	mov	w9, #0x1                   	// #1
  406648:	eor	w8, w8, #0x1
  40664c:	eor	w8, w8, w9
  406650:	str	w8, [sp, #4]
  406654:	ldr	w8, [sp, #4]
  406658:	and	w8, w8, #0x1
  40665c:	ldr	x9, [sp, #8]
  406660:	str	w8, [x9, #44]
  406664:	ldr	x9, [sp, #24]
  406668:	ldrb	w8, [x9]
  40666c:	cmp	w8, #0x2d
  406670:	b.ne	406690 <sqrt@plt+0x4bd0>  // b.any
  406674:	ldr	x8, [sp, #8]
  406678:	mov	w9, #0x2                   	// #2
  40667c:	str	w9, [x8, #40]
  406680:	ldr	x8, [sp, #24]
  406684:	add	x8, x8, #0x1
  406688:	str	x8, [sp, #24]
  40668c:	b	4066dc <sqrt@plt+0x4c1c>
  406690:	ldr	x8, [sp, #24]
  406694:	ldrb	w9, [x8]
  406698:	cmp	w9, #0x2b
  40669c:	b.ne	4066b8 <sqrt@plt+0x4bf8>  // b.any
  4066a0:	ldr	x8, [sp, #8]
  4066a4:	str	wzr, [x8, #40]
  4066a8:	ldr	x8, [sp, #24]
  4066ac:	add	x8, x8, #0x1
  4066b0:	str	x8, [sp, #24]
  4066b4:	b	4066dc <sqrt@plt+0x4c1c>
  4066b8:	ldr	x8, [sp, #8]
  4066bc:	ldr	w9, [x8, #44]
  4066c0:	cbz	w9, 4066d0 <sqrt@plt+0x4c10>
  4066c4:	ldr	x8, [sp, #8]
  4066c8:	str	wzr, [x8, #40]
  4066cc:	b	4066dc <sqrt@plt+0x4c1c>
  4066d0:	ldr	x8, [sp, #8]
  4066d4:	mov	w9, #0x1                   	// #1
  4066d8:	str	w9, [x8, #40]
  4066dc:	ldr	x0, [sp, #24]
  4066e0:	ldp	x29, x30, [sp, #48]
  4066e4:	add	sp, sp, #0x40
  4066e8:	ret
  4066ec:	sub	sp, sp, #0x40
  4066f0:	str	x0, [sp, #56]
  4066f4:	str	x1, [sp, #48]
  4066f8:	ldr	x8, [sp, #48]
  4066fc:	ldr	w9, [x8, #48]
  406700:	str	w9, [sp, #44]
  406704:	ldr	x8, [sp, #48]
  406708:	ldr	w9, [x8, #52]
  40670c:	str	w9, [sp, #40]
  406710:	ldr	x8, [sp, #48]
  406714:	ldr	w9, [x8]
  406718:	str	w9, [sp, #36]
  40671c:	ldr	w8, [sp, #36]
  406720:	ldr	w9, [sp, #40]
  406724:	mov	w10, #0x0                   	// #0
  406728:	cmp	w8, w9
  40672c:	str	w10, [sp, #4]
  406730:	b.le	406748 <sqrt@plt+0x4c88>
  406734:	ldr	w8, [sp, #40]
  406738:	ldr	w9, [sp, #44]
  40673c:	cmp	w8, w9
  406740:	cset	w8, gt
  406744:	str	w8, [sp, #4]
  406748:	ldr	w8, [sp, #4]
  40674c:	tbnz	w8, #0, 406754 <sqrt@plt+0x4c94>
  406750:	b	40695c <sqrt@plt+0x4e9c>
  406754:	ldr	w8, [sp, #36]
  406758:	ldr	w9, [sp, #40]
  40675c:	subs	w8, w8, w9
  406760:	ldr	w9, [sp, #40]
  406764:	ldr	w10, [sp, #44]
  406768:	subs	w9, w9, w10
  40676c:	cmp	w8, w9
  406770:	b.le	406878 <sqrt@plt+0x4db8>
  406774:	ldr	w8, [sp, #40]
  406778:	ldr	w9, [sp, #44]
  40677c:	subs	w8, w8, w9
  406780:	str	w8, [sp, #20]
  406784:	str	wzr, [sp, #16]
  406788:	ldr	w8, [sp, #16]
  40678c:	ldr	w9, [sp, #20]
  406790:	cmp	w8, w9
  406794:	b.ge	406864 <sqrt@plt+0x4da4>  // b.tcont
  406798:	ldr	x8, [sp, #56]
  40679c:	ldr	w9, [sp, #44]
  4067a0:	ldr	w10, [sp, #16]
  4067a4:	add	w9, w9, w10
  4067a8:	mov	w0, w9
  4067ac:	sxtw	x11, w0
  4067b0:	mov	x12, #0x8                   	// #8
  4067b4:	mul	x11, x12, x11
  4067b8:	add	x8, x8, x11
  4067bc:	ldr	x8, [x8]
  4067c0:	str	x8, [sp, #24]
  4067c4:	ldr	x8, [sp, #56]
  4067c8:	ldr	w9, [sp, #36]
  4067cc:	ldr	w10, [sp, #40]
  4067d0:	ldr	w13, [sp, #44]
  4067d4:	subs	w10, w10, w13
  4067d8:	subs	w9, w9, w10
  4067dc:	ldr	w10, [sp, #16]
  4067e0:	add	w9, w9, w10
  4067e4:	mov	w0, w9
  4067e8:	sxtw	x11, w0
  4067ec:	mul	x11, x12, x11
  4067f0:	add	x8, x8, x11
  4067f4:	ldr	x8, [x8]
  4067f8:	ldr	x11, [sp, #56]
  4067fc:	ldr	w9, [sp, #44]
  406800:	ldr	w10, [sp, #16]
  406804:	add	w9, w9, w10
  406808:	mov	w0, w9
  40680c:	sxtw	x14, w0
  406810:	mul	x14, x12, x14
  406814:	add	x11, x11, x14
  406818:	str	x8, [x11]
  40681c:	ldr	x8, [sp, #24]
  406820:	ldr	x11, [sp, #56]
  406824:	ldr	w9, [sp, #36]
  406828:	ldr	w10, [sp, #40]
  40682c:	ldr	w13, [sp, #44]
  406830:	subs	w10, w10, w13
  406834:	subs	w9, w9, w10
  406838:	ldr	w10, [sp, #16]
  40683c:	add	w9, w9, w10
  406840:	mov	w0, w9
  406844:	sxtw	x14, w0
  406848:	mul	x12, x12, x14
  40684c:	add	x11, x11, x12
  406850:	str	x8, [x11]
  406854:	ldr	w8, [sp, #16]
  406858:	add	w8, w8, #0x1
  40685c:	str	w8, [sp, #16]
  406860:	b	406788 <sqrt@plt+0x4cc8>
  406864:	ldr	w8, [sp, #20]
  406868:	ldr	w9, [sp, #36]
  40686c:	subs	w8, w9, w8
  406870:	str	w8, [sp, #36]
  406874:	b	406958 <sqrt@plt+0x4e98>
  406878:	ldr	w8, [sp, #36]
  40687c:	ldr	w9, [sp, #40]
  406880:	subs	w8, w8, w9
  406884:	str	w8, [sp, #12]
  406888:	str	wzr, [sp, #8]
  40688c:	ldr	w8, [sp, #8]
  406890:	ldr	w9, [sp, #12]
  406894:	cmp	w8, w9
  406898:	b.ge	406948 <sqrt@plt+0x4e88>  // b.tcont
  40689c:	ldr	x8, [sp, #56]
  4068a0:	ldr	w9, [sp, #44]
  4068a4:	ldr	w10, [sp, #8]
  4068a8:	add	w9, w9, w10
  4068ac:	mov	w0, w9
  4068b0:	sxtw	x11, w0
  4068b4:	mov	x12, #0x8                   	// #8
  4068b8:	mul	x11, x12, x11
  4068bc:	add	x8, x8, x11
  4068c0:	ldr	x8, [x8]
  4068c4:	str	x8, [sp, #24]
  4068c8:	ldr	x8, [sp, #56]
  4068cc:	ldr	w9, [sp, #40]
  4068d0:	ldr	w10, [sp, #8]
  4068d4:	add	w9, w9, w10
  4068d8:	mov	w0, w9
  4068dc:	sxtw	x11, w0
  4068e0:	mul	x11, x12, x11
  4068e4:	add	x8, x8, x11
  4068e8:	ldr	x8, [x8]
  4068ec:	ldr	x11, [sp, #56]
  4068f0:	ldr	w9, [sp, #44]
  4068f4:	ldr	w10, [sp, #8]
  4068f8:	add	w9, w9, w10
  4068fc:	mov	w0, w9
  406900:	sxtw	x13, w0
  406904:	mul	x13, x12, x13
  406908:	add	x11, x11, x13
  40690c:	str	x8, [x11]
  406910:	ldr	x8, [sp, #24]
  406914:	ldr	x11, [sp, #56]
  406918:	ldr	w9, [sp, #40]
  40691c:	ldr	w10, [sp, #8]
  406920:	add	w9, w9, w10
  406924:	mov	w0, w9
  406928:	sxtw	x13, w0
  40692c:	mul	x12, x12, x13
  406930:	add	x11, x11, x12
  406934:	str	x8, [x11]
  406938:	ldr	w8, [sp, #8]
  40693c:	add	w8, w8, #0x1
  406940:	str	w8, [sp, #8]
  406944:	b	40688c <sqrt@plt+0x4dcc>
  406948:	ldr	w8, [sp, #12]
  40694c:	ldr	w9, [sp, #44]
  406950:	add	w8, w9, w8
  406954:	str	w8, [sp, #44]
  406958:	b	40671c <sqrt@plt+0x4c5c>
  40695c:	ldr	x8, [sp, #48]
  406960:	ldr	w9, [x8]
  406964:	ldr	x8, [sp, #48]
  406968:	ldr	w10, [x8, #52]
  40696c:	subs	w9, w9, w10
  406970:	ldr	x8, [sp, #48]
  406974:	ldr	w10, [x8, #48]
  406978:	add	w9, w10, w9
  40697c:	str	w9, [x8, #48]
  406980:	ldr	x8, [sp, #48]
  406984:	ldr	w9, [x8]
  406988:	ldr	x8, [sp, #48]
  40698c:	str	w9, [x8, #52]
  406990:	add	sp, sp, #0x40
  406994:	ret
  406998:	sub	sp, sp, #0x70
  40699c:	stp	x29, x30, [sp, #96]
  4069a0:	add	x29, sp, #0x60
  4069a4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x13184>
  4069a8:	add	x8, x8, #0x24c
  4069ac:	adrp	x9, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  4069b0:	add	x9, x9, #0x10
  4069b4:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x13184>
  4069b8:	add	x10, x10, #0x250
  4069bc:	adrp	x11, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  4069c0:	add	x11, x11, #0x90
  4069c4:	adrp	x12, 41a000 <_ZdlPvm@@Base+0x13184>
  4069c8:	add	x12, x12, #0x254
  4069cc:	stur	w0, [x29, #-4]
  4069d0:	stur	x1, [x29, #-16]
  4069d4:	stur	x2, [x29, #-24]
  4069d8:	stur	x3, [x29, #-32]
  4069dc:	stur	x4, [x29, #-40]
  4069e0:	stur	w5, [x29, #-44]
  4069e4:	str	w6, [sp, #48]
  4069e8:	ldr	w13, [x8]
  4069ec:	str	w13, [x9]
  4069f0:	ldr	w13, [x10]
  4069f4:	str	w13, [x9, #4]
  4069f8:	ldur	w0, [x29, #-4]
  4069fc:	ldur	x1, [x29, #-16]
  406a00:	ldur	x2, [x29, #-24]
  406a04:	ldur	x3, [x29, #-32]
  406a08:	ldur	x4, [x29, #-40]
  406a0c:	ldur	w5, [x29, #-44]
  406a10:	ldr	w6, [sp, #48]
  406a14:	mov	x7, x9
  406a18:	str	x8, [sp, #32]
  406a1c:	str	x9, [sp, #24]
  406a20:	str	x11, [sp, #16]
  406a24:	str	x12, [sp, #8]
  406a28:	bl	405414 <sqrt@plt+0x3954>
  406a2c:	str	w0, [sp, #44]
  406a30:	ldr	x8, [sp, #24]
  406a34:	ldr	w13, [x8]
  406a38:	ldr	x9, [sp, #32]
  406a3c:	str	w13, [x9]
  406a40:	ldr	x10, [x8, #16]
  406a44:	ldr	x11, [sp, #16]
  406a48:	str	x10, [x11]
  406a4c:	ldr	w13, [x8, #8]
  406a50:	ldr	x10, [sp, #8]
  406a54:	str	w13, [x10]
  406a58:	ldr	w0, [sp, #44]
  406a5c:	ldp	x29, x30, [sp, #96]
  406a60:	add	sp, sp, #0x70
  406a64:	ret
  406a68:	sub	sp, sp, #0x30
  406a6c:	stp	x29, x30, [sp, #32]
  406a70:	add	x29, sp, #0x20
  406a74:	mov	x8, xzr
  406a78:	mov	x3, x8
  406a7c:	mov	w9, wzr
  406a80:	mov	w6, #0x1                   	// #1
  406a84:	stur	w0, [x29, #-4]
  406a88:	str	x1, [sp, #16]
  406a8c:	str	x2, [sp, #8]
  406a90:	ldur	w0, [x29, #-4]
  406a94:	ldr	x1, [sp, #16]
  406a98:	ldr	x2, [sp, #8]
  406a9c:	mov	x4, x8
  406aa0:	mov	w5, w9
  406aa4:	bl	406998 <sqrt@plt+0x4ed8>
  406aa8:	ldp	x29, x30, [sp, #32]
  406aac:	add	sp, sp, #0x30
  406ab0:	ret
  406ab4:	sub	sp, sp, #0x40
  406ab8:	stp	x29, x30, [sp, #48]
  406abc:	add	x29, sp, #0x30
  406ac0:	mov	w8, wzr
  406ac4:	stur	w0, [x29, #-4]
  406ac8:	stur	x1, [x29, #-16]
  406acc:	str	x2, [sp, #24]
  406ad0:	str	x3, [sp, #16]
  406ad4:	str	x4, [sp, #8]
  406ad8:	ldur	w0, [x29, #-4]
  406adc:	ldur	x1, [x29, #-16]
  406ae0:	ldr	x2, [sp, #24]
  406ae4:	ldr	x3, [sp, #16]
  406ae8:	ldr	x4, [sp, #8]
  406aec:	mov	w5, w8
  406af0:	mov	w6, w8
  406af4:	bl	406998 <sqrt@plt+0x4ed8>
  406af8:	ldp	x29, x30, [sp, #48]
  406afc:	add	sp, sp, #0x40
  406b00:	ret
  406b04:	sub	sp, sp, #0x40
  406b08:	stp	x29, x30, [sp, #48]
  406b0c:	add	x29, sp, #0x30
  406b10:	mov	w8, wzr
  406b14:	stur	w0, [x29, #-4]
  406b18:	stur	x1, [x29, #-16]
  406b1c:	str	x2, [sp, #24]
  406b20:	str	x3, [sp, #16]
  406b24:	str	x4, [sp, #8]
  406b28:	str	x5, [sp]
  406b2c:	ldur	w0, [x29, #-4]
  406b30:	ldur	x1, [x29, #-16]
  406b34:	ldr	x2, [sp, #24]
  406b38:	ldr	x3, [sp, #16]
  406b3c:	ldr	x4, [sp, #8]
  406b40:	ldr	x7, [sp]
  406b44:	mov	w5, w8
  406b48:	mov	w6, w8
  406b4c:	bl	405414 <sqrt@plt+0x3954>
  406b50:	ldp	x29, x30, [sp, #48]
  406b54:	add	sp, sp, #0x40
  406b58:	ret
  406b5c:	sub	sp, sp, #0x40
  406b60:	stp	x29, x30, [sp, #48]
  406b64:	add	x29, sp, #0x30
  406b68:	mov	w5, #0x1                   	// #1
  406b6c:	mov	w8, wzr
  406b70:	stur	w0, [x29, #-4]
  406b74:	stur	x1, [x29, #-16]
  406b78:	str	x2, [sp, #24]
  406b7c:	str	x3, [sp, #16]
  406b80:	str	x4, [sp, #8]
  406b84:	ldur	w0, [x29, #-4]
  406b88:	ldur	x1, [x29, #-16]
  406b8c:	ldr	x2, [sp, #24]
  406b90:	ldr	x3, [sp, #16]
  406b94:	ldr	x4, [sp, #8]
  406b98:	mov	w6, w8
  406b9c:	bl	406998 <sqrt@plt+0x4ed8>
  406ba0:	ldp	x29, x30, [sp, #48]
  406ba4:	add	sp, sp, #0x40
  406ba8:	ret
  406bac:	sub	sp, sp, #0x40
  406bb0:	stp	x29, x30, [sp, #48]
  406bb4:	add	x29, sp, #0x30
  406bb8:	mov	w8, #0x1                   	// #1
  406bbc:	mov	w9, wzr
  406bc0:	stur	w0, [x29, #-4]
  406bc4:	stur	x1, [x29, #-16]
  406bc8:	str	x2, [sp, #24]
  406bcc:	str	x3, [sp, #16]
  406bd0:	str	x4, [sp, #8]
  406bd4:	str	x5, [sp]
  406bd8:	ldur	w0, [x29, #-4]
  406bdc:	ldur	x1, [x29, #-16]
  406be0:	ldr	x2, [sp, #24]
  406be4:	ldr	x3, [sp, #16]
  406be8:	ldr	x4, [sp, #8]
  406bec:	ldr	x7, [sp]
  406bf0:	mov	w5, w8
  406bf4:	mov	w6, w9
  406bf8:	bl	405414 <sqrt@plt+0x3954>
  406bfc:	ldp	x29, x30, [sp, #48]
  406c00:	add	sp, sp, #0x40
  406c04:	ret
  406c08:	sub	sp, sp, #0x20
  406c0c:	adrp	x8, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  406c10:	add	x8, x8, #0x48
  406c14:	add	x8, x8, #0x14
  406c18:	str	w0, [sp, #20]
  406c1c:	str	x8, [sp, #8]
  406c20:	ldr	w9, [sp, #20]
  406c24:	cmp	w9, #0x0
  406c28:	cset	w9, lt  // lt = tstop
  406c2c:	tbnz	w9, #0, 406c7c <sqrt@plt+0x51bc>
  406c30:	ldr	w8, [sp, #20]
  406c34:	mov	w9, #0xa                   	// #10
  406c38:	sdiv	w10, w8, w9
  406c3c:	mul	w10, w10, w9
  406c40:	subs	w8, w8, w10
  406c44:	add	w8, w8, #0x30
  406c48:	ldr	x11, [sp, #8]
  406c4c:	mov	x12, #0xffffffffffffffff    	// #-1
  406c50:	add	x11, x11, x12
  406c54:	str	x11, [sp, #8]
  406c58:	strb	w8, [x11]
  406c5c:	ldr	w8, [sp, #20]
  406c60:	sdiv	w8, w8, w9
  406c64:	str	w8, [sp, #20]
  406c68:	ldr	w8, [sp, #20]
  406c6c:	cbnz	w8, 406c30 <sqrt@plt+0x5170>
  406c70:	ldr	x8, [sp, #8]
  406c74:	str	x8, [sp, #24]
  406c78:	b	406ce0 <sqrt@plt+0x5220>
  406c7c:	ldr	w8, [sp, #20]
  406c80:	mov	w9, #0xa                   	// #10
  406c84:	sdiv	w10, w8, w9
  406c88:	mul	w10, w10, w9
  406c8c:	subs	w8, w8, w10
  406c90:	mov	w10, #0x30                  	// #48
  406c94:	subs	w8, w10, w8
  406c98:	ldr	x11, [sp, #8]
  406c9c:	mov	x12, #0xffffffffffffffff    	// #-1
  406ca0:	add	x11, x11, x12
  406ca4:	str	x11, [sp, #8]
  406ca8:	strb	w8, [x11]
  406cac:	ldr	w8, [sp, #20]
  406cb0:	sdiv	w8, w8, w9
  406cb4:	str	w8, [sp, #20]
  406cb8:	ldr	w8, [sp, #20]
  406cbc:	cbnz	w8, 406c7c <sqrt@plt+0x51bc>
  406cc0:	ldr	x8, [sp, #8]
  406cc4:	mov	x9, #0xffffffffffffffff    	// #-1
  406cc8:	add	x8, x8, x9
  406ccc:	str	x8, [sp, #8]
  406cd0:	mov	w10, #0x2d                  	// #45
  406cd4:	strb	w10, [x8]
  406cd8:	ldr	x8, [sp, #8]
  406cdc:	str	x8, [sp, #24]
  406ce0:	ldr	x0, [sp, #24]
  406ce4:	add	sp, sp, #0x20
  406ce8:	ret
  406cec:	sub	sp, sp, #0x10
  406cf0:	adrp	x8, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  406cf4:	add	x8, x8, #0x5d
  406cf8:	add	x8, x8, #0x14
  406cfc:	str	w0, [sp, #12]
  406d00:	str	x8, [sp]
  406d04:	ldr	w8, [sp, #12]
  406d08:	mov	w9, #0xa                   	// #10
  406d0c:	udiv	w10, w8, w9
  406d10:	mul	w10, w10, w9
  406d14:	subs	w8, w8, w10
  406d18:	add	w8, w8, #0x30
  406d1c:	ldr	x11, [sp]
  406d20:	mov	x12, #0xffffffffffffffff    	// #-1
  406d24:	add	x11, x11, x12
  406d28:	str	x11, [sp]
  406d2c:	strb	w8, [x11]
  406d30:	ldr	w8, [sp, #12]
  406d34:	udiv	w8, w8, w9
  406d38:	str	w8, [sp, #12]
  406d3c:	ldr	w8, [sp, #12]
  406d40:	cbnz	w8, 406d04 <sqrt@plt+0x5244>
  406d44:	ldr	x0, [sp]
  406d48:	add	sp, sp, #0x10
  406d4c:	ret
  406d50:	sub	sp, sp, #0x20
  406d54:	stp	x29, x30, [sp, #16]
  406d58:	add	x29, sp, #0x10
  406d5c:	mov	w1, #0x3                   	// #3
  406d60:	str	x0, [sp, #8]
  406d64:	ldr	x0, [sp, #8]
  406d68:	bl	401900 <pathconf@plt>
  406d6c:	ldp	x29, x30, [sp, #16]
  406d70:	add	sp, sp, #0x20
  406d74:	ret

0000000000406d78 <_Znwm@@Base>:
  406d78:	sub	sp, sp, #0x20
  406d7c:	stp	x29, x30, [sp, #16]
  406d80:	add	x29, sp, #0x10
  406d84:	str	x0, [sp, #8]
  406d88:	ldr	x8, [sp, #8]
  406d8c:	cbnz	x8, 406d9c <_Znwm@@Base+0x24>
  406d90:	ldr	x8, [sp, #8]
  406d94:	add	x8, x8, #0x1
  406d98:	str	x8, [sp, #8]
  406d9c:	ldr	x8, [sp, #8]
  406da0:	and	x0, x8, #0xffffffff
  406da4:	bl	4019c0 <malloc@plt>
  406da8:	str	x0, [sp]
  406dac:	ldr	x8, [sp]
  406db0:	cbnz	x8, 406df4 <_Znwm@@Base+0x7c>
  406db4:	adrp	x8, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  406db8:	add	x8, x8, #0x78
  406dbc:	ldr	x8, [x8]
  406dc0:	cbz	x8, 406de0 <_Znwm@@Base+0x68>
  406dc4:	adrp	x8, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  406dc8:	add	x8, x8, #0x78
  406dcc:	ldr	x0, [x8]
  406dd0:	bl	406e04 <_Znwm@@Base+0x8c>
  406dd4:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  406dd8:	add	x0, x0, #0x733
  406ddc:	bl	406e04 <_Znwm@@Base+0x8c>
  406de0:	adrp	x0, 408000 <_ZdlPvm@@Base+0x1184>
  406de4:	add	x0, x0, #0x9b4
  406de8:	bl	406e04 <_Znwm@@Base+0x8c>
  406dec:	mov	w0, #0xffffffff            	// #-1
  406df0:	bl	4017d0 <_exit@plt>
  406df4:	ldr	x0, [sp]
  406df8:	ldp	x29, x30, [sp, #16]
  406dfc:	add	sp, sp, #0x20
  406e00:	ret
  406e04:	sub	sp, sp, #0x30
  406e08:	stp	x29, x30, [sp, #32]
  406e0c:	add	x29, sp, #0x20
  406e10:	mov	w8, #0x2                   	// #2
  406e14:	stur	x0, [x29, #-8]
  406e18:	ldur	x1, [x29, #-8]
  406e1c:	ldur	x0, [x29, #-8]
  406e20:	stur	w8, [x29, #-12]
  406e24:	str	x1, [sp, #8]
  406e28:	bl	401720 <strlen@plt>
  406e2c:	ldur	w8, [x29, #-12]
  406e30:	str	x0, [sp]
  406e34:	mov	w0, w8
  406e38:	ldr	x1, [sp, #8]
  406e3c:	ldr	x2, [sp]
  406e40:	bl	4019b0 <write@plt>
  406e44:	ldp	x29, x30, [sp, #32]
  406e48:	add	sp, sp, #0x30
  406e4c:	ret

0000000000406e50 <_ZdlPv@@Base>:
  406e50:	sub	sp, sp, #0x20
  406e54:	stp	x29, x30, [sp, #16]
  406e58:	add	x29, sp, #0x10
  406e5c:	str	x0, [sp, #8]
  406e60:	ldr	x8, [sp, #8]
  406e64:	cbz	x8, 406e70 <_ZdlPv@@Base+0x20>
  406e68:	ldr	x0, [sp, #8]
  406e6c:	bl	4017b0 <free@plt>
  406e70:	ldp	x29, x30, [sp, #16]
  406e74:	add	sp, sp, #0x20
  406e78:	ret

0000000000406e7c <_ZdlPvm@@Base>:
  406e7c:	sub	sp, sp, #0x20
  406e80:	stp	x29, x30, [sp, #16]
  406e84:	add	x29, sp, #0x10
  406e88:	str	x0, [sp, #8]
  406e8c:	str	x1, [sp]
  406e90:	ldr	x8, [sp, #8]
  406e94:	cbz	x8, 406ea0 <_ZdlPvm@@Base+0x24>
  406e98:	ldr	x0, [sp, #8]
  406e9c:	bl	4017b0 <free@plt>
  406ea0:	ldp	x29, x30, [sp, #16]
  406ea4:	add	sp, sp, #0x20
  406ea8:	ret
  406eac:	sub	sp, sp, #0x20
  406eb0:	stp	x29, x30, [sp, #16]
  406eb4:	add	x29, sp, #0x10
  406eb8:	str	w0, [sp, #8]
  406ebc:	ldr	w8, [sp, #8]
  406ec0:	cmp	w8, #0x3
  406ec4:	b.hi	406ed4 <_ZdlPvm@@Base+0x58>  // b.pmore
  406ec8:	mov	w8, #0x1                   	// #1
  406ecc:	stur	w8, [x29, #-4]
  406ed0:	b	406fb4 <_ZdlPvm@@Base+0x138>
  406ed4:	ldr	w8, [sp, #8]
  406ed8:	and	w8, w8, #0x1
  406edc:	cbnz	w8, 406ee8 <_ZdlPvm@@Base+0x6c>
  406ee0:	stur	wzr, [x29, #-4]
  406ee4:	b	406fb4 <_ZdlPvm@@Base+0x138>
  406ee8:	ldr	w8, [sp, #8]
  406eec:	mov	w9, #0x3                   	// #3
  406ef0:	udiv	w10, w8, w9
  406ef4:	mul	w9, w10, w9
  406ef8:	subs	w8, w8, w9
  406efc:	cbnz	w8, 406f08 <_ZdlPvm@@Base+0x8c>
  406f00:	stur	wzr, [x29, #-4]
  406f04:	b	406fb4 <_ZdlPvm@@Base+0x138>
  406f08:	ldr	s0, [sp, #8]
  406f0c:	mov	v1.16b, v0.16b
  406f10:	ucvtf	d0, d1
  406f14:	bl	401ac0 <sqrt@plt>
  406f18:	fcvtzu	w8, d0
  406f1c:	str	w8, [sp, #4]
  406f20:	mov	w8, #0x5                   	// #5
  406f24:	str	w8, [sp]
  406f28:	ldr	w8, [sp]
  406f2c:	ldr	w9, [sp, #4]
  406f30:	cmp	w8, w9
  406f34:	b.ls	406f3c <_ZdlPvm@@Base+0xc0>  // b.plast
  406f38:	b	406fac <_ZdlPvm@@Base+0x130>
  406f3c:	ldr	w8, [sp, #8]
  406f40:	ldr	w9, [sp]
  406f44:	udiv	w10, w8, w9
  406f48:	mul	w9, w10, w9
  406f4c:	subs	w8, w8, w9
  406f50:	cbnz	w8, 406f5c <_ZdlPvm@@Base+0xe0>
  406f54:	stur	wzr, [x29, #-4]
  406f58:	b	406fb4 <_ZdlPvm@@Base+0x138>
  406f5c:	ldr	w8, [sp]
  406f60:	add	w8, w8, #0x2
  406f64:	str	w8, [sp]
  406f68:	ldr	w8, [sp]
  406f6c:	ldr	w9, [sp, #4]
  406f70:	cmp	w8, w9
  406f74:	b.ls	406f7c <_ZdlPvm@@Base+0x100>  // b.plast
  406f78:	b	406fac <_ZdlPvm@@Base+0x130>
  406f7c:	ldr	w8, [sp, #8]
  406f80:	ldr	w9, [sp]
  406f84:	udiv	w10, w8, w9
  406f88:	mul	w9, w10, w9
  406f8c:	subs	w8, w8, w9
  406f90:	cbnz	w8, 406f9c <_ZdlPvm@@Base+0x120>
  406f94:	stur	wzr, [x29, #-4]
  406f98:	b	406fb4 <_ZdlPvm@@Base+0x138>
  406f9c:	ldr	w8, [sp]
  406fa0:	add	w8, w8, #0x4
  406fa4:	str	w8, [sp]
  406fa8:	b	406f28 <_ZdlPvm@@Base+0xac>
  406fac:	mov	w8, #0x1                   	// #1
  406fb0:	stur	w8, [x29, #-4]
  406fb4:	ldur	w0, [x29, #-4]
  406fb8:	ldp	x29, x30, [sp, #16]
  406fbc:	add	sp, sp, #0x20
  406fc0:	ret
  406fc4:	sub	sp, sp, #0x10
  406fc8:	mov	x8, xzr
  406fcc:	str	x0, [sp, #8]
  406fd0:	ldr	x9, [sp, #8]
  406fd4:	str	x8, [x9]
  406fd8:	str	wzr, [x9, #8]
  406fdc:	str	wzr, [x9, #12]
  406fe0:	add	sp, sp, #0x10
  406fe4:	ret
  406fe8:	sub	sp, sp, #0x30
  406fec:	stp	x29, x30, [sp, #32]
  406ff0:	add	x29, sp, #0x20
  406ff4:	mov	w8, #0x57                  	// #87
  406ff8:	adrp	x9, 408000 <_ZdlPvm@@Base+0x1184>
  406ffc:	add	x9, x9, #0x9c3
  407000:	stur	x0, [x29, #-8]
  407004:	str	x1, [sp, #16]
  407008:	str	w2, [sp, #12]
  40700c:	ldur	x10, [x29, #-8]
  407010:	ldr	w11, [sp, #12]
  407014:	str	w11, [x10, #8]
  407018:	ldr	w11, [sp, #12]
  40701c:	cmp	w11, #0x0
  407020:	cset	w11, ge  // ge = tcont
  407024:	and	w0, w11, #0x1
  407028:	mov	w1, w8
  40702c:	mov	x2, x9
  407030:	str	x10, [sp]
  407034:	bl	4042f4 <sqrt@plt+0x2834>
  407038:	ldr	w0, [sp, #12]
  40703c:	ldr	x9, [sp]
  407040:	add	x1, x9, #0xc
  407044:	bl	407078 <_ZdlPvm@@Base+0x1fc>
  407048:	ldr	x9, [sp]
  40704c:	str	x0, [x9]
  407050:	ldr	w8, [sp, #12]
  407054:	cbz	w8, 40706c <_ZdlPvm@@Base+0x1f0>
  407058:	ldr	x8, [sp]
  40705c:	ldr	x0, [x8]
  407060:	ldr	x1, [sp, #16]
  407064:	ldrsw	x2, [sp, #12]
  407068:	bl	4016d0 <memcpy@plt>
  40706c:	ldp	x29, x30, [sp, #32]
  407070:	add	sp, sp, #0x30
  407074:	ret
  407078:	sub	sp, sp, #0x30
  40707c:	stp	x29, x30, [sp, #32]
  407080:	add	x29, sp, #0x20
  407084:	stur	w0, [x29, #-12]
  407088:	str	x1, [sp, #8]
  40708c:	ldur	w8, [x29, #-12]
  407090:	cbnz	w8, 4070a8 <_ZdlPvm@@Base+0x22c>
  407094:	ldr	x8, [sp, #8]
  407098:	str	wzr, [x8]
  40709c:	mov	x8, xzr
  4070a0:	stur	x8, [x29, #-8]
  4070a4:	b	4070cc <_ZdlPvm@@Base+0x250>
  4070a8:	ldur	w8, [x29, #-12]
  4070ac:	mov	w9, #0x2                   	// #2
  4070b0:	mul	w8, w8, w9
  4070b4:	ldr	x10, [sp, #8]
  4070b8:	str	w8, [x10]
  4070bc:	mov	w0, w8
  4070c0:	sxtw	x0, w0
  4070c4:	bl	4016b0 <_Znam@plt>
  4070c8:	stur	x0, [x29, #-8]
  4070cc:	ldur	x0, [x29, #-8]
  4070d0:	ldp	x29, x30, [sp, #32]
  4070d4:	add	sp, sp, #0x30
  4070d8:	ret
  4070dc:	sub	sp, sp, #0x30
  4070e0:	stp	x29, x30, [sp, #32]
  4070e4:	add	x29, sp, #0x20
  4070e8:	stur	x0, [x29, #-8]
  4070ec:	str	x1, [sp, #16]
  4070f0:	ldur	x8, [x29, #-8]
  4070f4:	ldr	x9, [sp, #16]
  4070f8:	str	x8, [sp, #8]
  4070fc:	cbnz	x9, 407118 <_ZdlPvm@@Base+0x29c>
  407100:	ldr	x8, [sp, #8]
  407104:	str	wzr, [x8, #8]
  407108:	mov	x9, xzr
  40710c:	str	x9, [x8]
  407110:	str	wzr, [x8, #12]
  407114:	b	407158 <_ZdlPvm@@Base+0x2dc>
  407118:	ldr	x0, [sp, #16]
  40711c:	bl	401720 <strlen@plt>
  407120:	ldr	x8, [sp, #8]
  407124:	str	w0, [x8, #8]
  407128:	ldr	w0, [x8, #8]
  40712c:	add	x1, x8, #0xc
  407130:	bl	407078 <_ZdlPvm@@Base+0x1fc>
  407134:	ldr	x8, [sp, #8]
  407138:	str	x0, [x8]
  40713c:	ldr	w9, [x8, #8]
  407140:	cbz	w9, 407158 <_ZdlPvm@@Base+0x2dc>
  407144:	ldr	x8, [sp, #8]
  407148:	ldr	x0, [x8]
  40714c:	ldr	x1, [sp, #16]
  407150:	ldrsw	x2, [x8, #8]
  407154:	bl	4016d0 <memcpy@plt>
  407158:	ldp	x29, x30, [sp, #32]
  40715c:	add	sp, sp, #0x30
  407160:	ret
  407164:	sub	sp, sp, #0x30
  407168:	stp	x29, x30, [sp, #32]
  40716c:	add	x29, sp, #0x20
  407170:	mov	w8, #0x1                   	// #1
  407174:	stur	x0, [x29, #-8]
  407178:	sturb	w1, [x29, #-9]
  40717c:	ldur	x9, [x29, #-8]
  407180:	str	w8, [x9, #8]
  407184:	add	x1, x9, #0xc
  407188:	mov	w0, w8
  40718c:	str	x9, [sp, #8]
  407190:	bl	407078 <_ZdlPvm@@Base+0x1fc>
  407194:	ldr	x9, [sp, #8]
  407198:	str	x0, [x9]
  40719c:	ldurb	w8, [x29, #-9]
  4071a0:	ldr	x10, [x9]
  4071a4:	strb	w8, [x10]
  4071a8:	ldp	x29, x30, [sp, #32]
  4071ac:	add	sp, sp, #0x30
  4071b0:	ret
  4071b4:	sub	sp, sp, #0x30
  4071b8:	stp	x29, x30, [sp, #32]
  4071bc:	add	x29, sp, #0x20
  4071c0:	stur	x0, [x29, #-8]
  4071c4:	str	x1, [sp, #16]
  4071c8:	ldur	x8, [x29, #-8]
  4071cc:	ldr	x9, [sp, #16]
  4071d0:	ldr	w10, [x9, #8]
  4071d4:	str	w10, [x8, #8]
  4071d8:	ldr	w0, [x8, #8]
  4071dc:	add	x1, x8, #0xc
  4071e0:	str	x8, [sp, #8]
  4071e4:	bl	407078 <_ZdlPvm@@Base+0x1fc>
  4071e8:	ldr	x8, [sp, #8]
  4071ec:	str	x0, [x8]
  4071f0:	ldr	w10, [x8, #8]
  4071f4:	cbz	w10, 407210 <_ZdlPvm@@Base+0x394>
  4071f8:	ldr	x8, [sp, #8]
  4071fc:	ldr	x0, [x8]
  407200:	ldr	x9, [sp, #16]
  407204:	ldr	x1, [x9]
  407208:	ldrsw	x2, [x8, #8]
  40720c:	bl	4016d0 <memcpy@plt>
  407210:	ldp	x29, x30, [sp, #32]
  407214:	add	sp, sp, #0x30
  407218:	ret
  40721c:	sub	sp, sp, #0x20
  407220:	stp	x29, x30, [sp, #16]
  407224:	add	x29, sp, #0x10
  407228:	str	x0, [sp, #8]
  40722c:	ldr	x8, [sp, #8]
  407230:	ldr	x0, [x8]
  407234:	ldr	w1, [x8, #12]
  407238:	bl	407250 <_ZdlPvm@@Base+0x3d4>
  40723c:	b	407240 <_ZdlPvm@@Base+0x3c4>
  407240:	ldp	x29, x30, [sp, #16]
  407244:	add	sp, sp, #0x20
  407248:	ret
  40724c:	bl	408148 <_ZdlPvm@@Base+0x12cc>
  407250:	sub	sp, sp, #0x30
  407254:	stp	x29, x30, [sp, #32]
  407258:	add	x29, sp, #0x20
  40725c:	stur	x0, [x29, #-8]
  407260:	stur	w1, [x29, #-12]
  407264:	ldur	x8, [x29, #-8]
  407268:	str	x8, [sp, #8]
  40726c:	cbz	x8, 407278 <_ZdlPvm@@Base+0x3fc>
  407270:	ldr	x0, [sp, #8]
  407274:	bl	401940 <_ZdaPv@plt>
  407278:	ldp	x29, x30, [sp, #32]
  40727c:	add	sp, sp, #0x30
  407280:	ret
  407284:	sub	sp, sp, #0x30
  407288:	stp	x29, x30, [sp, #32]
  40728c:	add	x29, sp, #0x20
  407290:	stur	x0, [x29, #-8]
  407294:	str	x1, [sp, #16]
  407298:	ldur	x8, [x29, #-8]
  40729c:	ldr	x0, [x8]
  4072a0:	ldr	w1, [x8, #12]
  4072a4:	ldr	x9, [sp, #16]
  4072a8:	ldr	w2, [x9, #8]
  4072ac:	add	x3, x8, #0xc
  4072b0:	str	x8, [sp, #8]
  4072b4:	bl	4072fc <_ZdlPvm@@Base+0x480>
  4072b8:	ldr	x8, [sp, #8]
  4072bc:	str	x0, [x8]
  4072c0:	ldr	x9, [sp, #16]
  4072c4:	ldr	w10, [x9, #8]
  4072c8:	str	w10, [x8, #8]
  4072cc:	ldr	w10, [x8, #8]
  4072d0:	cbz	w10, 4072ec <_ZdlPvm@@Base+0x470>
  4072d4:	ldr	x8, [sp, #8]
  4072d8:	ldr	x0, [x8]
  4072dc:	ldr	x9, [sp, #16]
  4072e0:	ldr	x1, [x9]
  4072e4:	ldrsw	x2, [x8, #8]
  4072e8:	bl	4016d0 <memcpy@plt>
  4072ec:	ldr	x0, [sp, #8]
  4072f0:	ldp	x29, x30, [sp, #32]
  4072f4:	add	sp, sp, #0x30
  4072f8:	ret
  4072fc:	sub	sp, sp, #0x40
  407300:	stp	x29, x30, [sp, #48]
  407304:	add	x29, sp, #0x30
  407308:	stur	x0, [x29, #-16]
  40730c:	stur	w1, [x29, #-20]
  407310:	str	w2, [sp, #24]
  407314:	str	x3, [sp, #16]
  407318:	ldur	w8, [x29, #-20]
  40731c:	ldr	w9, [sp, #24]
  407320:	cmp	w8, w9
  407324:	b.lt	407340 <_ZdlPvm@@Base+0x4c4>  // b.tstop
  407328:	ldur	w8, [x29, #-20]
  40732c:	ldr	x9, [sp, #16]
  407330:	str	w8, [x9]
  407334:	ldur	x9, [x29, #-16]
  407338:	stur	x9, [x29, #-8]
  40733c:	b	407394 <_ZdlPvm@@Base+0x518>
  407340:	ldur	x8, [x29, #-16]
  407344:	str	x8, [sp, #8]
  407348:	cbz	x8, 407354 <_ZdlPvm@@Base+0x4d8>
  40734c:	ldr	x0, [sp, #8]
  407350:	bl	401940 <_ZdaPv@plt>
  407354:	ldr	w8, [sp, #24]
  407358:	cbnz	w8, 407370 <_ZdlPvm@@Base+0x4f4>
  40735c:	ldr	x8, [sp, #16]
  407360:	str	wzr, [x8]
  407364:	mov	x8, xzr
  407368:	stur	x8, [x29, #-8]
  40736c:	b	407394 <_ZdlPvm@@Base+0x518>
  407370:	ldr	w8, [sp, #24]
  407374:	mov	w9, #0x2                   	// #2
  407378:	mul	w8, w8, w9
  40737c:	ldr	x10, [sp, #16]
  407380:	str	w8, [x10]
  407384:	mov	w0, w8
  407388:	sxtw	x0, w0
  40738c:	bl	4016b0 <_Znam@plt>
  407390:	stur	x0, [x29, #-8]
  407394:	ldur	x0, [x29, #-8]
  407398:	ldp	x29, x30, [sp, #48]
  40739c:	add	sp, sp, #0x40
  4073a0:	ret
  4073a4:	sub	sp, sp, #0x30
  4073a8:	stp	x29, x30, [sp, #32]
  4073ac:	add	x29, sp, #0x20
  4073b0:	stur	x0, [x29, #-8]
  4073b4:	str	x1, [sp, #16]
  4073b8:	ldur	x8, [x29, #-8]
  4073bc:	ldr	x9, [sp, #16]
  4073c0:	str	x8, [sp]
  4073c4:	cbnz	x9, 4073f0 <_ZdlPvm@@Base+0x574>
  4073c8:	ldr	x8, [sp]
  4073cc:	ldr	x0, [x8]
  4073d0:	ldr	w1, [x8, #8]
  4073d4:	bl	407250 <_ZdlPvm@@Base+0x3d4>
  4073d8:	ldr	x8, [sp]
  4073dc:	str	wzr, [x8, #8]
  4073e0:	mov	x9, xzr
  4073e4:	str	x9, [x8]
  4073e8:	str	wzr, [x8, #12]
  4073ec:	b	407440 <_ZdlPvm@@Base+0x5c4>
  4073f0:	ldr	x0, [sp, #16]
  4073f4:	bl	401720 <strlen@plt>
  4073f8:	str	w0, [sp, #12]
  4073fc:	ldr	x8, [sp]
  407400:	ldr	x0, [x8]
  407404:	ldr	w1, [x8, #12]
  407408:	ldr	w2, [sp, #12]
  40740c:	add	x3, x8, #0xc
  407410:	bl	4072fc <_ZdlPvm@@Base+0x480>
  407414:	ldr	x8, [sp]
  407418:	str	x0, [x8]
  40741c:	ldr	w9, [sp, #12]
  407420:	str	w9, [x8, #8]
  407424:	ldr	w9, [x8, #8]
  407428:	cbz	w9, 407440 <_ZdlPvm@@Base+0x5c4>
  40742c:	ldr	x8, [sp]
  407430:	ldr	x0, [x8]
  407434:	ldr	x1, [sp, #16]
  407438:	ldrsw	x2, [x8, #8]
  40743c:	bl	4016d0 <memcpy@plt>
  407440:	ldr	x0, [sp]
  407444:	ldp	x29, x30, [sp, #32]
  407448:	add	sp, sp, #0x30
  40744c:	ret
  407450:	sub	sp, sp, #0x30
  407454:	stp	x29, x30, [sp, #32]
  407458:	add	x29, sp, #0x20
  40745c:	mov	w8, #0x1                   	// #1
  407460:	stur	x0, [x29, #-8]
  407464:	sturb	w1, [x29, #-9]
  407468:	ldur	x9, [x29, #-8]
  40746c:	ldr	x0, [x9]
  407470:	ldr	w1, [x9, #12]
  407474:	add	x3, x9, #0xc
  407478:	mov	w2, w8
  40747c:	str	w8, [sp, #16]
  407480:	str	x9, [sp, #8]
  407484:	bl	4072fc <_ZdlPvm@@Base+0x480>
  407488:	ldr	x9, [sp, #8]
  40748c:	str	x0, [x9]
  407490:	ldr	w8, [sp, #16]
  407494:	str	w8, [x9, #8]
  407498:	ldurb	w10, [x29, #-9]
  40749c:	ldr	x11, [x9]
  4074a0:	strb	w10, [x11]
  4074a4:	mov	x0, x9
  4074a8:	ldp	x29, x30, [sp, #32]
  4074ac:	add	sp, sp, #0x30
  4074b0:	ret
  4074b4:	sub	sp, sp, #0x30
  4074b8:	stp	x29, x30, [sp, #32]
  4074bc:	add	x29, sp, #0x20
  4074c0:	mov	x8, xzr
  4074c4:	stur	x0, [x29, #-8]
  4074c8:	str	x1, [sp, #16]
  4074cc:	ldur	x9, [x29, #-8]
  4074d0:	ldr	x0, [x9]
  4074d4:	ldr	w1, [x9, #12]
  4074d8:	str	x8, [sp, #8]
  4074dc:	str	x9, [sp]
  4074e0:	bl	407250 <_ZdlPvm@@Base+0x3d4>
  4074e4:	ldr	x8, [sp, #16]
  4074e8:	ldr	x8, [x8]
  4074ec:	ldr	x9, [sp]
  4074f0:	str	x8, [x9]
  4074f4:	ldr	x8, [sp, #16]
  4074f8:	ldr	w10, [x8, #8]
  4074fc:	str	w10, [x9, #8]
  407500:	ldr	x8, [sp, #16]
  407504:	ldr	w10, [x8, #12]
  407508:	str	w10, [x9, #12]
  40750c:	ldr	x8, [sp, #16]
  407510:	ldr	x11, [sp, #8]
  407514:	str	x11, [x8]
  407518:	ldr	x8, [sp, #16]
  40751c:	str	wzr, [x8, #8]
  407520:	ldr	x8, [sp, #16]
  407524:	str	wzr, [x8, #12]
  407528:	ldp	x29, x30, [sp, #32]
  40752c:	add	sp, sp, #0x30
  407530:	ret
  407534:	sub	sp, sp, #0x20
  407538:	stp	x29, x30, [sp, #16]
  40753c:	add	x29, sp, #0x10
  407540:	str	x0, [sp, #8]
  407544:	ldr	x8, [sp, #8]
  407548:	ldr	x0, [x8]
  40754c:	ldr	w1, [x8, #12]
  407550:	ldr	w2, [x8, #8]
  407554:	ldr	w9, [x8, #8]
  407558:	add	w3, w9, #0x1
  40755c:	add	x4, x8, #0xc
  407560:	str	x8, [sp]
  407564:	bl	40757c <_ZdlPvm@@Base+0x700>
  407568:	ldr	x8, [sp]
  40756c:	str	x0, [x8]
  407570:	ldp	x29, x30, [sp, #16]
  407574:	add	sp, sp, #0x20
  407578:	ret
  40757c:	sub	sp, sp, #0x50
  407580:	stp	x29, x30, [sp, #64]
  407584:	add	x29, sp, #0x40
  407588:	stur	x0, [x29, #-16]
  40758c:	stur	w1, [x29, #-20]
  407590:	stur	w2, [x29, #-24]
  407594:	stur	w3, [x29, #-28]
  407598:	str	x4, [sp, #24]
  40759c:	ldur	w8, [x29, #-20]
  4075a0:	ldur	w9, [x29, #-28]
  4075a4:	cmp	w8, w9
  4075a8:	b.lt	4075c4 <_ZdlPvm@@Base+0x748>  // b.tstop
  4075ac:	ldur	w8, [x29, #-20]
  4075b0:	ldr	x9, [sp, #24]
  4075b4:	str	w8, [x9]
  4075b8:	ldur	x9, [x29, #-16]
  4075bc:	stur	x9, [x29, #-8]
  4075c0:	b	40765c <_ZdlPvm@@Base+0x7e0>
  4075c4:	ldur	w8, [x29, #-28]
  4075c8:	cbnz	w8, 4075f4 <_ZdlPvm@@Base+0x778>
  4075cc:	ldur	x8, [x29, #-16]
  4075d0:	str	x8, [sp, #8]
  4075d4:	cbz	x8, 4075e0 <_ZdlPvm@@Base+0x764>
  4075d8:	ldr	x0, [sp, #8]
  4075dc:	bl	401940 <_ZdaPv@plt>
  4075e0:	ldr	x8, [sp, #24]
  4075e4:	str	wzr, [x8]
  4075e8:	mov	x8, xzr
  4075ec:	stur	x8, [x29, #-8]
  4075f0:	b	40765c <_ZdlPvm@@Base+0x7e0>
  4075f4:	ldur	w8, [x29, #-28]
  4075f8:	mov	w9, #0x2                   	// #2
  4075fc:	mul	w8, w8, w9
  407600:	ldr	x10, [sp, #24]
  407604:	str	w8, [x10]
  407608:	mov	w0, w8
  40760c:	sxtw	x0, w0
  407610:	bl	4016b0 <_Znam@plt>
  407614:	str	x0, [sp, #16]
  407618:	ldur	w8, [x29, #-24]
  40761c:	ldur	w9, [x29, #-28]
  407620:	cmp	w8, w9
  407624:	b.ge	407640 <_ZdlPvm@@Base+0x7c4>  // b.tcont
  407628:	ldur	w8, [x29, #-24]
  40762c:	cbz	w8, 407640 <_ZdlPvm@@Base+0x7c4>
  407630:	ldr	x0, [sp, #16]
  407634:	ldur	x1, [x29, #-16]
  407638:	ldursw	x2, [x29, #-24]
  40763c:	bl	4016d0 <memcpy@plt>
  407640:	ldur	x8, [x29, #-16]
  407644:	str	x8, [sp]
  407648:	cbz	x8, 407654 <_ZdlPvm@@Base+0x7d8>
  40764c:	ldr	x0, [sp]
  407650:	bl	401940 <_ZdaPv@plt>
  407654:	ldr	x8, [sp, #16]
  407658:	stur	x8, [x29, #-8]
  40765c:	ldur	x0, [x29, #-8]
  407660:	ldp	x29, x30, [sp, #64]
  407664:	add	sp, sp, #0x50
  407668:	ret
  40766c:	sub	sp, sp, #0x30
  407670:	stp	x29, x30, [sp, #32]
  407674:	add	x29, sp, #0x20
  407678:	stur	x0, [x29, #-8]
  40767c:	str	x1, [sp, #16]
  407680:	ldur	x8, [x29, #-8]
  407684:	ldr	x9, [sp, #16]
  407688:	str	x8, [sp]
  40768c:	cbz	x9, 40770c <_ZdlPvm@@Base+0x890>
  407690:	ldr	x0, [sp, #16]
  407694:	bl	401720 <strlen@plt>
  407698:	str	w0, [sp, #12]
  40769c:	ldr	x8, [sp]
  4076a0:	ldr	w9, [x8, #8]
  4076a4:	ldr	w10, [sp, #12]
  4076a8:	add	w9, w9, w10
  4076ac:	str	w9, [sp, #8]
  4076b0:	ldr	w9, [sp, #8]
  4076b4:	ldr	w10, [x8, #12]
  4076b8:	cmp	w9, w10
  4076bc:	b.le	4076e4 <_ZdlPvm@@Base+0x868>
  4076c0:	ldr	x8, [sp]
  4076c4:	ldr	x0, [x8]
  4076c8:	ldr	w1, [x8, #12]
  4076cc:	ldr	w2, [x8, #8]
  4076d0:	ldr	w3, [sp, #8]
  4076d4:	add	x4, x8, #0xc
  4076d8:	bl	40757c <_ZdlPvm@@Base+0x700>
  4076dc:	ldr	x8, [sp]
  4076e0:	str	x0, [x8]
  4076e4:	ldr	x8, [sp]
  4076e8:	ldr	x9, [x8]
  4076ec:	ldrsw	x10, [x8, #8]
  4076f0:	add	x0, x9, x10
  4076f4:	ldr	x1, [sp, #16]
  4076f8:	ldrsw	x2, [sp, #12]
  4076fc:	bl	4016d0 <memcpy@plt>
  407700:	ldr	w11, [sp, #8]
  407704:	ldr	x8, [sp]
  407708:	str	w11, [x8, #8]
  40770c:	ldr	x0, [sp]
  407710:	ldp	x29, x30, [sp, #32]
  407714:	add	sp, sp, #0x30
  407718:	ret
  40771c:	sub	sp, sp, #0x30
  407720:	stp	x29, x30, [sp, #32]
  407724:	add	x29, sp, #0x20
  407728:	stur	x0, [x29, #-8]
  40772c:	str	x1, [sp, #16]
  407730:	ldur	x8, [x29, #-8]
  407734:	ldr	x9, [sp, #16]
  407738:	ldr	w10, [x9, #8]
  40773c:	str	x8, [sp]
  407740:	cbz	w10, 4077c0 <_ZdlPvm@@Base+0x944>
  407744:	ldr	x8, [sp]
  407748:	ldr	w9, [x8, #8]
  40774c:	ldr	x10, [sp, #16]
  407750:	ldr	w11, [x10, #8]
  407754:	add	w9, w9, w11
  407758:	str	w9, [sp, #12]
  40775c:	ldr	w9, [sp, #12]
  407760:	ldr	w11, [x8, #12]
  407764:	cmp	w9, w11
  407768:	b.le	407790 <_ZdlPvm@@Base+0x914>
  40776c:	ldr	x8, [sp]
  407770:	ldr	x0, [x8]
  407774:	ldr	w1, [x8, #12]
  407778:	ldr	w2, [x8, #8]
  40777c:	ldr	w3, [sp, #12]
  407780:	add	x4, x8, #0xc
  407784:	bl	40757c <_ZdlPvm@@Base+0x700>
  407788:	ldr	x8, [sp]
  40778c:	str	x0, [x8]
  407790:	ldr	x8, [sp]
  407794:	ldr	x9, [x8]
  407798:	ldrsw	x10, [x8, #8]
  40779c:	add	x0, x9, x10
  4077a0:	ldr	x9, [sp, #16]
  4077a4:	ldr	x1, [x9]
  4077a8:	ldr	x9, [sp, #16]
  4077ac:	ldrsw	x2, [x9, #8]
  4077b0:	bl	4016d0 <memcpy@plt>
  4077b4:	ldr	w11, [sp, #12]
  4077b8:	ldr	x8, [sp]
  4077bc:	str	w11, [x8, #8]
  4077c0:	ldr	x0, [sp]
  4077c4:	ldp	x29, x30, [sp, #32]
  4077c8:	add	sp, sp, #0x30
  4077cc:	ret
  4077d0:	sub	sp, sp, #0x30
  4077d4:	stp	x29, x30, [sp, #32]
  4077d8:	add	x29, sp, #0x20
  4077dc:	stur	x0, [x29, #-8]
  4077e0:	str	x1, [sp, #16]
  4077e4:	str	w2, [sp, #12]
  4077e8:	ldur	x8, [x29, #-8]
  4077ec:	ldr	w9, [sp, #12]
  4077f0:	cmp	w9, #0x0
  4077f4:	cset	w9, le
  4077f8:	str	x8, [sp]
  4077fc:	tbnz	w9, #0, 407870 <_ZdlPvm@@Base+0x9f4>
  407800:	ldr	x8, [sp]
  407804:	ldr	w9, [x8, #8]
  407808:	ldr	w10, [sp, #12]
  40780c:	add	w9, w9, w10
  407810:	str	w9, [sp, #8]
  407814:	ldr	w9, [sp, #8]
  407818:	ldr	w10, [x8, #12]
  40781c:	cmp	w9, w10
  407820:	b.le	407848 <_ZdlPvm@@Base+0x9cc>
  407824:	ldr	x8, [sp]
  407828:	ldr	x0, [x8]
  40782c:	ldr	w1, [x8, #12]
  407830:	ldr	w2, [x8, #8]
  407834:	ldr	w3, [sp, #8]
  407838:	add	x4, x8, #0xc
  40783c:	bl	40757c <_ZdlPvm@@Base+0x700>
  407840:	ldr	x8, [sp]
  407844:	str	x0, [x8]
  407848:	ldr	x8, [sp]
  40784c:	ldr	x9, [x8]
  407850:	ldrsw	x10, [x8, #8]
  407854:	add	x0, x9, x10
  407858:	ldr	x1, [sp, #16]
  40785c:	ldrsw	x2, [sp, #12]
  407860:	bl	4016d0 <memcpy@plt>
  407864:	ldr	w11, [sp, #8]
  407868:	ldr	x8, [sp]
  40786c:	str	w11, [x8, #8]
  407870:	ldp	x29, x30, [sp, #32]
  407874:	add	sp, sp, #0x30
  407878:	ret
  40787c:	sub	sp, sp, #0x50
  407880:	stp	x29, x30, [sp, #64]
  407884:	add	x29, sp, #0x40
  407888:	stur	x0, [x29, #-8]
  40788c:	stur	x1, [x29, #-16]
  407890:	stur	w2, [x29, #-20]
  407894:	str	x3, [sp, #32]
  407898:	str	w4, [sp, #28]
  40789c:	ldur	x8, [x29, #-8]
  4078a0:	ldur	w9, [x29, #-20]
  4078a4:	cmp	w9, #0x0
  4078a8:	cset	w9, lt  // lt = tstop
  4078ac:	mov	w10, #0x0                   	// #0
  4078b0:	str	x8, [sp, #16]
  4078b4:	str	w10, [sp, #12]
  4078b8:	tbnz	w9, #0, 4078cc <_ZdlPvm@@Base+0xa50>
  4078bc:	ldr	w8, [sp, #28]
  4078c0:	cmp	w8, #0x0
  4078c4:	cset	w8, ge  // ge = tcont
  4078c8:	str	w8, [sp, #12]
  4078cc:	ldr	w8, [sp, #12]
  4078d0:	and	w0, w8, #0x1
  4078d4:	mov	w1, #0xd7                  	// #215
  4078d8:	adrp	x2, 408000 <_ZdlPvm@@Base+0x1184>
  4078dc:	add	x2, x2, #0x9c3
  4078e0:	bl	4042f4 <sqrt@plt+0x2834>
  4078e4:	ldur	w8, [x29, #-20]
  4078e8:	ldr	w9, [sp, #28]
  4078ec:	add	w8, w8, w9
  4078f0:	ldr	x10, [sp, #16]
  4078f4:	str	w8, [x10, #8]
  4078f8:	ldr	w8, [x10, #8]
  4078fc:	cbnz	w8, 407914 <_ZdlPvm@@Base+0xa98>
  407900:	ldr	x8, [sp, #16]
  407904:	str	wzr, [x8, #12]
  407908:	mov	x9, xzr
  40790c:	str	x9, [x8]
  407910:	b	407984 <_ZdlPvm@@Base+0xb08>
  407914:	ldr	x8, [sp, #16]
  407918:	ldr	w0, [x8, #8]
  40791c:	add	x1, x8, #0xc
  407920:	bl	407078 <_ZdlPvm@@Base+0x1fc>
  407924:	ldr	x8, [sp, #16]
  407928:	str	x0, [x8]
  40792c:	ldur	w9, [x29, #-20]
  407930:	cbnz	w9, 40794c <_ZdlPvm@@Base+0xad0>
  407934:	ldr	x8, [sp, #16]
  407938:	ldr	x0, [x8]
  40793c:	ldr	x1, [sp, #32]
  407940:	ldrsw	x2, [sp, #28]
  407944:	bl	4016d0 <memcpy@plt>
  407948:	b	407984 <_ZdlPvm@@Base+0xb08>
  40794c:	ldr	x8, [sp, #16]
  407950:	ldr	x0, [x8]
  407954:	ldur	x1, [x29, #-16]
  407958:	ldursw	x2, [x29, #-20]
  40795c:	bl	4016d0 <memcpy@plt>
  407960:	ldr	w9, [sp, #28]
  407964:	cbz	w9, 407984 <_ZdlPvm@@Base+0xb08>
  407968:	ldr	x8, [sp, #16]
  40796c:	ldr	x9, [x8]
  407970:	ldursw	x10, [x29, #-20]
  407974:	add	x0, x9, x10
  407978:	ldr	x1, [sp, #32]
  40797c:	ldrsw	x2, [sp, #28]
  407980:	bl	4016d0 <memcpy@plt>
  407984:	ldp	x29, x30, [sp, #64]
  407988:	add	sp, sp, #0x50
  40798c:	ret
  407990:	sub	sp, sp, #0x30
  407994:	stp	x29, x30, [sp, #32]
  407998:	add	x29, sp, #0x20
  40799c:	stur	x0, [x29, #-8]
  4079a0:	str	x1, [sp, #16]
  4079a4:	ldur	x8, [x29, #-8]
  4079a8:	ldr	w9, [x8, #8]
  4079ac:	ldr	x8, [sp, #16]
  4079b0:	ldr	w10, [x8, #8]
  4079b4:	cmp	w9, w10
  4079b8:	b.gt	407a04 <_ZdlPvm@@Base+0xb88>
  4079bc:	ldur	x8, [x29, #-8]
  4079c0:	ldr	w9, [x8, #8]
  4079c4:	mov	w10, #0x1                   	// #1
  4079c8:	str	w10, [sp, #12]
  4079cc:	cbz	w9, 4079f8 <_ZdlPvm@@Base+0xb7c>
  4079d0:	ldur	x8, [x29, #-8]
  4079d4:	ldr	x0, [x8]
  4079d8:	ldr	x8, [sp, #16]
  4079dc:	ldr	x1, [x8]
  4079e0:	ldur	x8, [x29, #-8]
  4079e4:	ldrsw	x2, [x8, #8]
  4079e8:	bl	401790 <memcmp@plt>
  4079ec:	cmp	w0, #0x0
  4079f0:	cset	w9, le
  4079f4:	str	w9, [sp, #12]
  4079f8:	ldr	w8, [sp, #12]
  4079fc:	str	w8, [sp, #8]
  407a00:	b	407a48 <_ZdlPvm@@Base+0xbcc>
  407a04:	ldr	x8, [sp, #16]
  407a08:	ldr	w9, [x8, #8]
  407a0c:	mov	w10, #0x0                   	// #0
  407a10:	str	w10, [sp, #4]
  407a14:	cbz	w9, 407a40 <_ZdlPvm@@Base+0xbc4>
  407a18:	ldur	x8, [x29, #-8]
  407a1c:	ldr	x0, [x8]
  407a20:	ldr	x8, [sp, #16]
  407a24:	ldr	x1, [x8]
  407a28:	ldr	x8, [sp, #16]
  407a2c:	ldrsw	x2, [x8, #8]
  407a30:	bl	401790 <memcmp@plt>
  407a34:	cmp	w0, #0x0
  407a38:	cset	w9, lt  // lt = tstop
  407a3c:	str	w9, [sp, #4]
  407a40:	ldr	w8, [sp, #4]
  407a44:	str	w8, [sp, #8]
  407a48:	ldr	w8, [sp, #8]
  407a4c:	and	w0, w8, #0x1
  407a50:	ldp	x29, x30, [sp, #32]
  407a54:	add	sp, sp, #0x30
  407a58:	ret
  407a5c:	sub	sp, sp, #0x30
  407a60:	stp	x29, x30, [sp, #32]
  407a64:	add	x29, sp, #0x20
  407a68:	stur	x0, [x29, #-8]
  407a6c:	str	x1, [sp, #16]
  407a70:	ldur	x8, [x29, #-8]
  407a74:	ldr	w9, [x8, #8]
  407a78:	ldr	x8, [sp, #16]
  407a7c:	ldr	w10, [x8, #8]
  407a80:	cmp	w9, w10
  407a84:	b.ge	407ad0 <_ZdlPvm@@Base+0xc54>  // b.tcont
  407a88:	ldur	x8, [x29, #-8]
  407a8c:	ldr	w9, [x8, #8]
  407a90:	mov	w10, #0x1                   	// #1
  407a94:	str	w10, [sp, #12]
  407a98:	cbz	w9, 407ac4 <_ZdlPvm@@Base+0xc48>
  407a9c:	ldur	x8, [x29, #-8]
  407aa0:	ldr	x0, [x8]
  407aa4:	ldr	x8, [sp, #16]
  407aa8:	ldr	x1, [x8]
  407aac:	ldur	x8, [x29, #-8]
  407ab0:	ldrsw	x2, [x8, #8]
  407ab4:	bl	401790 <memcmp@plt>
  407ab8:	cmp	w0, #0x0
  407abc:	cset	w9, le
  407ac0:	str	w9, [sp, #12]
  407ac4:	ldr	w8, [sp, #12]
  407ac8:	str	w8, [sp, #8]
  407acc:	b	407b14 <_ZdlPvm@@Base+0xc98>
  407ad0:	ldr	x8, [sp, #16]
  407ad4:	ldr	w9, [x8, #8]
  407ad8:	mov	w10, #0x0                   	// #0
  407adc:	str	w10, [sp, #4]
  407ae0:	cbz	w9, 407b0c <_ZdlPvm@@Base+0xc90>
  407ae4:	ldur	x8, [x29, #-8]
  407ae8:	ldr	x0, [x8]
  407aec:	ldr	x8, [sp, #16]
  407af0:	ldr	x1, [x8]
  407af4:	ldr	x8, [sp, #16]
  407af8:	ldrsw	x2, [x8, #8]
  407afc:	bl	401790 <memcmp@plt>
  407b00:	cmp	w0, #0x0
  407b04:	cset	w9, lt  // lt = tstop
  407b08:	str	w9, [sp, #4]
  407b0c:	ldr	w8, [sp, #4]
  407b10:	str	w8, [sp, #8]
  407b14:	ldr	w8, [sp, #8]
  407b18:	and	w0, w8, #0x1
  407b1c:	ldp	x29, x30, [sp, #32]
  407b20:	add	sp, sp, #0x30
  407b24:	ret
  407b28:	sub	sp, sp, #0x30
  407b2c:	stp	x29, x30, [sp, #32]
  407b30:	add	x29, sp, #0x20
  407b34:	stur	x0, [x29, #-8]
  407b38:	str	x1, [sp, #16]
  407b3c:	ldur	x8, [x29, #-8]
  407b40:	ldr	w9, [x8, #8]
  407b44:	ldr	x8, [sp, #16]
  407b48:	ldr	w10, [x8, #8]
  407b4c:	cmp	w9, w10
  407b50:	b.lt	407b9c <_ZdlPvm@@Base+0xd20>  // b.tstop
  407b54:	ldr	x8, [sp, #16]
  407b58:	ldr	w9, [x8, #8]
  407b5c:	mov	w10, #0x1                   	// #1
  407b60:	str	w10, [sp, #12]
  407b64:	cbz	w9, 407b90 <_ZdlPvm@@Base+0xd14>
  407b68:	ldur	x8, [x29, #-8]
  407b6c:	ldr	x0, [x8]
  407b70:	ldr	x8, [sp, #16]
  407b74:	ldr	x1, [x8]
  407b78:	ldr	x8, [sp, #16]
  407b7c:	ldrsw	x2, [x8, #8]
  407b80:	bl	401790 <memcmp@plt>
  407b84:	cmp	w0, #0x0
  407b88:	cset	w9, ge  // ge = tcont
  407b8c:	str	w9, [sp, #12]
  407b90:	ldr	w8, [sp, #12]
  407b94:	str	w8, [sp, #8]
  407b98:	b	407be0 <_ZdlPvm@@Base+0xd64>
  407b9c:	ldur	x8, [x29, #-8]
  407ba0:	ldr	w9, [x8, #8]
  407ba4:	mov	w10, #0x0                   	// #0
  407ba8:	str	w10, [sp, #4]
  407bac:	cbz	w9, 407bd8 <_ZdlPvm@@Base+0xd5c>
  407bb0:	ldur	x8, [x29, #-8]
  407bb4:	ldr	x0, [x8]
  407bb8:	ldr	x8, [sp, #16]
  407bbc:	ldr	x1, [x8]
  407bc0:	ldur	x8, [x29, #-8]
  407bc4:	ldrsw	x2, [x8, #8]
  407bc8:	bl	401790 <memcmp@plt>
  407bcc:	cmp	w0, #0x0
  407bd0:	cset	w9, gt
  407bd4:	str	w9, [sp, #4]
  407bd8:	ldr	w8, [sp, #4]
  407bdc:	str	w8, [sp, #8]
  407be0:	ldr	w8, [sp, #8]
  407be4:	and	w0, w8, #0x1
  407be8:	ldp	x29, x30, [sp, #32]
  407bec:	add	sp, sp, #0x30
  407bf0:	ret
  407bf4:	sub	sp, sp, #0x30
  407bf8:	stp	x29, x30, [sp, #32]
  407bfc:	add	x29, sp, #0x20
  407c00:	stur	x0, [x29, #-8]
  407c04:	str	x1, [sp, #16]
  407c08:	ldur	x8, [x29, #-8]
  407c0c:	ldr	w9, [x8, #8]
  407c10:	ldr	x8, [sp, #16]
  407c14:	ldr	w10, [x8, #8]
  407c18:	cmp	w9, w10
  407c1c:	b.le	407c68 <_ZdlPvm@@Base+0xdec>
  407c20:	ldr	x8, [sp, #16]
  407c24:	ldr	w9, [x8, #8]
  407c28:	mov	w10, #0x1                   	// #1
  407c2c:	str	w10, [sp, #12]
  407c30:	cbz	w9, 407c5c <_ZdlPvm@@Base+0xde0>
  407c34:	ldur	x8, [x29, #-8]
  407c38:	ldr	x0, [x8]
  407c3c:	ldr	x8, [sp, #16]
  407c40:	ldr	x1, [x8]
  407c44:	ldr	x8, [sp, #16]
  407c48:	ldrsw	x2, [x8, #8]
  407c4c:	bl	401790 <memcmp@plt>
  407c50:	cmp	w0, #0x0
  407c54:	cset	w9, ge  // ge = tcont
  407c58:	str	w9, [sp, #12]
  407c5c:	ldr	w8, [sp, #12]
  407c60:	str	w8, [sp, #8]
  407c64:	b	407cac <_ZdlPvm@@Base+0xe30>
  407c68:	ldur	x8, [x29, #-8]
  407c6c:	ldr	w9, [x8, #8]
  407c70:	mov	w10, #0x0                   	// #0
  407c74:	str	w10, [sp, #4]
  407c78:	cbz	w9, 407ca4 <_ZdlPvm@@Base+0xe28>
  407c7c:	ldur	x8, [x29, #-8]
  407c80:	ldr	x0, [x8]
  407c84:	ldr	x8, [sp, #16]
  407c88:	ldr	x1, [x8]
  407c8c:	ldur	x8, [x29, #-8]
  407c90:	ldrsw	x2, [x8, #8]
  407c94:	bl	401790 <memcmp@plt>
  407c98:	cmp	w0, #0x0
  407c9c:	cset	w9, gt
  407ca0:	str	w9, [sp, #4]
  407ca4:	ldr	w8, [sp, #4]
  407ca8:	str	w8, [sp, #8]
  407cac:	ldr	w8, [sp, #8]
  407cb0:	and	w0, w8, #0x1
  407cb4:	ldp	x29, x30, [sp, #32]
  407cb8:	add	sp, sp, #0x30
  407cbc:	ret
  407cc0:	sub	sp, sp, #0x30
  407cc4:	stp	x29, x30, [sp, #32]
  407cc8:	add	x29, sp, #0x20
  407ccc:	mov	w8, #0x107                 	// #263
  407cd0:	adrp	x2, 408000 <_ZdlPvm@@Base+0x1184>
  407cd4:	add	x2, x2, #0x9c3
  407cd8:	stur	x0, [x29, #-8]
  407cdc:	stur	w1, [x29, #-12]
  407ce0:	ldur	x9, [x29, #-8]
  407ce4:	ldur	w10, [x29, #-12]
  407ce8:	cmp	w10, #0x0
  407cec:	cset	w10, ge  // ge = tcont
  407cf0:	and	w0, w10, #0x1
  407cf4:	mov	w1, w8
  407cf8:	str	x9, [sp, #8]
  407cfc:	bl	4042f4 <sqrt@plt+0x2834>
  407d00:	ldur	w8, [x29, #-12]
  407d04:	ldr	x9, [sp, #8]
  407d08:	ldr	w10, [x9, #12]
  407d0c:	cmp	w8, w10
  407d10:	b.le	407d38 <_ZdlPvm@@Base+0xebc>
  407d14:	ldr	x8, [sp, #8]
  407d18:	ldr	x0, [x8]
  407d1c:	ldr	w1, [x8, #12]
  407d20:	ldr	w2, [x8, #8]
  407d24:	ldur	w3, [x29, #-12]
  407d28:	add	x4, x8, #0xc
  407d2c:	bl	40757c <_ZdlPvm@@Base+0x700>
  407d30:	ldr	x8, [sp, #8]
  407d34:	str	x0, [x8]
  407d38:	ldur	w8, [x29, #-12]
  407d3c:	ldr	x9, [sp, #8]
  407d40:	str	w8, [x9, #8]
  407d44:	ldp	x29, x30, [sp, #32]
  407d48:	add	sp, sp, #0x30
  407d4c:	ret
  407d50:	sub	sp, sp, #0x10
  407d54:	str	x0, [sp, #8]
  407d58:	ldr	x8, [sp, #8]
  407d5c:	str	wzr, [x8, #8]
  407d60:	add	sp, sp, #0x10
  407d64:	ret
  407d68:	sub	sp, sp, #0x40
  407d6c:	stp	x29, x30, [sp, #48]
  407d70:	add	x29, sp, #0x30
  407d74:	stur	x0, [x29, #-8]
  407d78:	sturb	w1, [x29, #-9]
  407d7c:	ldur	x8, [x29, #-8]
  407d80:	ldr	x9, [x8]
  407d84:	str	x8, [sp, #16]
  407d88:	cbz	x9, 407da8 <_ZdlPvm@@Base+0xf2c>
  407d8c:	ldr	x8, [sp, #16]
  407d90:	ldr	x0, [x8]
  407d94:	ldurb	w1, [x29, #-9]
  407d98:	ldrsw	x2, [x8, #8]
  407d9c:	bl	401840 <memchr@plt>
  407da0:	str	x0, [sp, #8]
  407da4:	b	407db0 <_ZdlPvm@@Base+0xf34>
  407da8:	mov	x8, xzr
  407dac:	str	x8, [sp, #8]
  407db0:	ldr	x8, [sp, #8]
  407db4:	str	x8, [sp, #24]
  407db8:	ldr	x8, [sp, #24]
  407dbc:	cbz	x8, 407dd8 <_ZdlPvm@@Base+0xf5c>
  407dc0:	ldr	x8, [sp, #24]
  407dc4:	ldr	x9, [sp, #16]
  407dc8:	ldr	x10, [x9]
  407dcc:	subs	x8, x8, x10
  407dd0:	str	x8, [sp]
  407dd4:	b	407de0 <_ZdlPvm@@Base+0xf64>
  407dd8:	mov	x8, #0xffffffffffffffff    	// #-1
  407ddc:	str	x8, [sp]
  407de0:	ldr	x8, [sp]
  407de4:	mov	w0, w8
  407de8:	ldp	x29, x30, [sp, #48]
  407dec:	add	sp, sp, #0x40
  407df0:	ret
  407df4:	sub	sp, sp, #0x40
  407df8:	stp	x29, x30, [sp, #48]
  407dfc:	add	x29, sp, #0x30
  407e00:	stur	x0, [x29, #-8]
  407e04:	ldur	x8, [x29, #-8]
  407e08:	ldr	x9, [x8]
  407e0c:	stur	x9, [x29, #-16]
  407e10:	ldr	w10, [x8, #8]
  407e14:	stur	w10, [x29, #-20]
  407e18:	str	wzr, [sp, #24]
  407e1c:	str	wzr, [sp, #20]
  407e20:	ldr	w8, [sp, #20]
  407e24:	ldur	w9, [x29, #-20]
  407e28:	cmp	w8, w9
  407e2c:	b.ge	407e5c <_ZdlPvm@@Base+0xfe0>  // b.tcont
  407e30:	ldur	x8, [x29, #-16]
  407e34:	ldrsw	x9, [sp, #20]
  407e38:	ldrb	w10, [x8, x9]
  407e3c:	cbnz	w10, 407e4c <_ZdlPvm@@Base+0xfd0>
  407e40:	ldr	w8, [sp, #24]
  407e44:	add	w8, w8, #0x1
  407e48:	str	w8, [sp, #24]
  407e4c:	ldr	w8, [sp, #20]
  407e50:	add	w8, w8, #0x1
  407e54:	str	w8, [sp, #20]
  407e58:	b	407e20 <_ZdlPvm@@Base+0xfa4>
  407e5c:	ldur	w8, [x29, #-20]
  407e60:	add	w8, w8, #0x1
  407e64:	ldr	w9, [sp, #24]
  407e68:	subs	w8, w8, w9
  407e6c:	mov	w0, w8
  407e70:	sxtw	x0, w0
  407e74:	bl	4019c0 <malloc@plt>
  407e78:	str	x0, [sp, #8]
  407e7c:	ldr	x10, [sp, #8]
  407e80:	str	x10, [sp]
  407e84:	str	wzr, [sp, #20]
  407e88:	ldr	w8, [sp, #20]
  407e8c:	ldur	w9, [x29, #-20]
  407e90:	cmp	w8, w9
  407e94:	b.ge	407ed8 <_ZdlPvm@@Base+0x105c>  // b.tcont
  407e98:	ldur	x8, [x29, #-16]
  407e9c:	ldrsw	x9, [sp, #20]
  407ea0:	ldrb	w10, [x8, x9]
  407ea4:	cbz	w10, 407ec8 <_ZdlPvm@@Base+0x104c>
  407ea8:	ldur	x8, [x29, #-16]
  407eac:	ldrsw	x9, [sp, #20]
  407eb0:	add	x8, x8, x9
  407eb4:	ldrb	w10, [x8]
  407eb8:	ldr	x8, [sp]
  407ebc:	add	x9, x8, #0x1
  407ec0:	str	x9, [sp]
  407ec4:	strb	w10, [x8]
  407ec8:	ldr	w8, [sp, #20]
  407ecc:	add	w8, w8, #0x1
  407ed0:	str	w8, [sp, #20]
  407ed4:	b	407e88 <_ZdlPvm@@Base+0x100c>
  407ed8:	ldr	x8, [sp]
  407edc:	mov	w9, #0x0                   	// #0
  407ee0:	strb	w9, [x8]
  407ee4:	ldr	x0, [sp, #8]
  407ee8:	ldp	x29, x30, [sp, #48]
  407eec:	add	sp, sp, #0x40
  407ef0:	ret
  407ef4:	sub	sp, sp, #0x50
  407ef8:	stp	x29, x30, [sp, #64]
  407efc:	add	x29, sp, #0x40
  407f00:	stur	x0, [x29, #-8]
  407f04:	ldur	x8, [x29, #-8]
  407f08:	ldr	w9, [x8, #8]
  407f0c:	subs	w9, w9, #0x1
  407f10:	stur	w9, [x29, #-12]
  407f14:	str	x8, [sp, #24]
  407f18:	ldur	w8, [x29, #-12]
  407f1c:	cmp	w8, #0x0
  407f20:	cset	w8, lt  // lt = tstop
  407f24:	mov	w9, #0x0                   	// #0
  407f28:	str	w9, [sp, #20]
  407f2c:	tbnz	w8, #0, 407f4c <_ZdlPvm@@Base+0x10d0>
  407f30:	ldr	x8, [sp, #24]
  407f34:	ldr	x9, [x8]
  407f38:	ldursw	x10, [x29, #-12]
  407f3c:	ldrb	w11, [x9, x10]
  407f40:	cmp	w11, #0x20
  407f44:	cset	w11, eq  // eq = none
  407f48:	str	w11, [sp, #20]
  407f4c:	ldr	w8, [sp, #20]
  407f50:	tbnz	w8, #0, 407f58 <_ZdlPvm@@Base+0x10dc>
  407f54:	b	407f68 <_ZdlPvm@@Base+0x10ec>
  407f58:	ldur	w8, [x29, #-12]
  407f5c:	subs	w8, w8, #0x1
  407f60:	stur	w8, [x29, #-12]
  407f64:	b	407f18 <_ZdlPvm@@Base+0x109c>
  407f68:	ldr	x8, [sp, #24]
  407f6c:	ldr	x9, [x8]
  407f70:	stur	x9, [x29, #-24]
  407f74:	ldur	w10, [x29, #-12]
  407f78:	cmp	w10, #0x0
  407f7c:	cset	w10, le
  407f80:	tbnz	w10, #0, 407fb0 <_ZdlPvm@@Base+0x1134>
  407f84:	ldur	x8, [x29, #-24]
  407f88:	ldrb	w9, [x8]
  407f8c:	cmp	w9, #0x20
  407f90:	b.ne	407fb0 <_ZdlPvm@@Base+0x1134>  // b.any
  407f94:	ldur	x8, [x29, #-24]
  407f98:	add	x8, x8, #0x1
  407f9c:	stur	x8, [x29, #-24]
  407fa0:	ldur	w9, [x29, #-12]
  407fa4:	subs	w9, w9, #0x1
  407fa8:	stur	w9, [x29, #-12]
  407fac:	b	407f84 <_ZdlPvm@@Base+0x1108>
  407fb0:	ldr	x8, [sp, #24]
  407fb4:	ldr	w9, [x8, #8]
  407fb8:	subs	w9, w9, #0x1
  407fbc:	ldur	w10, [x29, #-12]
  407fc0:	cmp	w9, w10
  407fc4:	b.eq	408068 <_ZdlPvm@@Base+0x11ec>  // b.none
  407fc8:	ldur	w8, [x29, #-12]
  407fcc:	cmp	w8, #0x0
  407fd0:	cset	w8, lt  // lt = tstop
  407fd4:	tbnz	w8, #0, 408030 <_ZdlPvm@@Base+0x11b4>
  407fd8:	ldur	w8, [x29, #-12]
  407fdc:	add	w8, w8, #0x1
  407fe0:	ldr	x9, [sp, #24]
  407fe4:	str	w8, [x9, #8]
  407fe8:	ldrsw	x0, [x9, #12]
  407fec:	bl	4016b0 <_Znam@plt>
  407ff0:	str	x0, [sp, #32]
  407ff4:	ldr	x0, [sp, #32]
  407ff8:	ldur	x1, [x29, #-24]
  407ffc:	ldr	x9, [sp, #24]
  408000:	ldrsw	x2, [x9, #8]
  408004:	bl	4016d0 <memcpy@plt>
  408008:	ldr	x9, [sp, #24]
  40800c:	ldr	x10, [x9]
  408010:	str	x10, [sp, #8]
  408014:	cbz	x10, 408020 <_ZdlPvm@@Base+0x11a4>
  408018:	ldr	x0, [sp, #8]
  40801c:	bl	401940 <_ZdaPv@plt>
  408020:	ldr	x8, [sp, #32]
  408024:	ldr	x9, [sp, #24]
  408028:	str	x8, [x9]
  40802c:	b	408068 <_ZdlPvm@@Base+0x11ec>
  408030:	ldr	x8, [sp, #24]
  408034:	str	wzr, [x8, #8]
  408038:	ldr	x9, [x8]
  40803c:	cbz	x9, 408068 <_ZdlPvm@@Base+0x11ec>
  408040:	ldr	x8, [sp, #24]
  408044:	ldr	x9, [x8]
  408048:	str	x9, [sp]
  40804c:	cbz	x9, 408058 <_ZdlPvm@@Base+0x11dc>
  408050:	ldr	x0, [sp]
  408054:	bl	401940 <_ZdaPv@plt>
  408058:	mov	x8, xzr
  40805c:	ldr	x9, [sp, #24]
  408060:	str	x8, [x9]
  408064:	str	wzr, [x9, #12]
  408068:	ldp	x29, x30, [sp, #64]
  40806c:	add	sp, sp, #0x50
  408070:	ret
  408074:	sub	sp, sp, #0x40
  408078:	stp	x29, x30, [sp, #48]
  40807c:	add	x29, sp, #0x30
  408080:	stur	x0, [x29, #-8]
  408084:	stur	x1, [x29, #-16]
  408088:	ldur	x0, [x29, #-8]
  40808c:	bl	404394 <sqrt@plt+0x28d4>
  408090:	stur	w0, [x29, #-20]
  408094:	ldur	x0, [x29, #-8]
  408098:	bl	4043ac <sqrt@plt+0x28ec>
  40809c:	str	x0, [sp, #16]
  4080a0:	str	wzr, [sp, #12]
  4080a4:	ldr	w8, [sp, #12]
  4080a8:	ldur	w9, [x29, #-20]
  4080ac:	cmp	w8, w9
  4080b0:	b.ge	4080d8 <_ZdlPvm@@Base+0x125c>  // b.tcont
  4080b4:	ldr	x8, [sp, #16]
  4080b8:	ldrsw	x9, [sp, #12]
  4080bc:	ldrb	w0, [x8, x9]
  4080c0:	ldur	x1, [x29, #-16]
  4080c4:	bl	401750 <putc@plt>
  4080c8:	ldr	w8, [sp, #12]
  4080cc:	add	w8, w8, #0x1
  4080d0:	str	w8, [sp, #12]
  4080d4:	b	4080a4 <_ZdlPvm@@Base+0x1228>
  4080d8:	ldp	x29, x30, [sp, #48]
  4080dc:	add	sp, sp, #0x40
  4080e0:	ret
  4080e4:	sub	sp, sp, #0x40
  4080e8:	stp	x29, x30, [sp, #48]
  4080ec:	add	x29, sp, #0x30
  4080f0:	adrp	x9, 41d000 <stderr@@GLIBC_2.17+0x2d80>
  4080f4:	add	x9, x9, #0x80
  4080f8:	adrp	x1, 408000 <_ZdlPvm@@Base+0x1184>
  4080fc:	add	x1, x1, #0x9e0
  408100:	adrp	x10, 407000 <_ZdlPvm@@Base+0x184>
  408104:	add	x10, x10, #0xdc
  408108:	stur	x8, [x29, #-8]
  40810c:	stur	w0, [x29, #-12]
  408110:	ldur	w2, [x29, #-12]
  408114:	mov	x0, x9
  408118:	str	x8, [sp, #24]
  40811c:	str	x9, [sp, #16]
  408120:	str	x10, [sp, #8]
  408124:	bl	401800 <sprintf@plt>
  408128:	ldr	x8, [sp, #24]
  40812c:	mov	x0, x8
  408130:	ldr	x1, [sp, #16]
  408134:	ldr	x9, [sp, #8]
  408138:	blr	x9
  40813c:	ldp	x29, x30, [sp, #48]
  408140:	add	sp, sp, #0x40
  408144:	ret
  408148:	str	x30, [sp, #-16]!
  40814c:	bl	401740 <__cxa_begin_catch@plt>
  408150:	bl	401700 <_ZSt9terminatev@plt>
  408154:	sub	sp, sp, #0x30
  408158:	stp	x29, x30, [sp, #32]
  40815c:	add	x29, sp, #0x20
  408160:	str	x0, [sp, #16]
  408164:	ldr	x8, [sp, #16]
  408168:	cbnz	x8, 408178 <_ZdlPvm@@Base+0x12fc>
  40816c:	mov	x8, xzr
  408170:	stur	x8, [x29, #-8]
  408174:	b	4081a0 <_ZdlPvm@@Base+0x1324>
  408178:	ldr	x0, [sp, #16]
  40817c:	bl	401720 <strlen@plt>
  408180:	add	x0, x0, #0x1
  408184:	bl	4019c0 <malloc@plt>
  408188:	str	x0, [sp, #8]
  40818c:	ldr	x0, [sp, #8]
  408190:	ldr	x1, [sp, #16]
  408194:	bl	4017f0 <strcpy@plt>
  408198:	ldr	x8, [sp, #8]
  40819c:	stur	x8, [x29, #-8]
  4081a0:	ldur	x0, [x29, #-8]
  4081a4:	ldp	x29, x30, [sp, #32]
  4081a8:	add	sp, sp, #0x30
  4081ac:	ret
  4081b0:	stp	x29, x30, [sp, #-64]!
  4081b4:	mov	x29, sp
  4081b8:	stp	x19, x20, [sp, #16]
  4081bc:	adrp	x20, 419000 <_ZdlPvm@@Base+0x12184>
  4081c0:	add	x20, x20, #0xdc0
  4081c4:	stp	x21, x22, [sp, #32]
  4081c8:	adrp	x21, 419000 <_ZdlPvm@@Base+0x12184>
  4081cc:	add	x21, x21, #0xd98
  4081d0:	sub	x20, x20, x21
  4081d4:	mov	w22, w0
  4081d8:	stp	x23, x24, [sp, #48]
  4081dc:	mov	x23, x1
  4081e0:	mov	x24, x2
  4081e4:	bl	401678 <_Znam@plt-0x38>
  4081e8:	cmp	xzr, x20, asr #3
  4081ec:	b.eq	408218 <_ZdlPvm@@Base+0x139c>  // b.none
  4081f0:	asr	x20, x20, #3
  4081f4:	mov	x19, #0x0                   	// #0
  4081f8:	ldr	x3, [x21, x19, lsl #3]
  4081fc:	mov	x2, x24
  408200:	add	x19, x19, #0x1
  408204:	mov	x1, x23
  408208:	mov	w0, w22
  40820c:	blr	x3
  408210:	cmp	x20, x19
  408214:	b.ne	4081f8 <_ZdlPvm@@Base+0x137c>  // b.any
  408218:	ldp	x19, x20, [sp, #16]
  40821c:	ldp	x21, x22, [sp, #32]
  408220:	ldp	x23, x24, [sp, #48]
  408224:	ldp	x29, x30, [sp], #64
  408228:	ret
  40822c:	nop
  408230:	ret

Disassembly of section .fini:

0000000000408234 <.fini>:
  408234:	stp	x29, x30, [sp, #-16]!
  408238:	mov	x29, sp
  40823c:	ldp	x29, x30, [sp], #16
  408240:	ret
