<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: InstrEmitter.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('InstrEmitter_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">InstrEmitter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="InstrEmitter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==--- InstrEmitter.cpp - Emit MachineInstrs for the SelectionDAG class ---==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This implements the Emit routines for the SelectionDAG class, which creates</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// MachineInstrs based on the decisions of the SelectionDAG instruction</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// selection.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="InstrEmitter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   16</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;instr-emitter&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstrEmitter_8h.html">InstrEmitter.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SDNodeDbgValue_8h.html">SDNodeDbgValue.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineConstantPool_8h.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StackMaps_8h.html">llvm/CodeGen/StackMaps.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DataLayout_8h.html">llvm/IR/DataLayout.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/// MinRCSize - Smallest register class we allow when constraining virtual</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// registers.  If satisfying all register class constraints would require</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// using a smaller register class, emit a COPY to a new virtual register</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// instead.</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="InstrEmitter_8cpp.html#abd91164ea6e2a2743f18de68d6f20755">   38</a></span>&#160;<span class="comment"></span><span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="InstrEmitter_8cpp.html#abd91164ea6e2a2743f18de68d6f20755">MinRCSize</a> = 4;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// CountResults - The results of target nodes have register or immediate</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/// operands first, then an optional chain, and optional glue operands (which do</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/// not go into the resulting MachineInstr).</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">   43</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">InstrEmitter::CountResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">getNumValues</a>();</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">while</span> (N &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(N - 1) == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    --N;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordflow">if</span> (N &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(N - 1) == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    --N;    <span class="comment">// Skip over chain result.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;}</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/// countOperands - The inputs to target nodes have any actual inputs first,</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/// followed by an optional chain operand, then an optional glue operand.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/// Compute the number of actual operands that will go into the resulting</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// MachineInstr.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/// Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// the chain and glue. These operands may be implicit on the machine instr.</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="InstrEmitter_8cpp.html#ad63c17e29f648fc3ed1985977c520ae7">   59</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="InstrEmitter_8cpp.html#ad63c17e29f648fc3ed1985977c520ae7">countOperands</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">unsigned</span> NumExpUses,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;NumImpUses) {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>();</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordflow">while</span> (N &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(N - 1).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    --N;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">if</span> (N &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(N - 1).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    --N; <span class="comment">// Ignore chain if it exists.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// Count RegisterSDNode and RegisterMaskSDNode operands for NumImpUses.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  NumImpUses = N - NumExpUses;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = N; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &gt; NumExpUses; --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordflow">if</span> (isa&lt;RegisterMaskSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> - 1)))</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">RN</a> = dyn_cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> - 1)))</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">RN</a>-&gt;getReg()))</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    NumImpUses = N - <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/// implicit physical register output.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;EmitCopyFromReg(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">unsigned</span> ResNo, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                <span class="keywordtype">unsigned</span> SrcReg, <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">unsigned</span> VRBase = 0;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SrcReg)) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// Just use the input register directly!</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op(Node, ResNo);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">if</span> (IsClone)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a269c7b8adcd29645a4f901196fc08806">erase</a>(Op);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a699a66e504b48fdeff124e82f6c61917">insert</a>(std::make_pair(Op, SrcReg)).second;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    assert(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// If the node is only used by a CopyToReg and the dest reg is a vreg, use</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// the CopyToReg&#39;d destination register instead of creating a new vreg.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">bool</span> MatchReg = <span class="keyword">true</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *UseRC = NULL;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa81556eb1fb861c6b57d46e97dae7778">getSimpleValueType</a>(ResNo);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// Stick to the preferred register classes for legal types.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">if</span> (TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a861aaccc0f468493e76c011811548804">isTypeLegal</a>(VT))</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    UseRC = TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">getRegClassFor</a>(VT);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">if</span> (!IsClone &amp;&amp; !IsCloned)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> UI = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">use_begin</a>(), E = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;         UI != E; ++UI) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> = *UI;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="keywordtype">bool</span> Match = <span class="keyword">true</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="keywordflow">if</span> (User-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a> &amp;&amp;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;          User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() == Node &amp;&amp;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;          User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">getResNo</a>() == ResNo) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordtype">unsigned</span> DestReg = cast&lt;RegisterSDNode&gt;(User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(DestReg)) {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;          VRBase = DestReg;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;          Match = <span class="keyword">false</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DestReg != SrcReg)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;          Match = <span class="keyword">false</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = User-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;          <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() != Node || Op.<a class="code" href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">getResNo</a>() != ResNo)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;          <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa81556eb1fb861c6b57d46e97dae7778">getSimpleValueType</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">getResNo</a>());</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;          <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a> || VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;          Match = <span class="keyword">false</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;          <span class="keywordflow">if</span> (User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">isMachineOpcode</a>()) {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(User-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>());</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = 0;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>+II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">getNumDefs</a>() &lt; II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>()) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;              RC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a>(</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">getRegClass</a>(II, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>+II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">getNumDefs</a>(), TRI, *MF));</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            <span class="keywordflow">if</span> (!UseRC)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;              UseRC = RC;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ComRC =</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">getCommonSubClass</a>(UseRC, RC);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;              <span class="comment">// If multiple uses expect disjoint register classes, we emit</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;              <span class="comment">// copies in AddRegisterOperand.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;              <span class="keywordflow">if</span> (ComRC)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                UseRC = ComRC;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;          }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      MatchReg &amp;= Match;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">if</span> (VRBase)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = 0, *DstRC = 0;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  SrcRC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae9aacd409bfca45edfcd7bb432d3f1fe">getMinimalPhysRegClass</a>(SrcReg, VT);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// Figure out the register class to create for the destreg.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span> (VRBase) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    DstRC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(VRBase);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (UseRC) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    assert(UseRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(VT) &amp;&amp; <span class="stringliteral">&quot;Incompatible phys register def and uses!&quot;</span>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    DstRC = UseRC;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    DstRC = TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">getRegClassFor</a>(VT);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// If all uses are reading from the src physical register and copying the</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// register is either impossible or very expensive, then don&#39;t create a copy.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">if</span> (MatchReg &amp;&amp; SrcRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ad38860b2caec87916f92a629e7ff8f65">getCopyCost</a>() &lt; 0) {</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    VRBase = SrcReg;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// Create the reg, emit the copy.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>),</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            VRBase).addReg(SrcReg);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op(Node, ResNo);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (IsClone)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a269c7b8adcd29645a4f901196fc08806">erase</a>(Op);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a699a66e504b48fdeff124e82f6c61917">insert</a>(std::make_pair(Op, VRBase)).second;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  assert(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/// getDstOfCopyToRegUse - If the only use of the specified result number of</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/// node is a CopyToReg, return its destination register. Return 0 otherwise.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> InstrEmitter::getDstOfOnlyCopyToRegUse(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                                <span class="keywordtype">unsigned</span> ResNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">if</span> (!Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a52753947fce3a01b1c18dd4713c587e8">hasOneUse</a>())</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> = *Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">use_begin</a>();</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">if</span> (User-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a> &amp;&amp;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() == Node &amp;&amp;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">getResNo</a>() == ResNo) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = cast&lt;RegisterSDNode&gt;(User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  }</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keywordtype">void</span> InstrEmitter::CreateVirtualRegisters(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                       <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                       <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  assert(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>() != <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a> &amp;&amp;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;         <span class="stringliteral">&quot;IMPLICIT_DEF should have been handled as a special case elsewhere!&quot;</span>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordtype">unsigned</span> NumResults = <a class="code" href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">CountResults</a>(Node);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">getNumDefs</a>(); ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">// If the specific node value is only used by a CopyToReg and the dest reg</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="comment">// is a vreg in the same register class, use the CopyToReg&#39;d destination</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// register instead of creating a new vreg.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordtype">unsigned</span> VRBase = 0;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a>(TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">getRegClass</a>(II, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, TRI, *MF));</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">// If the register class is unknown for the given definition, then try to</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">// infer one from the value type.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">if</span> (!RC &amp;&amp; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumResults)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      RC = TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">getRegClassFor</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa81556eb1fb861c6b57d46e97dae7778">getSimpleValueType</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>));</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">if</span> (II.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].<a class="code" href="classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">isOptionalDef</a>()) {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="comment">// Optional def must be a physical register.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="keywordtype">unsigned</span> NumResults = <a class="code" href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">CountResults</a>(Node);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      VRBase = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>-NumResults))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      assert(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(VRBase));</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(VRBase, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    }</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">if</span> (!VRBase &amp;&amp; !IsClone &amp;&amp; !IsCloned)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> UI = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">use_begin</a>(), E = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>();</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;           UI != E; ++UI) {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> = *UI;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="keywordflow">if</span> (User-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a> &amp;&amp;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() == Node &amp;&amp;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">getResNo</a>() == <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;          <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = cast&lt;RegisterSDNode&gt;(User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegRC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Reg);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            <span class="keywordflow">if</span> (RegRC == RC) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;              VRBase = <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;              MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(VRBase, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;          }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      }</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="comment">// Create the result registers for this node and add the result regs to</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="comment">// the machine instruction.</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">if</span> (VRBase == 0) {</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      assert(RC &amp;&amp; <span class="stringliteral">&quot;Isn&#39;t a register operand!&quot;</span>);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(VRBase, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op(Node, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">if</span> (IsClone)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a269c7b8adcd29645a4f901196fc08806">erase</a>(Op);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a699a66e504b48fdeff124e82f6c61917">insert</a>(std::make_pair(Op, VRBase)).second;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    assert(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  }</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/// getVR - Return the virtual register corresponding to the specified result</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/// of the specified node.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> InstrEmitter::getVR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                             <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#adce97a8c5c2c796db148436a94c43700">isMachineOpcode</a>() &amp;&amp;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">getMachineOpcode</a>() == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a>) {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">// Add an IMPLICIT_DEF instruction before every use.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordtype">unsigned</span> VReg = getDstOfOnlyCopyToRegUse(Op.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), Op.<a class="code" href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">getResNo</a>());</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// IMPLICIT_DEF can produce any type of result so its MCInstrDesc</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">// does not include operand register class info.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">if</span> (!VReg) {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">getRegClassFor</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a8bc8606044f2c3cdb6271c0378e0f9cf">getSimpleValueType</a>());</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      VReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, Op.<a class="code" href="classllvm_1_1SDValue.html#ab1def9e1178c8ee31acc7ef8d257b0ed">getDebugLoc</a>(),</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a>), VReg);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">return</span> VReg;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">find</a>(Op);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  assert(I != VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">end</a>() &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - late&quot;</span>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">return</span> I-&gt;second;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;}</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/// AddRegisterOperand - Add the specified register as an operand to the</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/// specified machine instr. Insert register copies if the register is</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/// not in the required register class.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span><span class="keywordtype">void</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;InstrEmitter::AddRegisterOperand(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                 <span class="keywordtype">unsigned</span> IIOpNum,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *II,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                 <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                 <span class="keywordtype">bool</span> IsDebug, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned) {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  assert(Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a> &amp;&amp;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;         Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> &amp;&amp;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;         <span class="stringliteral">&quot;Chain and glue operands should occur at end of operand list!&quot;</span>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">// Get/emit the operand.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordtype">unsigned</span> VReg = getVR(Op, VRBaseMap);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  assert(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(VReg) &amp;&amp; <span class="stringliteral">&quot;Not a vreg?&quot;</span>);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>();</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordtype">bool</span> isOptDef = IIOpNum &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[IIOpNum].<a class="code" href="classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">isOptionalDef</a>();</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">// If the instruction requires a register in a different class, create</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="comment">// a new virtual register and copy the value into it, but first attempt to</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="comment">// shrink VReg&#39;s register class within reason.  For example, if VReg == GR32</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="comment">// and II requires a GR32_NOSP, just constrain VReg to GR32_NOSP.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">if</span> (II) {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = 0;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">if</span> (IIOpNum &lt; II-&gt;getNumOperands())</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      DstRC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a>(TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">getRegClass</a>(*II,IIOpNum,TRI,*MF));</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">if</span> (DstRC &amp;&amp; !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(VReg, DstRC, <a class="code" href="InstrEmitter_8cpp.html#abd91164ea6e2a2743f18de68d6f20755">MinRCSize</a>)) {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="keywordtype">unsigned</span> NewVReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, Op.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(),</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>), NewVReg).addReg(VReg);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      VReg = NewVReg;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// If this value has only one use, that use is a kill. This is a</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// conservative approximation. InstrEmitter does trivial coalescing</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// with CopyFromReg nodes, so don&#39;t emit kill flags for them.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">// Avoid kill flags on Schedule cloned nodes, since there will be</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">// multiple uses.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="comment">// Tied operands are never killed, so we need to check that. And that</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">// means we need to determine the index of the operand.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordtype">bool</span> isKill = Op.<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>() &amp;&amp;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                Op.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a> &amp;&amp;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                !IsDebug &amp;&amp;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                !(IsClone || IsCloned);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">if</span> (isKill) {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordtype">unsigned</span> Idx = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>();</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">while</span> (Idx &gt; 0 &amp;&amp;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;           MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx-1).<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;           MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx-1).<a class="code" href="classllvm_1_1MachineOperand.html#a40a5d6e03f5bfd15839355a7c39ab3a0">isImplicit</a>())</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      --Idx;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordtype">bool</span> isTied = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(Idx, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) != -1;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">if</span> (isTied)</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      isKill = <span class="keyword">false</span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  }</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(VReg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(isOptDef) | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill) |</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;             <a class="code" href="namespacellvm.html#a99c415088c860bfbf2cefd2f9be84a3d">getDebugRegState</a>(IsDebug));</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;}</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/// AddOperand - Add the specified operand to the specified machine instr.  II</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/// specifies the instruction information for the node, and IIOpNum is the</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/// operand number (in the II) that we are adding.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::AddOperand(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                              <span class="keywordtype">unsigned</span> IIOpNum,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *II,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                              <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                              <span class="keywordtype">bool</span> IsDebug, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned) {</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#adce97a8c5c2c796db148436a94c43700">isMachineOpcode</a>()) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                       IsDebug, IsClone, IsCloned);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = dyn_cast&lt;ConstantSDNode&gt;(Op)) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;getSExtValue());</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = dyn_cast&lt;ConstantFPSDNode&gt;(Op)) {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ab239afeb83ae426bb5a29353644861bb">addFPImm</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getConstantFPValue());</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = dyn_cast&lt;RegisterSDNode&gt;(Op)) {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="comment">// Turn additional physreg operands into implicit uses on non-variadic</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="comment">// instructions. This is used by call and return instructions passing</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="comment">// arguments in registers.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordtype">bool</span> Imp = II &amp;&amp; (IIOpNum &gt;= II-&gt;<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() &amp;&amp; !II-&gt;<a class="code" href="classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718">isVariadic</a>());</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(R-&gt;getReg(), <a class="code" href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">getImplRegState</a>(Imp));</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterMaskSDNode.html">RegisterMaskSDNode</a> *<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a> = dyn_cast&lt;RegisterMaskSDNode&gt;(Op)) {</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9b6c252221bd964b77e852b3c7ea31e2">addRegMask</a>(<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>-&gt;getRegMask());</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *TGA = dyn_cast&lt;GlobalAddressSDNode&gt;(Op)) {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec72fc7a6cc79a1ef53e5d5dbccb846c">addGlobalAddress</a>(TGA-&gt;getGlobal(), TGA-&gt;getOffset(),</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                         TGA-&gt;getTargetFlags());</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1BasicBlockSDNode.html">BasicBlockSDNode</a> *BBNode = dyn_cast&lt;BasicBlockSDNode&gt;(Op)) {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">addMBB</a>(BBNode-&gt;getBasicBlock());</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1FrameIndexSDNode.html">FrameIndexSDNode</a> *FI = dyn_cast&lt;FrameIndexSDNode&gt;(Op)) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a626648c4c0b3a79d0128473f3b72b88d">addFrameIndex</a>(FI-&gt;getIndex());</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1JumpTableSDNode.html">JumpTableSDNode</a> *JT = dyn_cast&lt;JumpTableSDNode&gt;(Op)) {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a92ef0f8e3f77d745859d50b4213a3335">addJumpTableIndex</a>(JT-&gt;getIndex(), JT-&gt;getTargetFlags());</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *CP = dyn_cast&lt;ConstantPoolSDNode&gt;(Op)) {</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordtype">int</span> Offset = CP-&gt;getOffset();</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a> = CP-&gt;getAlignment();</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classllvm_1_1Type.html">Type</a> = CP-&gt;getType();</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="comment">// MachineConstantPool wants an explicit alignment.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordflow">if</span> (Align == 0) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      Align = TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#a5fe259ae8c1f006ddcbca5978442f268">getDataLayout</a>()-&gt;<a class="code" href="classllvm_1_1DataLayout.html#adfb7610cbc23430a7d4077a3cf9c22d3">getPrefTypeAlignment</a>(Type);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      <span class="keywordflow">if</span> (Align == 0) {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <span class="comment">// Alignment of vector types.  FIXME!</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        Align = TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#a5fe259ae8c1f006ddcbca5978442f268">getDataLayout</a>()-&gt;<a class="code" href="classllvm_1_1DataLayout.html#a1d6fcc02e91ba24510aba42660c90e29">getTypeAllocSize</a>(Type);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    }</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordtype">unsigned</span> Idx;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> *MCP = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">getConstantPool</a>();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">if</span> (CP-&gt;isMachineConstantPoolEntry())</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      Idx = MCP-&gt;<a class="code" href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(CP-&gt;getMachineCPVal(), <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      Idx = MCP-&gt;<a class="code" href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(CP-&gt;getConstVal(), <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad59a931df03c79a2ea17009ee2a2f96b">addConstantPoolIndex</a>(Idx, Offset, CP-&gt;getTargetFlags());</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ExternalSymbolSDNode.html">ExternalSymbolSDNode</a> *ES = dyn_cast&lt;ExternalSymbolSDNode&gt;(Op)) {</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ace690c220f3b141bdf98c86635783d8f">addExternalSymbol</a>(ES-&gt;getSymbol(), ES-&gt;getTargetFlags());</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1BlockAddressSDNode.html">BlockAddressSDNode</a> *BA = dyn_cast&lt;BlockAddressSDNode&gt;(Op)) {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4e0cd4d891223b9402568e5386e937d3">addBlockAddress</a>(BA-&gt;getBlockAddress(),</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                        BA-&gt;getOffset(),</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                        BA-&gt;getTargetFlags());</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetIndexSDNode.html">TargetIndexSDNode</a> *TI = dyn_cast&lt;TargetIndexSDNode&gt;(Op)) {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6dab9a22673d6a98b3396fa6c9525b8">addTargetIndex</a>(TI-&gt;getIndex(), TI-&gt;getOffset(), TI-&gt;getTargetFlags());</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    assert(Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a> &amp;&amp;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;           Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> &amp;&amp;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;           <span class="stringliteral">&quot;Chain and glue operands should occur at end of operand list!&quot;</span>);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                       IsDebug, IsClone, IsCloned);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  }</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;}</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="keywordtype">unsigned</span> InstrEmitter::ConstrainForSubReg(<span class="keywordtype">unsigned</span> VReg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                          <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL) {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(VReg);</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">getSubClassWithSubReg</a>(VRC, SubIdx);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="comment">// RC is a sub-class of VRC that supports SubIdx.  Try to constrain VReg</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// within reason.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">if</span> (RC &amp;&amp; RC != VRC)</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    RC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(VReg, RC, <a class="code" href="InstrEmitter_8cpp.html#abd91164ea6e2a2743f18de68d6f20755">MinRCSize</a>);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">// VReg has been adjusted.  It can be used with SubIdx operands now.</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">if</span> (RC)</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">return</span> VReg;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="comment">// VReg couldn&#39;t be reasonably constrained.  Emit a COPY to a new virtual</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="comment">// register instead.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  RC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">getSubClassWithSubReg</a>(TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">getRegClassFor</a>(VT), SubIdx);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  assert(RC &amp;&amp; <span class="stringliteral">&quot;No legal register class for VT supports that SubIdx&quot;</span>);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordtype">unsigned</span> NewReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>), NewReg)</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    .addReg(VReg);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">return</span> NewReg;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;}</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/// EmitSubregNode - Generate machine code for subreg nodes.</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::EmitSubregNode(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                                  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                  <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned) {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordtype">unsigned</span> VRBase = 0;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>();</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">// If the node is only used by a CopyToReg and the dest reg is a vreg, use</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// the CopyToReg&#39;d destination register instead of creating a new vreg.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> UI = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">use_begin</a>(), E = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;       UI != E; ++UI) {</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> = *UI;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span> (User-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a> &amp;&amp;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() == Node) {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <span class="keywordtype">unsigned</span> DestReg = cast&lt;RegisterSDNode&gt;(User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(DestReg)) {</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        VRBase = DestReg;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      }</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    }</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  }</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a84c9fddf3247a349b7f857c1cbb93e2c">TargetOpcode::EXTRACT_SUBREG</a>) {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">// EXTRACT_SUBREG is lowered as %dst = COPY %src:sub.  There are no</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// constraints on the %dst register, COPY can target all legal register</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// classes.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordtype">unsigned</span> SubIdx = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC =</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">getRegClassFor</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa81556eb1fb861c6b57d46e97dae7778">getSimpleValueType</a>(0));</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordtype">unsigned</span> VReg = getVR(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), VRBaseMap);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">getVRegDef</a>(VReg);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordtype">unsigned</span> SrcReg, DstReg, DefSubIdx;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">if</span> (DefMI &amp;&amp;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af49ada178a7a99bdb7efa200612b1aab">isCoalescableExtInstr</a>(*DefMI, SrcReg, DstReg, DefSubIdx) &amp;&amp;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        SubIdx == DefSubIdx &amp;&amp;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        TRC == MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(SrcReg)) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <span class="comment">// Optimize these:</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      <span class="comment">// r1025 = s/zext r1024, 4</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <span class="comment">// r1026 = extract_subreg r1025, 4</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      <span class="comment">// to a copy</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;      <span class="comment">// r1026 = copy r1024</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(TRC);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(),</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>), VRBase).addReg(SrcReg);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a94d3a48b807d71fd89867d73988b08fb">clearKillFlags</a>(SrcReg);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      <span class="comment">// VReg may not support a SubIdx sub-register, and we may need to</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      <span class="comment">// constrain its register class or issue a COPY to a compatible register</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <span class="comment">// class.</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      VReg = ConstrainForSubReg(VReg, SubIdx,</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a8bc8606044f2c3cdb6271c0378e0f9cf">getSimpleValueType</a>(),</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                                Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>());</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <span class="comment">// Create the destreg if it is missing.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="keywordflow">if</span> (VRBase == 0)</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(TRC);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <span class="comment">// Create the extract_subreg machine instruction.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(),</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>), VRBase).addReg(VReg, 0, SubIdx);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    }</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ad3506645ead9c261e97d81544a602848">TargetOpcode::INSERT_SUBREG</a> ||</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;             Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a9a1c30a208eb023907075d28e7ab2f19">TargetOpcode::SUBREG_TO_REG</a>) {</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N2 = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keywordtype">unsigned</span> SubIdx = cast&lt;ConstantSDNode&gt;(N2)-&gt;getZExtValue();</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="comment">// Figure out the register class to create for the destreg.  It should be</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="comment">// the largest legal register class supporting SubIdx sub-registers.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="comment">// RegisterCoalescer will constrain it further if it decides to eliminate</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="comment">// the INSERT_SUBREG instruction.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="comment">//   %dst = INSERT_SUBREG %src, %sub, SubIdx</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="comment">// is lowered by TwoAddressInstructionPass to:</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="comment">//   %dst = COPY %src</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">//   %dst:SubIdx = COPY %sub</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="comment">// There is no constraint on the %src register class.</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC = TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">getRegClassFor</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa81556eb1fb861c6b57d46e97dae7778">getSimpleValueType</a>(0));</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    SRC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">getSubClassWithSubReg</a>(SRC, SubIdx);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    assert(SRC &amp;&amp; <span class="stringliteral">&quot;No register class supports VT and SubIdx for INSERT_SUBREG&quot;</span>);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">if</span> (VRBase == 0 || !SRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">hasSubClassEq</a>(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(VRBase)))</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      VRBase = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(SRC);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">// Create the insert_subreg or subreg_to_reg machine instruction.</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MF, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(Opc), VRBase);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">// If creating a subreg_to_reg, then the first input operand</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="comment">// is an implicit value immediate, otherwise it&#39;s a register</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a9a1c30a208eb023907075d28e7ab2f19">TargetOpcode::SUBREG_TO_REG</a>) {</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *SD = cast&lt;ConstantSDNode&gt;(N0);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SD-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>());</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      AddOperand(MIB, N0, 0, 0, VRBaseMap, <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                 IsClone, IsCloned);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">// Add the subregster being inserted</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    AddOperand(MIB, N1, 0, 0, VRBaseMap, <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;               IsClone, IsCloned);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SubIdx);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a8d02c1e6ef20f42c10d6f4e7234efd61">insert</a>(InsertPos, MIB);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Node is not insert_subreg, extract_subreg, or subreg_to_reg&quot;</span>);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op(Node, 0);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a699a66e504b48fdeff124e82f6c61917">insert</a>(std::make_pair(Op, VRBase)).second;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  assert(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;}</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/// COPY_TO_REGCLASS is just a normal copy, except that the destination</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/// register is constrained to be in a particular register class.</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"></span><span class="keywordtype">void</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;InstrEmitter::EmitCopyToRegClassNode(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                     <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keywordtype">unsigned</span> VReg = getVR(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), VRBaseMap);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="comment">// Create the new VReg in the destination class and emit a copy.</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordtype">unsigned</span> DstRCIdx = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a>(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a>(DstRCIdx));</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordtype">unsigned</span> NewVReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>),</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    NewVReg).addReg(VReg);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op(Node, 0);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a699a66e504b48fdeff124e82f6c61917">insert</a>(std::make_pair(Op, NewVReg)).second;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  assert(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;}</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::EmitRegSequence(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap,</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                  <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned) {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordtype">unsigned</span> DstRCIdx = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a>(DstRCIdx);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordtype">unsigned</span> NewVReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a>(RC));</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MF, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(), II, NewVReg);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>();</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  assert((NumOps &amp; 1) == 1 &amp;&amp;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;         <span class="stringliteral">&quot;REG_SEQUENCE must have an odd number of operands!&quot;</span>);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 1; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NumOps; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &amp; 1) == 0) {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;      <a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a>&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>-1));</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <span class="comment">// Skip physical registers as they don&#39;t have a vreg to get and we&#39;ll</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <span class="comment">// insert copies for them in TwoAddressInstructionPass anyway.</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      <span class="keywordflow">if</span> (!R || !<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(R-&gt;<a class="code" href="classllvm_1_1RegisterSDNode.html#a32d3064d680bb98aeec9cabf85995d31">getReg</a>())) {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        <span class="keywordtype">unsigned</span> SubIdx = cast&lt;ConstantSDNode&gt;(Op)-&gt;getZExtValue();</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        <span class="keywordtype">unsigned</span> SubReg = getVR(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>-1), VRBaseMap);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(SubReg);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC =</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">getMatchingSuperRegClass</a>(RC, TRC, SubIdx);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        <span class="keywordflow">if</span> (SRC &amp;&amp; SRC != RC) {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;          MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(NewVReg, SRC);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;          RC = SRC;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        }</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      }</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    }</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    AddOperand(MIB, Op, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>+1, &amp;II, VRBaseMap, <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;               IsClone, IsCloned);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  }</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a8d02c1e6ef20f42c10d6f4e7234efd61">insert</a>(InsertPos, MIB);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op(Node, 0);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordtype">bool</span> isNew = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a699a66e504b48fdeff124e82f6c61917">insert</a>(std::make_pair(Op, NewVReg)).second;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  (void)isNew; <span class="comment">// Silence compiler warning.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  assert(isNew &amp;&amp; <span class="stringliteral">&quot;Node emitted out of order - early&quot;</span>);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;}</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/// EmitDbgValue - Generate machine instruction for a dbg_value node.</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="classllvm_1_1InstrEmitter.html#af44979adbd28b99923238ffd69d37763">  639</a></span>&#160;<a class="code" href="classllvm_1_1InstrEmitter.html#af44979adbd28b99923238ffd69d37763">InstrEmitter::EmitDbgValue</a>(<a class="code" href="classllvm_1_1SDDbgValue.html">SDDbgValue</a> *SD,</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                           <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  uint64_t Offset = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#ab7e31b377f2afa820ea8b7c6c4da9754">getOffset</a>();</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="classllvm_1_1MDNode.html">MDNode</a>* MDPtr = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#ad7d98982802acfd2c0fd70c49a1558e2">getMDPtr</a>();</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a9783cd380729a7911c0479656dc61d35">getDebugLoc</a>();</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a5fcbd0e146d66637e1a5952b75696d51">getKind</a>() == <a class="code" href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946aceed78c1e3f94afbcc64f29969e03728">SDDbgValue::FRAMEIX</a>) {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="comment">// Stack address; this needs to be lowered in target-dependent fashion.</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="comment">// EmitTargetCodeForFrameDebugValue is responsible for allocation.</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MF, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ad3fe1d0d0fe22d208bcd8712b2ea051a">TargetOpcode::DBG_VALUE</a>))</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        .addFrameIndex(SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#ae0f00d8f56f049af07de1b7565853ea4">getFrameIx</a>()).addImm(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac68a44416cb977887fbd4c4e5297491d">addMetadata</a>(MDPtr);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  }</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="comment">// Otherwise, we&#39;re going to create an instruction here.</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ad3fe1d0d0fe22d208bcd8712b2ea051a">TargetOpcode::DBG_VALUE</a>);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MF, DL, II);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a5fcbd0e146d66637e1a5952b75696d51">getKind</a>() == <a class="code" href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a3705e7d0b881d02c83c898747f67b3ba">SDDbgValue::SDNODE</a>) {</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#aa832f15020e8d8b0831136f8e489e210">getSDNode</a>();</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#ab8fb90b187416e93d2c9c25673ee0acc">getResNo</a>());</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="comment">// It&#39;s possible we replaced this SDNode with other(s) and therefore</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="comment">// didn&#39;t generate code for it.  It&#39;s better to catch these cases where</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="comment">// they happen and transfer the debug info, but trying to guarantee that</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="comment">// in all cases would be very fragile; this is a safeguard for any</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="comment">// that were missed.</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <a class="code" href="classllvm_1_1DenseMapIterator.html">DenseMap&lt;SDValue, unsigned&gt;::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">find</a>(Op);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">if</span> (I==VRBaseMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">end</a>())</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0U);       <span class="comment">// undef</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      AddOperand(MIB, Op, (*MIB).<a class="code" href="classllvm_1_1SDValue.html#a5f0447ef8ec128563ad131b76e5062bd">getNumOperands</a>(), &amp;II, VRBaseMap,</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                 <span class="comment">/*IsDebug=*/</span><span class="keyword">true</span>, <span class="comment">/*IsClone=*/</span><span class="keyword">false</span>, <span class="comment">/*IsCloned=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a5fcbd0e146d66637e1a5952b75696d51">getKind</a>() == <a class="code" href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a4fd0b24b60a5bd94ee80e6a34579065f">SDDbgValue::CONST</a>) {</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V = SD-&gt;<a class="code" href="classllvm_1_1SDDbgValue.html#a5669d506be518e1bcdf8c93f4e65c1a4">getConst</a>();</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *CI = dyn_cast&lt;ConstantInt&gt;(V)) {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <span class="keywordflow">if</span> (CI-&gt;getBitWidth() &gt; 64)</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3749acf6a8909aca7678c7003644a603">addCImm</a>(CI);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CI-&gt;getSExtValue());</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *CF = dyn_cast&lt;ConstantFP&gt;(V)) {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ab239afeb83ae426bb5a29353644861bb">addFPImm</a>(CF);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      <span class="comment">// Could be an Undef.  In any case insert an Undef so we can see what we</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="comment">// dropped.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0U);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    }</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">// Insert an Undef so we can see what we dropped.</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0U);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  }</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordflow">if</span> (Offset != 0) <span class="comment">// Indirect addressing.</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset);</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0U, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa14af644ca4aff07a3768974c824ac9d5">RegState::Debug</a>);</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac68a44416cb977887fbd4c4e5297491d">addMetadata</a>(MDPtr);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keywordflow">return</span> &amp;*MIB;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;}</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/// EmitMachineNode - Generate machine code for a target-specific node and</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/// needed dependencies.</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;EmitMachineNode(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned,</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>();</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="comment">// Handle subreg insert/extract specially</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a84c9fddf3247a349b7f857c1cbb93e2c">TargetOpcode::EXTRACT_SUBREG</a> ||</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ad3506645ead9c261e97d81544a602848">TargetOpcode::INSERT_SUBREG</a> ||</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a9a1c30a208eb023907075d28e7ab2f19">TargetOpcode::SUBREG_TO_REG</a>) {</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    EmitSubregNode(Node, VRBaseMap, IsClone, IsCloned);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  }</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="comment">// Handle COPY_TO_REGCLASS specially.</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ad32233180a0499e8a9d72b83c5098d0a">TargetOpcode::COPY_TO_REGCLASS</a>) {</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    EmitCopyToRegClassNode(Node, VRBaseMap);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  }</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="comment">// Handle REG_SEQUENCE specially.</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>) {</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    EmitRegSequence(Node, VRBaseMap, IsClone, IsCloned);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  }</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">TargetOpcode::IMPLICIT_DEF</a>)</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="comment">// We want a unique VR for each IMPLICIT_DEF use.</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(Opc);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordtype">unsigned</span> NumResults = <a class="code" href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">CountResults</a>(Node);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordtype">unsigned</span> NumDefs = II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">getNumDefs</a>();</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keyword">const</span> uint16_t *ScratchRegs = NULL;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="comment">// Handle PATCHPOINT specially and then use the generic code.</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8acd0cccd396f412a2f6eef00422b3106a">TargetOpcode::PATCHPOINT</a>) {</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aff84cd98daca4f1901020fb99845fcfc">getConstantOperandVal</a>(<a class="code" href="classllvm_1_1PatchPointOpers.html#a43e0f4be558317cc1ab0e1d503414db4a324a51adc0452a062355eff454118979">PatchPointOpers::CCPos</a>);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    NumDefs = NumResults;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    ScratchRegs = TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#a077979553d6a7459e1f52d3efb14585e">getScratchRegisters</a>((<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a>) CC);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordtype">unsigned</span> NumImpUses = 0;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keywordtype">unsigned</span> NodeOperands =</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <a class="code" href="InstrEmitter_8cpp.html#ad63c17e29f648fc3ed1985977c520ae7">countOperands</a>(Node, II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() - NumDefs, NumImpUses);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordtype">bool</span> HasPhysRegOuts = NumResults &gt; NumDefs &amp;&amp; II.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad11fbecb594b25b4763177a2a9cd4dc6">getImplicitDefs</a>()!=0;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordtype">unsigned</span> NumMIOperands = NodeOperands + NumResults;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordflow">if</span> (II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718">isVariadic</a>())</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    assert(NumMIOperands &gt;= II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;           <span class="stringliteral">&quot;Too few operands for a variadic node!&quot;</span>);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    assert(NumMIOperands &gt;= II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;           NumMIOperands &lt;= II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() + II.<a class="code" href="classllvm_1_1MCInstrDesc.html#a99b47dffa2eda9af112416a9c8b93ea4">getNumImplicitDefs</a>() +</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                            NumImpUses &amp;&amp;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;           <span class="stringliteral">&quot;#operands for dag node doesn&#39;t match .td file!&quot;</span>);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="comment">// Create the new machine instruction.</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MF, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(), II);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="comment">// Add result register values for things that are defined by this</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">// instruction.</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">if</span> (NumResults)</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    CreateVirtualRegisters(Node, MIB, II, IsClone, IsCloned, VRBaseMap);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">// Emit all of the actual operands of this instruction, adding them to the</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="comment">// instruction as appropriate.</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordtype">bool</span> HasOptPRefs = NumDefs &gt; NumResults;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  assert((!HasOptPRefs || !HasPhysRegOuts) &amp;&amp;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;         <span class="stringliteral">&quot;Unable to cope with optional defs and phys regs defs!&quot;</span>);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="keywordtype">unsigned</span> NumSkip = HasOptPRefs ? NumDefs - NumResults : 0;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = NumSkip; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NodeOperands; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    AddOperand(MIB, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>), <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>-NumSkip+NumDefs, &amp;II,</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;               VRBaseMap, <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>, IsClone, IsCloned);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="comment">// Add scratch registers as implicit def and early clobber</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordflow">if</span> (ScratchRegs)</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; ScratchRegs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      MIB.addReg(ScratchRegs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a> |</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                                 <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daacf55f329675ba5045a4863c7a018209b">RegState::EarlyClobber</a>);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">// Transfer all of the memory reference descriptions of this instruction.</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  MIB.setMemRefs(cast&lt;MachineSDNode&gt;(Node)-&gt;memoperands_begin(),</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                 cast&lt;MachineSDNode&gt;(Node)-&gt;memoperands_end());</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// Insert the instruction into position in the block. This needs to</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="comment">// happen before any custom inserter hook is called so that the</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">// hook knows where in the block to insert the replacement code.</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a8d02c1e6ef20f42c10d6f4e7234efd61">insert</a>(InsertPos, MIB);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="comment">// The MachineInstr may also define physregs instead of virtregs.  These</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="comment">// physreg values can reach other instructions in different ways:</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="comment">// 1. When there is a use of a Node value beyond the explicitly defined</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="comment">//    virtual registers, we emit a CopyFromReg for one of the implicitly</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="comment">//    defined physregs.  This only happens when HasPhysRegOuts is true.</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="comment">// 2. A CopyFromReg reading a physreg may be glued to this instruction.</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="comment">// 3. A glued instruction may implicitly use a physreg.</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="comment">// 4. A glued instruction may use a RegisterSDNode operand.</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="comment">// Collect all the used physreg defs, and make sure that any unused physreg</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="comment">// defs are marked as dead.</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> UsedRegs;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="comment">// Additional results must be physical register defs.</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordflow">if</span> (HasPhysRegOuts) {</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = NumDefs; i &lt; NumResults; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = II.getImplicitDefs()[i - NumDefs];</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <span class="keywordflow">if</span> (!Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae4cb676e77b9f238058c70faa609a5d7">hasAnyUseOfValue</a>(i))</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <span class="comment">// This implicitly defined physreg has a use.</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      UsedRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;      EmitCopyFromReg(Node, i, IsClone, IsCloned, Reg, VRBaseMap);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    }</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  }</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="comment">// Scan the glue chain for any used physregs.</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keywordflow">if</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">getNumValues</a>()-1) == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>) {</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a3ddfb0141d40123637b19d28fc6efbfd">getGluedUser</a>(); <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>; <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getGluedUser()) {</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>) {</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        UsedRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(cast&lt;RegisterSDNode&gt;(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getOperand(1))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>) {</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        <span class="comment">// Skip CopyToReg nodes that are internal to the glue chain.</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      }</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;      <span class="comment">// Collect declared implicit uses.</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getMachineOpcode());</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      UsedRegs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a669d55980a7d4b6307b94596deeb0b1f">append</a>(MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a7cd8c14f28807f9518168b3c3bdc80ff">getImplicitUses</a>(),</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                      MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a7cd8c14f28807f9518168b3c3bdc80ff">getImplicitUses</a>() + MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa62fd8ef0eb3c930d3a383ec8a2a1135">getNumImplicitUses</a>());</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      <span class="comment">// In addition to declared implicit uses, we must also check for</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      <span class="comment">// direct RegisterSDNode operands.</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getNumOperands(); i != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = dyn_cast&lt;RegisterSDNode&gt;(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getOperand(i))) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;          <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = R-&gt;getReg();</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Reg))</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;            UsedRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        }</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    }</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  }</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="comment">// Finally mark unused registers as dead.</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordflow">if</span> (!UsedRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">empty</a>() || II.getImplicitDefs())</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    MIB-&gt;setPhysRegsDeadExcept(UsedRegs, *TRI);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="comment">// Run post-isel target hook to adjust this instruction if needed.</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#ifdef NDEBUG</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">if</span> (II.hasPostISelHook())</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;#<a class="code" href="lib_2ExecutionEngine_2Interpreter_2CMakeLists_8txt.html#a962303be90bb3c940ff0eabaf27e9997">endif</a></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#aca07be3ac02177b296b44111af460e72">AdjustInstrPostInstrSelection</a>(MIB, Node);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;}</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/// EmitSpecialNode - Generate machine code for a target-independent node and</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/// needed dependencies.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> InstrEmitter::</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;EmitSpecialNode(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">bool</span> IsClone, <span class="keywordtype">bool</span> IsCloned,</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;SDValue, unsigned&gt;</a> &amp;VRBaseMap) {</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">switch</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>()) {</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a535ca517df1b4ae62e75475141e65787">dump</a>();</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;This target-independent node should have been selected!&quot;</span>);</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">ISD::EntryToken</a>:</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;EntryToken should have been excluded from the schedule!&quot;</span>);</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">ISD::MERGE_VALUES</a>:</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>: <span class="comment">// fall thru</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>: {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordtype">unsigned</span> SrcReg;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcVal = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *R = dyn_cast&lt;RegisterSDNode&gt;(SrcVal))</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      SrcReg = R-&gt;getReg();</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      SrcReg = getVR(SrcVal, VRBaseMap);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordtype">unsigned</span> DestReg = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">if</span> (SrcReg == DestReg) <span class="comment">// Coalesced away the copy? Ignore.</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>),</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;            DestReg).addReg(SrcReg);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  }</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>: {</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordtype">unsigned</span> SrcReg = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    EmitCopyFromReg(Node, 0, IsClone, IsCloned, SrcReg, VRBaseMap);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">ISD::EH_LABEL</a>: {</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <a class="code" href="classllvm_1_1MCSymbol.html">MCSymbol</a> *<a class="code" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a> = cast&lt;EHLabelSDNode&gt;(Node)-&gt;getLabel();</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(),</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a4464c39babc8c8afe5055a25af42b548">TargetOpcode::EH_LABEL</a>)).addSym(S);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  }</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">ISD::LIFETIME_START</a>:</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2">ISD::LIFETIME_END</a>: {</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordtype">unsigned</span> TarOp = (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">ISD::LIFETIME_START</a>) ?</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8af10c98f2135d9b475736fb02a9cae767">TargetOpcode::LIFETIME_START</a> : <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a4ff69108429e3c670cfa72f08ad00448">TargetOpcode::LIFETIME_END</a>;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <a class="code" href="classllvm_1_1FrameIndexSDNode.html">FrameIndexSDNode</a> *FI = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1FrameIndexSDNode.html">FrameIndexSDNode</a>&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1));</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(TarOp))</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    .addFrameIndex(FI-&gt;<a class="code" href="classllvm_1_1FrameIndexSDNode.html#a5aac45ac45d860ef2f6f049416c38846">getIndex</a>());</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  }</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">ISD::INLINEASM</a>: {</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="keywordtype">unsigned</span> NumOps = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>();</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">if</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(NumOps-1).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      --NumOps;  <span class="comment">// Ignore the glue operand.</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="comment">// Create the inline asm machine instruction.</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MF, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">getDebugLoc</a>(),</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                      TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ae48b49a3b740bb9162f647640fd19c21">TargetOpcode::INLINEASM</a>));</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="comment">// Add the asm string as an external symbol operand.</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AsmStrV = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(InlineAsm::Op_AsmString);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *AsmStr = cast&lt;ExternalSymbolSDNode&gt;(AsmStrV)-&gt;getSymbol();</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ace690c220f3b141bdf98c86635783d8f">addExternalSymbol</a>(AsmStr);</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="comment">// Add the HasSideEffect, isAlignStack, AsmDialect, MayLoad and MayStore</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="comment">// bits.</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    int64_t ExtraInfo =</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;      cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(InlineAsm::Op_ExtraInfo))-&gt;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                          getZExtValue();</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(ExtraInfo);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="comment">// Remember to operand index of the group flags.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> GroupIdx;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="comment">// Add all of the operand registers to the instruction.</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = InlineAsm::Op_FirstOperand; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NumOps;) {</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a> =</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>))-&gt;getZExtValue();</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumVals = <a class="code" href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">InlineAsm::getNumOperandRegisters</a>(Flags);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      GroupIdx.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>());</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Flags);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;      ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;  <span class="comment">// Skip the ID value.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">InlineAsm::getKind</a>(Flags)) {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Bad flags!&quot;</span>);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        <span class="keywordflow">case</span> InlineAsm::Kind_RegDef:</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> != NumVals; ++<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>, ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;          <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;          <span class="comment">// FIXME: Add dead flags for physical and virtual registers defined.</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;          <span class="comment">// For now, mark physical register defs as implicit to help fast</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;          <span class="comment">// regalloc. This makes inline asm look a lot like calls.</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> |</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                  <a class="code" href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">getImplRegState</a>(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Reg)));</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        }</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      <span class="keywordflow">case</span> InlineAsm::Kind_RegDefEarlyClobber:</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      <span class="keywordflow">case</span> InlineAsm::Kind_Clobber:</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> != NumVals; ++<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>, ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;          <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = cast&lt;RegisterSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>))-&gt;<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daacf55f329675ba5045a4863c7a018209b">RegState::EarlyClobber</a> |</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                  <a class="code" href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">getImplRegState</a>(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Reg)));</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        }</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      <span class="keywordflow">case</span> InlineAsm::Kind_RegUse:  <span class="comment">// Use of register.</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      <span class="keywordflow">case</span> InlineAsm::Kind_Imm:  <span class="comment">// Immediate.</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;      <span class="keywordflow">case</span> InlineAsm::Kind_Mem:  <span class="comment">// Addressing mode.</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;        <span class="comment">// The addressing mode has been selected, just add all of the</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        <span class="comment">// operands to the machine instruction.</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> != NumVals; ++<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>, ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;          AddOperand(MIB, Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>), 0, 0, VRBaseMap,</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                     <span class="comment">/*IsDebug=*/</span><span class="keyword">false</span>, IsClone, IsCloned);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        <span class="comment">// Manually set isTied bits.</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">InlineAsm::getKind</a>(Flags) == InlineAsm::Kind_RegUse) {</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;          <span class="keywordtype">unsigned</span> DefGroup = 0;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1InlineAsm.html#aa61b16dbbaf7183dfd648ad1e12fb21e">InlineAsm::isUseOperandTiedToDef</a>(Flags, DefGroup)) {</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;            <span class="keywordtype">unsigned</span> DefIdx = GroupIdx[DefGroup] + 1;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;            <span class="keywordtype">unsigned</span> UseIdx = GroupIdx.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>() + 1;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> != NumVals; ++<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>)</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;              MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(DefIdx + <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>, UseIdx + <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;          }</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;        }</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;      }</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    }</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="comment">// Get the mdnode from the asm if it exists and add it to the instruction.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MDV = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(InlineAsm::Op_MDNode);</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *MD = cast&lt;MDNodeSDNode&gt;(MDV)-&gt;getMD();</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">if</span> (MD)</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac68a44416cb977887fbd4c4e5297491d">addMetadata</a>(MD);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a8d02c1e6ef20f42c10d6f4e7234efd61">insert</a>(InsertPos, MIB);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  }</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  }</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;}</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">/// at the given position in the given block.</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="classllvm_1_1InstrEmitter.html#a5b0ad9ea150c7cc4d51743ca2038f528"> 1001</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1InstrEmitter.html#a5b0ad9ea150c7cc4d51743ca2038f528">InstrEmitter::InstrEmitter</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *mbb,</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> insertpos)</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  : MF(mbb-&gt;<a class="code" href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a>()),</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    MRI(&amp;MF-&gt;getRegInfo()),</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    TM(&amp;MF-&gt;getTarget()),</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    TII(TM-&gt;getInstrInfo()),</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    TRI(TM-&gt;getRegisterInfo()),</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    TLI(TM-&gt;getTargetLowering()),</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    MBB(mbb), InsertPos(insertpos) {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;}</div><div class="ttc" id="classllvm_1_1SDValue_html_a8bc8606044f2c3cdb6271c0378e0f9cf"><div class="ttname"><a href="classllvm_1_1SDValue.html#a8bc8606044f2c3cdb6271c0378e0f9cf">llvm::SDValue::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType() const </div><div class="ttdoc">Return the simple ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00134">SelectionDAGNodes.h:134</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00140">SIInstrInfo.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a40a5d6e03f5bfd15839355a7c39ab3a0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a40a5d6e03f5bfd15839355a7c39ab3a0">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2">llvm::ISD::LIFETIME_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00637">ISDOpcodes.h:637</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ac68a44416cb977887fbd4c4e5297491d"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ac68a44416cb977887fbd4c4e5297491d">llvm::MachineInstrBuilder::addMetadata</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMetadata(const MDNode *MD) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00171">MachineInstrBuilder.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00236">SmallVector.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html">llvm::MachineConstantPool</a></div><div class="ttdoc">The machine constant pool. </div><div class="ttdef"><b>Definition:</b> <a href="MachineConstantPool_8h_source.html#l00134">MachineConstantPool.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa62fd8ef0eb3c930d3a383ec8a2a1135"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa62fd8ef0eb3c930d3a383ec8a2a1135">llvm::MCInstrDesc::getNumImplicitUses</a></div><div class="ttdeci">unsigned getNumImplicitUses() const </div><div class="ttdoc">Return the number of implicit uses this instruction has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00506">MCInstrDesc.h:506</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPoolSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html">llvm::ConstantPoolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01373">SelectionDAGNodes.h:1373</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad11fbecb594b25b4763177a2a9cd4dc6"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad11fbecb594b25b4763177a2a9cd4dc6">llvm::MCInstrDesc::getImplicitDefs</a></div><div class="ttdeci">const uint16_t * getImplicitDefs() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00523">MCInstrDesc.h:523</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">llvm::MVT::Glue</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00118">ValueTypes.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_ae0f00d8f56f049af07de1b7565853ea4"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#ae0f00d8f56f049af07de1b7565853ea4">llvm::SDDbgValue::getFrameIx</a></div><div class="ttdeci">unsigned getFrameIx()</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00093">SDNodeDbgValue.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae9aacd409bfca45edfcd7bb432d3f1fe"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae9aacd409bfca45edfcd7bb432d3f1fe">llvm::TargetRegisterInfo::getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClass(unsigned Reg, EVT VT=MVT::Other) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00111">TargetRegisterInfo.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1InstrEmitter_html_a5b0ad9ea150c7cc4d51743ca2038f528"><div class="ttname"><a href="classllvm_1_1InstrEmitter.html#a5b0ad9ea150c7cc4d51743ca2038f528">llvm::InstrEmitter::InstrEmitter</a></div><div class="ttdeci">InstrEmitter(MachineBasicBlock *mbb, MachineBasicBlock::iterator insertpos)</div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l01001">InstrEmitter.cpp:1001</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a535ca517df1b4ae62e75475141e65787"><div class="ttname"><a href="classllvm_1_1SDNode.html#a535ca517df1b4ae62e75475141e65787">llvm::SDNode::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdoc">dump - Dump this node, for debugging. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGDumper_8cpp_source.html#l00328">SelectionDAGDumper.cpp:328</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a52753947fce3a01b1c18dd4713c587e8"><div class="ttname"><a href="classllvm_1_1SDNode.html#a52753947fce3a01b1c18dd4713c587e8">llvm::SDNode::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00406">SelectionDAGNodes.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html"><div class="ttname"><a href="classllvm_1_1MCSymbol.html">llvm::MCSymbol</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00033">MCSymbol.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a97b0f24f3e52f030830fca6fbfcbd37d"><div class="ttname"><a href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">llvm::SDValue::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00870">SelectionDAGNodes.h:870</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a99b47dffa2eda9af112416a9c8b93ea4"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a99b47dffa2eda9af112416a9c8b93ea4">llvm::MCInstrDesc::getNumImplicitDefs</a></div><div class="ttdeci">unsigned getNumImplicitDefs() const </div><div class="ttdoc">Return the number of implicit defs this instruct has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00528">MCInstrDesc.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a9d472a8ee447cef18a71beb229d4d252"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const </div><div class="ttdoc">Return the number of MachineOperands that are register definitions. Register definitions always occur...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00104">MachineRegisterInfo.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterSDNode_html_a32d3064d680bb98aeec9cabf85995d31"><div class="ttname"><a href="classllvm_1_1RegisterSDNode.html#a32d3064d680bb98aeec9cabf85995d31">llvm::RegisterSDNode::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01539">SelectionDAGNodes.h:1539</a></div></div>
<div class="ttc" id="namespacellvm_html_a3f2f98c2a67c9e79f58aad9150a62e42"><div class="ttname"><a href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">llvm::dyn_cast</a></div><div class="ttdeci">enable_if_c&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00266">Casting.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a357d2d2aff1f6e1f40dc815cd332bea1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00131">TargetRegisterInfo.h:131</a></div></div>
<div class="ttc" id="DataLayout_8h_html"><div class="ttname"><a href="DataLayout_8h.html">DataLayout.h</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_adfb7610cbc23430a7d4077a3cf9c22d3"><div class="ttname"><a href="classllvm_1_1DataLayout.html#adfb7610cbc23430a7d4077a3cf9c22d3">llvm::DataLayout::getPrefTypeAlignment</a></div><div class="ttdeci">unsigned getPrefTypeAlignment(Type *Ty) const </div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00600">DataLayout.cpp:600</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00534">DenseMap.h:534</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7cd8c14f28807f9518168b3c3bdc80ff"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7cd8c14f28807f9518168b3c3bdc80ff">llvm::MCInstrDesc::getImplicitUses</a></div><div class="ttdeci">const uint16_t * getImplicitUses() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00501">MCInstrDesc.h:501</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a3a76669632041022e6976766a22bd2b0"><div class="ttname"><a href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a></div><div class="ttdeci">return j(j&lt;&lt; 16)</div></div>
<div class="ttc" id="classllvm_1_1TargetIndexSDNode_html"><div class="ttname"><a href="classllvm_1_1TargetIndexSDNode.html">llvm::TargetIndexSDNode</a></div><div class="ttdoc">Completely target-dependent object reference. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01433">SelectionDAGNodes.h:1433</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00369">SelectionDAGNodes.h:369</a></div></div>
<div class="ttc" id="classllvm_1_1InstrEmitter_html_a6a91d391f3b91e549c1514468966f4e6"><div class="ttname"><a href="classllvm_1_1InstrEmitter.html#a6a91d391f3b91e549c1514468966f4e6">llvm::InstrEmitter::CountResults</a></div><div class="ttdeci">static unsigned CountResults(SDNode *Node)</div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l00043">InstrEmitter.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00257">MachineInstr.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_abc5c2f1d47a517373030133c6a102106"><div class="ttname"><a href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00548">SelectionDAGNodes.h:548</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a5f0447ef8ec128563ad131b76e5062bd"><div class="ttname"><a href="classllvm_1_1SDValue.html#a5f0447ef8ec128563ad131b76e5062bd">llvm::SDValue::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00846">SelectionDAGNodes.h:846</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a97605349dfd657633ef8afb8c1afa9a6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">llvm::TargetRegisterInfo::getCommonSubClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSubClass(const TargetRegisterClass *A, const TargetRegisterClass *B) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00171">TargetRegisterInfo.cpp:171</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">MDNode - a tuple of other values. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00073">Metadata.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00554">SelectionDAGNodes.h:554</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1User_html"><div class="ttname"><a href="classllvm_1_1User.html">llvm::User</a></div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00033">User.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_ad7d98982802acfd2c0fd70c49a1558e2"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#ad7d98982802acfd2c0fd70c49a1558e2">llvm::SDDbgValue::getMDPtr</a></div><div class="ttdeci">MDNode * getMDPtr()</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00081">SDNodeDbgValue.h:81</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a904941eb12eefd3ce867ac37f296d718"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718">llvm::MCInstrDesc::isVariadic</a></div><div class="ttdeci">bool isVariadic() const </div><div class="ttdoc">Return true if this instruction can have a variable number of operands. In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present). </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00209">MCInstrDesc.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_aca07be3ac02177b296b44111af460e72"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#aca07be3ac02177b296b44111af460e72">llvm::TargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">virtual void AdjustInstrPostInstrSelection(MachineInstr *MI, SDNode *Node) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8cpp_source.html#l00306">SelectionDAGISel.cpp:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b">llvm::ISD::EntryToken</a></div><div class="ttdoc">EntryToken - This is the marker used to indicate the start of a region. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00045">ISDOpcodes.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aa61b16dbbaf7183dfd648ad1e12fb21e"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aa61b16dbbaf7183dfd648ad1e12fb21e">llvm::InlineAsm::isUseOperandTiedToDef</a></div><div class="ttdeci">static bool isUseOperandTiedToDef(unsigned Flag, unsigned &amp;Idx)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00284">InlineAsm.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a64881a6ca7154fccaeb92cdb1e1e745e"><div class="ttname"><a href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">llvm::SDValue::getResNo</a></div><div class="ttdeci">unsigned getResNo() const </div><div class="ttdoc">get the index which selects a specific result in the SDNode </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00102">SelectionDAGNodes.h:102</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00040">MachineInstrBuilder.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01313">SelectionDAGNodes.h:1313</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00032">MCInstrDesc.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a630d6793e4444e4996dfa80f1fce18c8"><div class="ttname"><a href="classllvm_1_1SDNode.html#a630d6793e4444e4996dfa80f1fce18c8">llvm::SDNode::getDebugLoc</a></div><div class="ttdeci">const DebugLoc getDebugLoc() const </div><div class="ttdoc">getDebugLoc - Return the source location info. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00431">SelectionDAGNodes.h:431</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="InstrEmitter_8cpp_html_abd91164ea6e2a2743f18de68d6f20755"><div class="ttname"><a href="InstrEmitter_8cpp.html#abd91164ea6e2a2743f18de68d6f20755">MinRCSize</a></div><div class="ttdeci">const unsigned MinRCSize</div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l00038">InstrEmitter.cpp:38</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00142">NVPTX.h:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8a4464c39babc8c8afe5055a25af42b548"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a4464c39babc8c8afe5055a25af42b548">llvm::TargetOpcode::EH_LABEL</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00029">TargetOpcodes.h:29</a></div></div>
<div class="ttc" id="MachineConstantPool_8h_html"><div class="ttname"><a href="MachineConstantPool_8h.html">MachineConstantPool.h</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aed0958deb6d25f9fdccd7518e26b50f8"><div class="ttname"><a href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00609">SelectionDAGNodes.h:609</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6e765860317332f714b0f7b447663632"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00559">TargetRegisterInfo.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00146">ISDOpcodes.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00342">MachineRegisterInfo.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa14af644ca4aff07a3768974c824ac9d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa14af644ca4aff07a3768974c824ac9d5">llvm::RegState::Debug</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00037">MachineInstrBuilder.h:37</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a0243a40466e8038a653ed9c1b3c3bc5f"><div class="ttname"><a href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">llvm::SDValue::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00864">SelectionDAGNodes.h:864</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a077979553d6a7459e1f52d3efb14585e"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a077979553d6a7459e1f52d3efb14585e">llvm::TargetLowering::getScratchRegisters</a></div><div class="ttdeci">virtual const uint16_t * getScratchRegisters(CallingConv::ID CC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02077">TargetLowering.h:2077</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00513">ISDOpcodes.h:513</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00265">MachineInstr.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8ad32233180a0499e8a9d72b83c5098d0a"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ad32233180a0499e8a9d72b83c5098d0a">llvm::TargetOpcode::COPY_TO_REGCLASS</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00066">TargetOpcodes.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html">llvm::ConstantFPSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01270">SelectionDAGNodes.h:1270</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a2b4bd51dcaa1891d1455f2163d8a4946aceed78c1e3f94afbcc64f29969e03728"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946aceed78c1e3f94afbcc64f29969e03728">llvm::SDDbgValue::FRAMEIX</a></div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00035">SDNodeDbgValue.h:35</a></div></div>
<div class="ttc" id="SDNodeDbgValue_8h_html"><div class="ttname"><a href="SDNodeDbgValue_8h.html">SDNodeDbgValue.h</a></div></div>
<div class="ttc" id="classllvm_1_1PatchPointOpers_html_a43e0f4be558317cc1ab0e1d503414db4a324a51adc0452a062355eff454118979"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html#a43e0f4be558317cc1ab0e1d503414db4a324a51adc0452a062355eff454118979">llvm::PatchPointOpers::CCPos</a></div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00040">StackMaps.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ab319fc51db27ec95fd50a910c7ccec94"><div class="ttname"><a href="classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00605">SelectionDAGNodes.h:605</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a8a8df4d85555c7954a95f86080cd3b64"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">bool LLVM_ATTRIBUTE_UNUSED_RESULT empty() const </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00056">SmallVector.h:56</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1FrameIndexSDNode_html_a5aac45ac45d860ef2f6f049416c38846"><div class="ttname"><a href="classllvm_1_1FrameIndexSDNode.html#a5aac45ac45d860ef2f6f049416c38846">llvm::FrameIndexSDNode::getIndex</a></div><div class="ttdeci">int getIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01346">SelectionDAGNodes.h:1346</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_ab7e31b377f2afa820ea8b7c6c4da9754"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#ab7e31b377f2afa820ea8b7c6c4da9754">llvm::SDDbgValue::getOffset</a></div><div class="ttdeci">uint64_t getOffset()</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00096">SDNodeDbgValue.h:96</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8a9a1c30a208eb023907075d28e7ab2f19"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a9a1c30a208eb023907075d28e7ab2f19">llvm::TargetOpcode::SUBREG_TO_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00058">TargetOpcodes.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a5669d506be518e1bcdf8c93f4e65c1a4"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a5669d506be518e1bcdf8c93f4e65c1a4">llvm::SDDbgValue::getConst</a></div><div class="ttdeci">const Value * getConst()</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00090">SDNodeDbgValue.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a9e02f92695e5d3efbcaae998f26449ab"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">llvm::TargetRegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00185">TargetRegisterInfo.cpp:185</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="lib_2ExecutionEngine_2Interpreter_2CMakeLists_8txt_html_a962303be90bb3c940ff0eabaf27e9997"><div class="ttname"><a href="lib_2ExecutionEngine_2Interpreter_2CMakeLists_8txt.html#a962303be90bb3c940ff0eabaf27e9997">endif</a></div><div class="ttdeci">endif() add_llvm_library(LLVMInterpreter Execution.cpp ExternalFunctions.cpp Interpreter.cpp) if(LLVM_ENABLE_FFI) target_link_libraries(LLVMInterpreter $</div><div class="ttdef"><b>Definition:</b> <a href="lib_2ExecutionEngine_2Interpreter_2CMakeLists_8txt_source.html#l00007">lib/ExecutionEngine/Interpreter/CMakeLists.txt:7</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00052">MachineRegisterInfo.cpp:52</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00389">MachineInstrBuilder.h:389</a></div></div>
<div class="ttc" id="namespacellvm_html_a99c415088c860bfbf2cefd2f9be84a3d"><div class="ttname"><a href="namespacellvm.html#a99c415088c860bfbf2cefd2f9be84a3d">llvm::getDebugRegState</a></div><div class="ttdeci">unsigned getDebugRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00401">MachineInstrBuilder.h:401</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">llvm::ISD::LIFETIME_START</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00637">ISDOpcodes.h:637</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00383">MachineInstrBuilder.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a3fad042e27ba626acf5366c845b352d3"><div class="ttname"><a href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00105">SelectionDAGNodes.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterSDNode_html"><div class="ttname"><a href="classllvm_1_1RegisterSDNode.html">llvm::RegisterSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01531">SelectionDAGNodes.h:1531</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a861aaccc0f468493e76c011811548804"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a861aaccc0f468493e76c011811548804">llvm::TargetLoweringBase::isTypeLegal</a></div><div class="ttdeci">bool isTypeLegal(EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00285">TargetLowering.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00042">ValueTypes.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01246">SelectionDAGNodes.h:1246</a></div></div>
<div class="ttc" id="classllvm_1_1JumpTableSDNode_html"><div class="ttname"><a href="classllvm_1_1JumpTableSDNode.html">llvm::JumpTableSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01354">SelectionDAGNodes.h:1354</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_acd9e771a3296c6b24146955754620557"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">llvm::SmallVectorTemplateCommon::back</a></div><div class="ttdeci">reference back()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00157">SmallVector.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00033">ValueTypes.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlockSDNode_html"><div class="ttname"><a href="classllvm_1_1BasicBlockSDNode.html">llvm::BasicBlockSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01454">SelectionDAGNodes.h:1454</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00044">Type.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a579137208bd578a8a99b0e46c5bdfb8c"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">llvm::MCOperandInfo::isOptionalDef</a></div><div class="ttdeci">bool isOptionalDef() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00087">MCInstrDesc.h:87</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00232">Constants.h:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daacf55f329675ba5045a4863c7a018209b"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daacf55f329675ba5045a4863c7a018209b">llvm::RegState::EarlyClobber</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00036">MachineInstrBuilder.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_a4437506c56127755bed59ee1b30e95b9"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">llvm::InlineAsm::getNumOperandRegisters</a></div><div class="ttdeci">static unsigned getNumOperandRegisters(unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00278">InlineAsm.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_1_1use__iterator_html"><div class="ttname"><a href="classllvm_1_1SDNode_1_1use__iterator.html">llvm::SDNode::use_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00439">SelectionDAGNodes.h:439</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ac6dab9a22673d6a98b3396fa6c9525b8"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ac6dab9a22673d6a98b3396fa6c9525b8">llvm::MachineInstrBuilder::addTargetIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addTargetIndex(unsigned Idx, int64_t Offset=0, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00116">MachineInstrBuilder.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a9783cd380729a7911c0479656dc61d35"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a9783cd380729a7911c0479656dc61d35">llvm::SDDbgValue::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc()</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00099">SDNodeDbgValue.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1BlockAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1BlockAddressSDNode.html">llvm::BlockAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01562">SelectionDAGNodes.h:1562</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_ae61e5f4b796419c0912a891100b46916"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">llvm::InlineAsm::getKind</a></div><div class="ttdeci">static unsigned getKind(unsigned Flags)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00262">InlineAsm.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a321e37d79af8b4287f8a1dcf9aff9c01"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT &gt;, KeyT, ValueT, KeyInfoT &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00057">DenseMap.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">llvm::NVPTX::PTXCvtMode::RN</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00140">NVPTX.h:140</a></div></div>
<div class="ttc" id="Target_2PowerPC_2README_8txt_html_afc7ca55ad1da67847ecd4b99ef64dc84"><div class="ttname"><a href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a></div><div class="ttdeci">which only computes the address of bar double int Z void if you have a function since the bit double ate up the argument bytes for r4 and r5 The trick then would be to shuffle the argument order for functions we can internalize so that the maximum number of integers pointers get passed in regs before you see any of the fp arguments Instead of implementing it would actually probably be easier to just implement a PPC where we could do whatever we wanted to the CC</div><div class="ttdef"><b>Definition:</b> <a href="Target_2PowerPC_2README_8txt_source.html#l00247">Target/PowerPC/README.txt:247</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a8810bf428dcf84d48f39c8f5ba9a8c94"><div class="ttname"><a href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">llvm::SDNode::use_begin</a></div><div class="ttdeci">use_iterator use_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00496">SelectionDAGNodes.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aa460158a4019a4043faf6ea76344cbd5"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">llvm::MachineFunction::getConstantPool</a></div><div class="ttdeci">MachineConstantPool * getConstantPool()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00192">MachineFunction.h:192</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00223">MachineInstrBuilder.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a669d55980a7d4b6307b94596deeb0b1f"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a669d55980a7d4b6307b94596deeb0b1f">llvm::SmallVectorImpl::append</a></div><div class="ttdeci">void append(in_iter in_start, in_iter in_end)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00445">SmallVector.h:445</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa573a1c4e113a51ce990eac6b25913a0"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">llvm::TargetRegisterInfo::getAllocatableClass</a></div><div class="ttdeci">const TargetRegisterClass * getAllocatableClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00087">TargetRegisterInfo.cpp:87</a></div></div>
<div class="ttc" id="InstrEmitter_8h_html"><div class="ttname"><a href="InstrEmitter_8h.html">InstrEmitter.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8af10c98f2135d9b475736fb02a9cae767"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8af10c98f2135d9b475736fb02a9cae767">llvm::TargetOpcode::LIFETIME_START</a></div><div class="ttdoc">Lifetime markers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00094">TargetOpcodes.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aff84cd98daca4f1901020fb99845fcfc"><div class="ttname"><a href="classllvm_1_1SDNode.html#aff84cd98daca4f1901020fb99845fcfc">llvm::SDNode::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06248">SelectionDAG.cpp:6248</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a406bec242e875c065e0e575effe4c339"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const </div><div class="ttdoc">Returns the value of the specific constraint if it is set. Returns -1 if it is not set...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00156">MCInstrDesc.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">llvm::ISD::EH_LABEL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00518">ISDOpcodes.h:518</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a699a66e504b48fdeff124e82f6c61917"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a699a66e504b48fdeff124e82f6c61917">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT &gt;, KeyT, ValueT, KeyInfoT &gt;::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const std::pair&lt; KeyT, ValueT &gt; &amp;KV)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00153">DenseMap.h:153</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">llvm::ISD::TokenFactor</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00050">ISDOpcodes.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_aa832f15020e8d8b0831136f8e489e210"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#aa832f15020e8d8b0831136f8e489e210">llvm::SDDbgValue::getSDNode</a></div><div class="ttdeci">SDNode * getSDNode()</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00084">SDNodeDbgValue.h:84</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00197">Target/ARM/README.txt:197</a></div></div>
<div class="ttc" id="StackMaps_8h_html"><div class="ttname"><a href="StackMaps_8h.html">StackMaps.h</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">Class for constant integers. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00051">Constants.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1ExternalSymbolSDNode_html"><div class="ttname"><a href="classllvm_1_1ExternalSymbolSDNode.html">llvm::ExternalSymbolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01599">SelectionDAGNodes.h:1599</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_a1d6fcc02e91ba24510aba42660c90e29"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a1d6fcc02e91ba24510aba42660c90e29">llvm::DataLayout::getTypeAllocSize</a></div><div class="ttdeci">uint64_t getTypeAllocSize(Type *Ty) const </div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00326">DataLayout.h:326</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a2b4bd51dcaa1891d1455f2163d8a4946a4fd0b24b60a5bd94ee80e6a34579065f"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a4fd0b24b60a5bd94ee80e6a34579065f">llvm::SDDbgValue::CONST</a></div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00034">SDNodeDbgValue.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a92ef0f8e3f77d745859d50b4213a3335"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a92ef0f8e3f77d745859d50b4213a3335">llvm::MachineInstrBuilder::addJumpTableIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addJumpTableIndex(unsigned Idx, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00123">MachineInstrBuilder.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 8 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a3749acf6a8909aca7678c7003644a603"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3749acf6a8909aca7678c7003644a603">llvm::MachineInstrBuilder::addCImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addCImm(const ConstantInt *Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ab1def9e1178c8ee31acc7ef8d257b0ed"><div class="ttname"><a href="classllvm_1_1SDValue.html#ab1def9e1178c8ee31acc7ef8d257b0ed">llvm::SDValue::getDebugLoc</a></div><div class="ttdeci">const DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00873">SelectionDAGNodes.h:873</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a3ddfb0141d40123637b19d28fc6efbfd"><div class="ttname"><a href="classllvm_1_1SDNode.html#a3ddfb0141d40123637b19d28fc6efbfd">llvm::SDNode::getGluedUser</a></div><div class="ttdeci">SDNode * getGluedUser() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00595">SelectionDAGNodes.h:595</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a269c7b8adcd29645a4f901196fc08806"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a269c7b8adcd29645a4f901196fc08806">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT &gt;, KeyT, ValueT, KeyInfoT &gt;::erase</a></div><div class="ttdeci">bool erase(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00190">DenseMap.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_adce97a8c5c2c796db148436a94c43700"><div class="ttname"><a href="classllvm_1_1SDValue.html#adce97a8c5c2c796db148436a94c43700">llvm::SDValue::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00861">SelectionDAGNodes.h:861</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a626648c4c0b3a79d0128473f3b72b88d"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a626648c4c0b3a79d0128473f3b72b88d">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00104">MachineInstrBuilder.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a71b07ff24aaa94d58e0e7c35551728d5"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">llvm::TargetLoweringBase::getRegClassFor</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClassFor(MVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00258">TargetLowering.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aef02f2c1bd12936a80611b134b24a47d"><div class="ttname"><a href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">llvm::SDNode::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00500">SelectionDAGNodes.h:500</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec72fc7a6cc79a1ef53e5d5dbccb846c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec72fc7a6cc79a1ef53e5d5dbccb846c">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00129">MachineInstrBuilder.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ad38860b2caec87916f92a629e7ff8f65"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ad38860b2caec87916f92a629e7ff8f65">llvm::TargetRegisterClass::getCopyCost</a></div><div class="ttdeci">int getCopyCost() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00096">TargetRegisterInfo.h:96</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterMaskSDNode_html"><div class="ttname"><a href="classllvm_1_1RegisterMaskSDNode.html">llvm::RegisterMaskSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01546">SelectionDAGNodes.h:1546</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8a84c9fddf3247a349b7f857c1cbb93e2c"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a84c9fddf3247a349b7f857c1cbb93e2c">llvm::TargetOpcode::EXTRACT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00041">TargetOpcodes.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a2b4bd51dcaa1891d1455f2163d8a4946a3705e7d0b881d02c83c898747f67b3ba"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a2b4bd51dcaa1891d1455f2163d8a4946a3705e7d0b881d02c83c898747f67b3ba">llvm::SDDbgValue::SDNODE</a></div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00033">SDNodeDbgValue.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae4cb676e77b9f238058c70faa609a5d7"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae4cb676e77b9f238058c70faa609a5d7">llvm::SDNode::hasAnyUseOfValue</a></div><div class="ttdeci">bool hasAnyUseOfValue(unsigned Value) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06138">SelectionDAG.cpp:6138</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_a5fcbd0e146d66637e1a5952b75696d51"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#a5fcbd0e146d66637e1a5952b75696d51">llvm::SDDbgValue::getKind</a></div><div class="ttdeci">DbgValueKind getKind()</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00078">SDNodeDbgValue.h:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8acd0cccd396f412a2f6eef00422b3106a"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8acd0cccd396f412a2f6eef00422b3106a">llvm::TargetOpcode::PATCHPOINT</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00107">TargetOpcodes.h:107</a></div></div>
<div class="ttc" id="InstrEmitter_8cpp_html_ad63c17e29f648fc3ed1985977c520ae7"><div class="ttname"><a href="InstrEmitter_8cpp.html#ad63c17e29f648fc3ed1985977c520ae7">countOperands</a></div><div class="ttdeci">static unsigned countOperands(SDNode *Node, unsigned NumExpUses, unsigned &amp;NumImpUses)</div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l00059">InstrEmitter.cpp:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ace690c220f3b141bdf98c86635783d8f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ace690c220f3b141bdf98c86635783d8f">llvm::MachineInstrBuilder::addExternalSymbol</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addExternalSymbol(const char *FnName, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00136">MachineInstrBuilder.h:136</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a5a91c23866687baf221ce86ff6fde01f">llvm::TargetOpcode::IMPLICIT_DEF</a></div><div class="ttdoc">IMPLICIT_DEF - This is the MachineInstr-level equivalent of undef. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00052">TargetOpcodes.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5fe259ae8c1f006ddcbca5978442f268"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5fe259ae8c1f006ddcbca5978442f268">llvm::TargetMachine::getDataLayout</a></div><div class="ttdeci">virtual const DataLayout * getDataLayout() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00123">Target/TargetMachine.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1FrameIndexSDNode_html"><div class="ttname"><a href="classllvm_1_1FrameIndexSDNode.html">llvm::FrameIndexSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01337">SelectionDAGNodes.h:1337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad59a931df03c79a2ea17009ee2a2f96b"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad59a931df03c79a2ea17009ee2a2f96b">llvm::MachineInstrBuilder::addConstantPoolIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addConstantPoolIndex(unsigned Idx, int Offset=0, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00109">MachineInstrBuilder.h:109</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8ad3fe1d0d0fe22d208bcd8712b2ea051a"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ad3fe1d0d0fe22d208bcd8712b2ea051a">llvm::TargetOpcode::DBG_VALUE</a></div><div class="ttdoc">DBG_VALUE - a mapping of the llvm.dbg.value intrinsic. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00069">TargetOpcodes.h:69</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_html_a664166c0f38130d62cc5de72934946ae"><div class="ttname"><a href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">llvm::getImplRegState</a></div><div class="ttdeci">unsigned getImplRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00386">MachineInstrBuilder.h:386</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a94d3a48b807d71fd89867d73988b08fb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a94d3a48b807d71fd89867d73988b08fb">llvm::MachineRegisterInfo::clearKillFlags</a></div><div class="ttdeci">void clearKillFlags(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00338">MachineRegisterInfo.cpp:338</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00299">AArch64Disassembler.cpp:299</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a8d02c1e6ef20f42c10d6f4e7234efd61"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a8d02c1e6ef20f42c10d6f4e7234efd61">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html_ab8fb90b187416e93d2c9c25673ee0acc"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html#ab8fb90b187416e93d2c9c25673ee0acc">llvm::SDDbgValue::getResNo</a></div><div class="ttdeci">unsigned getResNo()</div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00087">SDNodeDbgValue.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afdb5953dce337bafb4df1acb1125512a"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">llvm::TargetRegisterClass::hasType</a></div><div class="ttdeci">bool hasType(EVT vt) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00104">TargetRegisterInfo.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00151">ISDOpcodes.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a7d2ad4aa4277eb4e1138ff9791c8fbb7"><div class="ttname"><a href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00843">SelectionDAGNodes.h:843</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abf69f92f1977440a4e443a26baeb73c0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00308">MachineRegisterInfo.cpp:308</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ab239afeb83ae426bb5a29353644861bb"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ab239afeb83ae426bb5a29353644861bb">llvm::MachineInstrBuilder::addFPImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFPImm(const ConstantFP *Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00093">MachineInstrBuilder.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapIterator_html"><div class="ttname"><a href="classllvm_1_1DenseMapIterator.html">llvm::DenseMapIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00037">DenseMap.h:37</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_a4bd80d4e433d9f72af26b364036900dc"><div class="ttname"><a href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a></div><div class="ttdeci">static cl::opt&lt; AlignMode &gt; Align(cl::desc(&quot;Load/store alignment support&quot;), cl::Hidden, cl::init(DefaultAlign), cl::values(clEnumValN(DefaultAlign,&quot;arm-default-align&quot;,&quot;Generate unaligned accesses only on hardware/OS &quot;&quot;combinations that are known to support them&quot;), clEnumValN(StrictAlign,&quot;arm-strict-align&quot;,&quot;Disallow all unaligned memory accesses&quot;), clEnumValN(NoStrictAlign,&quot;arm-no-strict-align&quot;,&quot;Allow unaligned memory accesses&quot;), clEnumValEnd))</div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8a4ff69108429e3c670cfa72f08ad00448"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a4ff69108429e3c670cfa72f08ad00448">llvm::TargetOpcode::LIFETIME_END</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00095">TargetOpcodes.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1InstrEmitter_html_af44979adbd28b99923238ffd69d37763"><div class="ttname"><a href="classllvm_1_1InstrEmitter.html#af44979adbd28b99923238ffd69d37763">llvm::InstrEmitter::EmitDbgValue</a></div><div class="ttdeci">MachineInstr * EmitDbgValue(SDDbgValue *SD, DenseMap&lt; SDValue, unsigned &gt; &amp;VRBaseMap)</div><div class="ttdef"><b>Definition:</b> <a href="InstrEmitter_8cpp_source.html#l00639">InstrEmitter.cpp:639</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4031f241d28a0a91266e6d83de2758c7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">llvm::TargetRegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">virtual const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00484">TargetRegisterInfo.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00066">Value.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aa1ec82398ade62414be35d8431c0a33b"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00098">MachineInstrBuilder.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="BasicAliasAnalysis_8cpp_html_a2675de1d8479c7b00387979714da43f7"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a></div><div class="ttdeci">static const Function * getParent(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l00447">BasicAliasAnalysis.cpp:447</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8ad3506645ead9c261e97d81544a602848"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ad3506645ead9c261e97d81544a602848">llvm::TargetOpcode::INSERT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00049">TargetOpcodes.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8ae48b49a3b740bb9162f647640fd19c21"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8ae48b49a3b740bb9162f647640fd19c21">llvm::TargetOpcode::INLINEASM</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00027">TargetOpcodes.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00046">MachineRegisterInfo.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aabf764b704ed905ec6841a8872815bff"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;TID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00040">TargetInstrInfo.cpp:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">llvm::ISD::MERGE_VALUES</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00173">ISDOpcodes.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4e0cd4d891223b9402568e5386e937d3"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4e0cd4d891223b9402568e5386e937d3">llvm::MachineInstrBuilder::addBlockAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addBlockAddress(const BlockAddress *BA, int64_t Offset=0, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00142">MachineInstrBuilder.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9b6c252221bd964b77e852b3c7ea31e2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9b6c252221bd964b77e852b3c7ea31e2">llvm::MachineInstrBuilder::addRegMask</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addRegMask(const uint32_t *Mask) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00149">MachineInstrBuilder.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a21cf94357e53cd1069aba475266fdb63"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT &gt;, KeyT, ValueT, KeyInfoT &gt;::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00108">DenseMap.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00094">SelectionDAGNodes.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aa81556eb1fb861c6b57d46e97dae7778"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa81556eb1fb861c6b57d46e97dae7778">llvm::SDNode::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType(unsigned ResNo) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00616">SelectionDAGNodes.h:616</a></div></div>
<div class="ttc" id="classllvm_1_1SDDbgValue_html"><div class="ttname"><a href="classllvm_1_1SDDbgValue.html">llvm::SDDbgValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SDNodeDbgValue_8h_source.html#l00030">SDNodeDbgValue.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af49ada178a7a99bdb7efa200612b1aab"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af49ada178a7a99bdb7efa200612b1aab">llvm::TargetInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">virtual bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00113">TargetInstrInfo.h:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html_ad9e4b5817af07b8be3f3ccf9d08df771"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">llvm::MachineConstantPool::getConstantPoolIndex</a></div><div class="ttdeci">unsigned getConstantPoolIndex(const Constant *C, unsigned Alignment)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00865">MachineFunction.cpp:865</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7ef138746b04be6d07091b9ba49d74da"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00384">SelectionDAGNodes.h:384</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00389">SelectionDAGNodes.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a1e9365c991dd55e65e9d5ab5653812e4"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01257">SelectionDAGNodes.h:1257</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa37e31e5df481d2f8a6f9f022886cf5e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">llvm::MachineInstr::tieOperands</a></div><div class="ttdeci">void tieOperands(unsigned DefIdx, unsigned UseIdx)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01112">MachineInstr.cpp:1112</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:59:03 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
