//===- HexagonMemToLLVMPass.cpp - HexagonMem to LLVM Pass -----------------===//
//
// Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
// SPDX-License-Identifier: BSD-3-Clause.
// For more license information:
//   https://github.com/qualcomm/hexagon-mlir/LICENSE.txt
//
//===----------------------------------------------------------------------===//
//
// This file implements a pass to convert HexagonMem dialect to LLVM dialect.
//===----------------------------------------------------------------------===//

#include "hexagon/Common/Common.h"
#include "hexagon/Conversion/HexagonMemToLLVM/HexagonMemExternalFnNames.h"
#include "hexagon/Conversion/HexagonMemToLLVM/HexagonMemToLLVM.h"
#include "hexagon/Conversion/HexagonMemToLLVM/Passes.h"
#include "hexagon/Conversion/LinalgToLLVM/LinalgToLLVM.h"
#include "hexagon/Dialect/HexagonMem/IR/HexagonMemDialect.h"
#include "mlir/Analysis/DataLayoutAnalysis.h"
#include "mlir/Conversion/ConvertToLLVM/ToLLVMInterface.h"
#include "mlir/Conversion/LLVMCommon/ConversionTarget.h"
#include "mlir/Conversion/LLVMCommon/MemRefBuilder.h"
#include "mlir/Conversion/LLVMCommon/Pattern.h"
#include "mlir/Conversion/LLVMCommon/TypeConverter.h"
#include "mlir/Conversion/Passes.h"
#include "mlir/Dialect/Affine/Utils.h"
#include "mlir/Dialect/LLVMIR/FunctionCallUtils.h"
#include "mlir/Dialect/LLVMIR/LLVMDialect.h"
#include "mlir/Dialect/LLVMIR/LLVMTypes.h"
#include "mlir/Dialect/MemRef/IR/MemRef.h"
#include "mlir/Dialect/MemRef/Transforms/Passes.h"
#include "mlir/Dialect/MemRef/Utils/MemRefUtils.h"
#include "mlir/IR/Builders.h"
#include "mlir/IR/BuiltinAttributes.h"
#include "mlir/IR/BuiltinTypes.h"
#include "mlir/IR/IRMapping.h"
#include "mlir/IR/OpDefinition.h"
#include "mlir/Pass/Pass.h"
#include "mlir/Pass/PassManager.h"
#include "mlir/Support/LLVM.h"
#include "mlir/Transforms/Passes.h"
#include "llvm/Support/Debug.h"

#define DEBUG_TYPE "hexagonmem-to-llvm"

#define DBGS() (llvm::dbgs() << '[' << DEBUG_TYPE << "] ")
#define DBG(X) LLVM_DEBUG(DBGS() << X << "\n")

using namespace mlir;
using namespace mlir::hexagonmem;

#define GEN_PASS_DEF_HEXAGONMEMTOLLVM
#include "hexagon/Conversion/HexagonMemToLLVM/Passes.h.inc"
#undef GEN_PASS_DEF_HEXAGONMEMTOLLVM

namespace {

/// This defines the default crouton size used for the crouton type. This needs
/// to be updated if the crouton type is modified to specific the size as part
/// of its parameters
constexpr size_t DEFAULT_CROUTON_SIZE = 2048;

static LLVM::LLVMPointerType getPtrTy(MLIRContext *context) {
  return LLVM::LLVMPointerType::get(context);
}

static LLVM::LLVMVoidType getVoidTy(MLIRContext *context) {
  return LLVM::LLVMVoidType::get(context);
}

static LLVM::ConstantOp getI32Constant(ConversionPatternRewriter &rewriter,
                                       Location loc, int64_t val) {
  Type paramTy = rewriter.getI32Type();
  return LLVM::ConstantOp::create(rewriter, loc, paramTy, val);
}

static int64_t getAllocationSize(crouton::CroutonType cTy) {
  return cTy.getNumElements();
}

static int64_t getAllocationSize(MemRefType cTy) {
  return cTy.getNumElements() * cTy.getElementTypeBitWidth() / 8;
}

static Value computeAllocationSize(MemRefType type,
                                   ConversionPatternRewriter &rewriter,
                                   MemRefDescriptor desc, Location loc,
                                   Type indexType, Value sizeInBytes) {

  if (type.hasStaticShape()) {
    auto size = getAllocationSize(type);
    return getI32Constant(rewriter, loc, size);
  }

  // Compute number of elements.
  Value numElements = LLVM::ConstantOp::create(rewriter, loc, indexType,
                                               rewriter.getIndexAttr(1));
  for (int pos = 0; pos < type.getRank(); ++pos) {
    auto size = desc.size(rewriter, loc, pos);
    numElements = LLVM::MulOp::create(rewriter, loc, numElements, size);
  }
  Value totalSize =
      LLVM::MulOp::create(rewriter, loc, numElements, sizeInBytes);
  Value sizeI32 =
      LLVM::TruncOp::create(rewriter, loc, rewriter.getI32Type(), totalSize);
  return sizeI32;
}

/// the 2 runtime call prototypes are :
/// void* (size_t bytes, bool isVtcm) for memref type
/// void* (size_t numBlocks, size_t blockSize, bool isVtcm) for crouton type
static FailureOr<LLVM::LLVMFuncOp>
getAllocFn(Operation *module, StringRef fnName,
           ConversionPatternRewriter &rewriter, bool isCroutonType) {
  MLIRContext *context = module->getContext();
  FailureOr<LLVM::LLVMFuncOp> funcOp;

  if (isCroutonType)
    funcOp =
        LLVM::lookupOrCreateFn(rewriter, module, fnName,
                               {rewriter.getI32Type(), rewriter.getI32Type(),
                                rewriter.getI64Type(), rewriter.getI1Type()},
                               getPtrTy(context));
  else
    funcOp = LLVM::lookupOrCreateFn(
        rewriter, module, fnName,
        {rewriter.getI32Type(), rewriter.getI64Type(), rewriter.getI1Type()},
        getPtrTy(context));

  if (succeeded(funcOp)) {
    // Mark function as having side effects to prevent LLVM optimizer
    // from removing or inlining these calls inappropriately.
    (*funcOp)->setAttr(
        "passthrough",
        rewriter.getArrayAttr({rewriter.getStringAttr("noinline"),
                               rewriter.getStringAttr("willreturn")}));
  }

  return funcOp;
}

/// Both memref and crouton type dealloc just need the pointer
/// void(void *ptr) for memref type
static FailureOr<LLVM::LLVMFuncOp>
getDeallocFn(ModuleOp module, StringRef fnName,
             ConversionPatternRewriter &rewriter) {
  MLIRContext *context = module->getContext();
  auto funcOp = LLVM::lookupOrCreateFn(rewriter, module, fnName,
                                       {getPtrTy(context)}, getVoidTy(context));

  if (succeeded(funcOp)) {
    // Mark function as having side effects to prevent LLVM O3 optimizer
    // from removing dealloc calls as dead code.
    // Without these attributes, LLVM sees the function as having no side
    // effects and removes all calls during optimization.
    (*funcOp)->setAttr(
        "passthrough",
        rewriter.getArrayAttr({rewriter.getStringAttr("noinline"),
                               rewriter.getStringAttr("willreturn")}));
  }

  return funcOp;
}

/// Common code to determine the type used and it's memory space
template <typename AllocDeallocOp>
std::tuple<LogicalResult, bool, bool>
computeTypeInfo(AllocDeallocOp op, ConversionPatternRewriter &rewriter,
                bool isAlloc) {
  auto type = op.getBuffer().getType();
  bool isInVtcm = false;
  bool isCroutonType = true;
  if (auto croutonType = mlir::dyn_cast<crouton::CroutonType>(type)) {
    isInVtcm = croutonType.getVtcm().getValue();
  } else if (auto memrefType = mlir::dyn_cast<MemRefType>(type)) {
    isCroutonType = false;
    isInVtcm = hexagon::isInVTCMAddressSpace(memrefType);
  } else {
    llvm::errs() << "Invalid type passed to hexagonmem.alloc\n";
    return {failure(), isInVtcm, isCroutonType};
  }

  return {success(), isInVtcm, isCroutonType};
}

//===----------------------------------------------------------------------===//
// Lower hexagonmem::AllocOp
//===----------------------------------------------------------------------===//

struct LowerAlloc : public ConvertOpToLLVMPattern<hexagonmem::AllocOp> {
  using ConvertOpToLLVMPattern<hexagonmem::AllocOp>::ConvertOpToLLVMPattern;

private:
  std::string deviceType;

public:
  explicit LowerAlloc(LLVMTypeConverter &converter, const std::string &devType)
      : ConvertOpToLLVMPattern<hexagonmem::AllocOp>(converter),
        deviceType(devType) {}

  /// Lower `hexagonmem.alloc` to `llvm.call @hexagon_runtime_alloc_1d/2d` call
  LogicalResult matchAndRewrite(hexagonmem::AllocOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const {
    auto [result, isInVtcm, isCroutonType] =
        computeTypeInfo<hexagonmem::AllocOp>(op, rewriter,
                                             /* isAlloc */ true);

    if (failed(result))
      return result;

    auto loc = op->getLoc();
    auto type = op.getBuffer().getType();

    // Replace "hexagonmem.alloc" with "memref.alloc" for flat DDR allocations
    if (!isInVtcm && !isCroutonType) {
      rewriter.replaceOpWithNewOp<memref::AllocOp>(
          op, mlir::cast<MemRefType>(type));
      return success();
    }

    Value alignmentValue;
    auto alignmentAttr = op.getAlignment();
    Type indexType = getIndexType();
    alignmentValue =
        createIndexAttrConstant(rewriter, loc, indexType, alignmentAttr);

    auto allocFnName = getAllocFnName(isCroutonType, deviceType);
    FailureOr<LLVM::LLVMFuncOp> funcOp =
        getAllocFn(op->getParentWithTrait<OpTrait::SymbolTable>(), allocFnName,
                   rewriter, isCroutonType);
    if (failed(funcOp))
      return failure();

    Value isInVtcmValue =
        LLVM::ConstantOp::create(rewriter, loc, rewriter.getI1Type(), isInVtcm);

    if (isCroutonType) {
      crouton::CroutonType croutonType = mlir::cast<crouton::CroutonType>(type);
      Value size =
          getI32Constant(rewriter, loc, getAllocationSize(croutonType));
      Value blockSizeValue =
          getI32Constant(rewriter, loc, DEFAULT_CROUTON_SIZE);
      rewriter.replaceOpWithNewOp<LLVM::CallOp>(
          op, funcOp.value(),
          ValueRange({size, blockSizeValue, alignmentValue, isInVtcmValue}));
    } else {
      auto origMemRefType = mlir::cast<MemRefType>(type);
      auto memRefType = mlir::affine::normalizeMemRefType(origMemRefType);
      Value size;

      // Get actual sizes of the memref as values: static sizes are constant
      // values and dynamic sizes are passed to 'alloc' as operands.  In case of
      // zero-dimensional memref, assume a scalar (size 1).
      SmallVector<Value, 4> sizes;
      SmallVector<Value, 4> strides;
      Value sizeAsI32;
      this->getMemRefDescriptorSizes(loc, memRefType, adaptor.getOperands(),
                                     rewriter, sizes, strides, size,
                                     /* sizeInBytes */ true);
      sizeAsI32 = LLVM::TruncOp::create(rewriter, loc,
                                        rewriter.getIntegerType(32), size);
      mlir::LLVM::CallOp callOp = LLVM::CallOp::create(
          rewriter, loc, funcOp.value(),
          ValueRange({sizeAsI32, alignmentValue, isInVtcmValue}));
      auto memRefDescriptor = this->createMemRefDescriptor(
          loc, memRefType, callOp.getResult(), callOp.getResult(), sizes,
          strides, rewriter);
      rewriter.replaceOp(op, {memRefDescriptor});
    }

    return success();
  }
};

//===----------------------------------------------------------------------===//
// Lower hexagonmem::DeallocOp
//===----------------------------------------------------------------------===//

struct LowerDealloc : public ConvertOpToLLVMPattern<hexagonmem::DeallocOp> {
  using ConvertOpToLLVMPattern<hexagonmem::DeallocOp>::ConvertOpToLLVMPattern;

private:
  std::string deviceType;

public:
  explicit LowerDealloc(LLVMTypeConverter &converter,
                        const std::string &devType)
      : ConvertOpToLLVMPattern<hexagonmem::DeallocOp>(converter),
        deviceType(devType) {}
  /// Lower `hexagonmem.dealloc` to `llvm.call @hexagon_runtime_free_1d/2d` call
  LogicalResult matchAndRewrite(hexagonmem::DeallocOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const {
    auto [result, isInVtcm, isCroutonType] =
        computeTypeInfo<hexagonmem::DeallocOp>(op, rewriter,
                                               /* isAlloc */ false);

    if (failed(result))
      return result;

    auto loc = op->getLoc();
    auto module = op->getParentOfType<ModuleOp>();

    // Replace "hexagonmem.dealloc" with "memref.dealloc" for flat DDR
    // allocations
    if (!isInVtcm && !isCroutonType) {
      rewriter.replaceOpWithNewOp<memref::DeallocOp>(op, op.getBuffer());
      return success();
    }

    auto deallocFnName = getDeallocFnName(isCroutonType, deviceType);
    FailureOr<LLVM::LLVMFuncOp> funcOp =
        getDeallocFn(module, deallocFnName, rewriter);
    if (failed(funcOp))
      return failure();

    auto bufferPtr = adaptor.getBuffer();
    if (!isCroutonType) {
      MemRefDescriptor bufferDesc(adaptor.getBuffer());
      bufferPtr = bufferDesc.alignedPtr(rewriter, loc);
    }
    rewriter.replaceOpWithNewOp<LLVM::CallOp>(op, funcOp.value(),
                                              ValueRange({bufferPtr}));
    return success();
  }
};

//===----------------------------------------------------------------------===//
// Lower hexagonmem::CopyOp
//===----------------------------------------------------------------------===//

static FailureOr<LLVM::LLVMFuncOp>
getCopyFn(ModuleOp module, StringRef fnName,
          ConversionPatternRewriter &rewriter) {
  MLIRContext *context = module->getContext();
  return LLVM::lookupOrCreateFn(rewriter, module, fnName,
                                {getPtrTy(context), getPtrTy(context),
                                 rewriter.getI32Type(), rewriter.getI1Type(),
                                 rewriter.getI1Type()},
                                getVoidTy(context));
}

struct LowerCopy : public ConvertOpToLLVMPattern<hexagonmem::CopyOp> {
  using ConvertOpToLLVMPattern<hexagonmem::CopyOp>::ConvertOpToLLVMPattern;

private:
  std::string deviceType;

public:
  explicit LowerCopy(LLVMTypeConverter &converter, const std::string &devType)
      : ConvertOpToLLVMPattern<hexagonmem::CopyOp>(converter),
        deviceType(devType) {}

  // This method is an exact replica of the one in MemRefToLLVM lowering.
  // TODO: Expose the upstream method and use that instead of a local copy
  LogicalResult
  lowerToMemCopyFunctionCall(hexagonmem::CopyOp op, OpAdaptor adaptor,
                             ConversionPatternRewriter &rewriter) const {
    auto loc = op.getLoc();
    auto srcType = cast<BaseMemRefType>(op.getSource().getType());
    auto targetType = cast<BaseMemRefType>(op.getTarget().getType());

    // First make sure we have an unranked memref descriptor representation.
    auto makeUnranked = [&, this](Value ranked, MemRefType type) {
      auto rank = LLVM::ConstantOp::create(rewriter, loc, getIndexType(),
                                           type.getRank());
      auto *typeConverter = getTypeConverter();
      auto ptr =
          typeConverter->promoteOneMemRefDescriptor(loc, ranked, rewriter);

      auto unrankedType =
          UnrankedMemRefType::get(type.getElementType(), type.getMemorySpace());
      return UnrankedMemRefDescriptor::pack(
          rewriter, loc, *typeConverter, unrankedType, ValueRange{rank, ptr});
    };

    // Save stack position before promoting descriptors
    auto stackSaveOp = LLVM::StackSaveOp::create(rewriter, loc, getPtrType());

    auto srcMemRefType = dyn_cast<MemRefType>(srcType);
    Value unrankedSource =
        srcMemRefType ? makeUnranked(adaptor.getSource(), srcMemRefType)
                      : adaptor.getSource();
    auto targetMemRefType = dyn_cast<MemRefType>(targetType);
    Value unrankedTarget =
        targetMemRefType ? makeUnranked(adaptor.getTarget(), targetMemRefType)
                         : adaptor.getTarget();

    // Now promote the unranked descriptors to the stack.
    auto one = LLVM::ConstantOp::create(rewriter, loc, getIndexType(),
                                        rewriter.getIndexAttr(1));
    auto promote = [&](Value desc) {
      auto ptrType = LLVM::LLVMPointerType::get(rewriter.getContext());
      auto allocated =
          LLVM::AllocaOp::create(rewriter, loc, ptrType, desc.getType(), one);
      LLVM::StoreOp::create(rewriter, loc, desc, allocated);
      return allocated;
    };

    auto sourcePtr = promote(unrankedSource);
    auto targetPtr = promote(unrankedTarget);

    // Derive size from llvm.getelementptr which will account for any
    // potential alignment
    auto elemSize = getSizeInBytes(loc, srcType.getElementType(), rewriter);
    auto copyFn = LLVM::lookupOrCreateMemRefCopyFn(
        rewriter, op->getParentOfType<ModuleOp>(), getIndexType(),
        sourcePtr.getType());
    if (failed(copyFn))
      return failure();
    LLVM::CallOp::create(rewriter, loc, copyFn.value(),
                         ValueRange{elemSize, sourcePtr, targetPtr});

    // Restore stack used for descriptors
    LLVM::StackRestoreOp::create(rewriter, loc, stackSaveOp);

    rewriter.eraseOp(op);

    return success();
  }

  /// Lower `hexagonmem.` to `llvm.call @hexagon_runtime_copy` call
  LogicalResult matchAndRewrite(hexagonmem::CopyOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const {
    auto loc = op->getLoc();
    auto module = op->getParentOfType<ModuleOp>();

    auto sourceType = op.getSource().getType();
    auto targetType = op.getTarget().getType();

    bool isCroutonType;

    // Verify that the source and targe types match
    if (mlir::isa<crouton::CroutonType>(sourceType) &&
        mlir::isa<crouton::CroutonType>(targetType)) {
      isCroutonType = true;
    } else if (mlir::isa<MemRefType>(sourceType) &&
               mlir::isa<MemRefType>(targetType)) {
      isCroutonType = false;
    } else {
      llvm::errs() << "hexagonmem.copy op expects the source and target types "
                      "to match\n";
      return failure();
    }

    auto copyFnName = getCopyFnName(deviceType);
    // TODO: Cleanup the common code for crouton/memref types and make the
    // function smaller
    if (isCroutonType) {
      auto srcCroutonType =
          mlir::cast<crouton::CroutonType>(op.getSource().getType());
      auto tgtCroutonType =
          mlir::cast<crouton::CroutonType>(op.getTarget().getType());
      bool sourceIsVTCM = srcCroutonType.getVtcm().getValue();
      bool targetIsVTCM = tgtCroutonType.getVtcm().getValue();
      int64_t copySize = getAllocationSize(srcCroutonType);
      assert(getAllocationSize(tgtCroutonType) == copySize &&
             "The crouton sizes don't match");

      FailureOr<LLVM::LLVMFuncOp> funcOp =
          getCopyFn(module, copyFnName, rewriter);
      if (failed(funcOp))
        return failure();

      Value copySizeValue =
          getI32Constant(rewriter, loc, copySize * DEFAULT_CROUTON_SIZE);
      Value sourceIsVTCMValue = LLVM::ConstantOp::create(
          rewriter, loc, rewriter.getI1Type(), sourceIsVTCM);
      Value targetIsVTCMValue = LLVM::ConstantOp::create(
          rewriter, loc, rewriter.getI1Type(), targetIsVTCM);
      rewriter.replaceOpWithNewOp<LLVM::CallOp>(
          op, funcOp.value(),
          ValueRange({adaptor.getTarget(), adaptor.getSource(), copySizeValue,
                      targetIsVTCMValue, sourceIsVTCMValue}));

    } else {
      auto srcMemrefType = mlir::cast<MemRefType>(op.getSource().getType());
      auto tgtMemrefType = mlir::cast<MemRefType>(op.getTarget().getType());

      bool sourceIsVTCM = hexagon::isInVTCMAddressSpace(srcMemrefType);
      bool targetIsVTCM = hexagon::isInVTCMAddressSpace(tgtMemrefType);

      if (!sourceIsVTCM && !targetIsVTCM) {
        rewriter.replaceOpWithNewOp<memref::CopyOp>(op, op.getSource(),
                                                    op.getTarget());
        return success();
      }

      if (!hexagon::isContiguousMemrefType(srcMemrefType) ||
          !hexagon::isContiguousMemrefType(tgtMemrefType)) {
        return lowerToMemCopyFunctionCall(op, adaptor, rewriter);
      }

      FailureOr<LLVM::LLVMFuncOp> funcOp =
          getCopyFn(module, copyFnName, rewriter);
      if (failed(funcOp))
        return failure();

      auto getDescAndPtr =
          [&](MemRefType memRefType,
              Value value) -> std::tuple<MemRefDescriptor, Value> {
        Type elementType =
            typeConverter->convertType(memRefType.getElementType());
        MemRefDescriptor desc(value);
        Value basePtr = desc.alignedPtr(rewriter, loc);
        Value offset = desc.offset(rewriter, loc);
        return {desc, LLVM::GEPOp::create(rewriter, loc, basePtr.getType(),
                                          elementType, basePtr, offset)};
      };

      auto [sourceDesc, sourcePtr] =
          getDescAndPtr(srcMemrefType, adaptor.getSource());
      auto [targetDesc, targetPtr] =
          getDescAndPtr(tgtMemrefType, adaptor.getTarget());

      // TODO: Check if it's necessary to compare allocation sizes and is it
      // okay to do so for dynamic shapes as well
      Value elementSizeInBytes =
          getSizeInBytes(loc, srcMemrefType.getElementType(), rewriter);
      Value copySize =
          computeAllocationSize(srcMemrefType, rewriter, sourceDesc, loc,
                                getIndexType(), elementSizeInBytes);

      Value sourceIsVTCMValue = LLVM::ConstantOp::create(
          rewriter, loc, rewriter.getI1Type(), sourceIsVTCM);
      Value targetIsVTCMValue = LLVM::ConstantOp::create(
          rewriter, loc, rewriter.getI1Type(), targetIsVTCM);
      rewriter.replaceOpWithNewOp<LLVM::CallOp>(
          op, funcOp.value(),
          ValueRange({targetPtr, sourcePtr, copySize, targetIsVTCMValue,
                      sourceIsVTCMValue}));
    }

    return success();
  }
};

//===----------------------------------------------------------------------===//
// Lower hexagonmem::MemrefToCroutonOp
//===----------------------------------------------------------------------===//

static FailureOr<LLVM::LLVMFuncOp>
getMemrefToCroutonFn(ModuleOp module, StringRef fnName,
                     ConversionPatternRewriter &rewriter) {
  MLIRContext *context = module->getContext();
  return LLVM::lookupOrCreateFn(rewriter, module, fnName,
                                {getPtrTy(context), rewriter.getI32Type()},
                                getPtrTy(context));
}

struct LowerMemrefToCrouton
    : public ConvertOpToLLVMPattern<hexagonmem::MemrefToCroutonOp> {
  using ConvertOpToLLVMPattern<
      hexagonmem::MemrefToCroutonOp>::ConvertOpToLLVMPattern;

private:
  std::string deviceType;

public:
  explicit LowerMemrefToCrouton(LLVMTypeConverter &converter,
                                const std::string &devType)
      : ConvertOpToLLVMPattern<hexagonmem::MemrefToCroutonOp>(converter),
        deviceType(devType) {}

  LogicalResult matchAndRewrite(hexagonmem::MemrefToCroutonOp op,
                                OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const {
    auto loc = op->getLoc();
    auto memrefToCroutonFnName = getMemrefToCroutonFnName(deviceType);
    MemRefType sourceType = llvm::cast<MemRefType>(op.getSource().getType());

    auto module = op->getParentOfType<ModuleOp>();
    FailureOr<LLVM::LLVMFuncOp> funcOp =
        getMemrefToCroutonFn(module, memrefToCroutonFnName, rewriter);
    if (failed(funcOp))
      return failure();

    MemRefDescriptor bufferDesc(adaptor.getSource());
    auto bufferPtr = bufferDesc.alignedPtr(rewriter, loc);

    Value elementSizeInBytes =
        getSizeInBytes(loc, sourceType.getElementType(), rewriter);
    Value size = computeAllocationSize(sourceType, rewriter, bufferDesc, loc,
                                       getIndexType(), elementSizeInBytes);

    rewriter.replaceOpWithNewOp<LLVM::CallOp>(op, funcOp.value(),
                                              ValueRange({bufferPtr, size}));
    return success();
  }
};

//===----------------------------------------------------------------------===//
// Lower hexagonmem::CroutonToMemrefOp
//===----------------------------------------------------------------------===//

static FailureOr<LLVM::LLVMFuncOp>
getCroutonToMemrefFn(ModuleOp module, StringRef fnName,
                     ConversionPatternRewriter &rewriter) {
  MLIRContext *context = module->getContext();
  return LLVM::lookupOrCreateFn(rewriter, module, fnName, {getPtrTy(context)},
                                getPtrTy(context));
}

struct LowerCroutonToMemref
    : public ConvertOpToLLVMPattern<hexagonmem::CroutonToMemrefOp> {
  using ConvertOpToLLVMPattern<
      hexagonmem::CroutonToMemrefOp>::ConvertOpToLLVMPattern;

private:
  std::string deviceType;

public:
  explicit LowerCroutonToMemref(LLVMTypeConverter &converter,
                                const std::string &devType)
      : ConvertOpToLLVMPattern<hexagonmem::CroutonToMemrefOp>(converter),
        deviceType(devType) {}

  LogicalResult matchAndRewrite(hexagonmem::CroutonToMemrefOp op,
                                OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const {
    auto loc = op->getLoc();
    auto croutonToMemrefFnName = getCroutonToMemrefFnName(deviceType);

    auto module = op->getParentOfType<ModuleOp>();
    FailureOr<LLVM::LLVMFuncOp> funcOp =
        getCroutonToMemrefFn(module, croutonToMemrefFnName, rewriter);
    if (failed(funcOp))
      return failure();

    auto sourcePtr = adaptor.getSource();

    mlir::LLVM::CallOp callOp = LLVM::CallOp::create(
        rewriter, loc, funcOp.value(), ValueRange({sourcePtr}));

    auto memRefType = mlir::cast<MemRefType>(op.getResult().getType());
    Value size;

    // Get actual sizes of the memref as values: static sizes are constant
    // values and dynamic sizes are passed to 'alloc' as operands.  In case of
    // zero-dimensional memref, assume a scalar (size 1).
    SmallVector<Value, 4> sizes;
    SmallVector<Value, 4> strides;
    this->getMemRefDescriptorSizes(loc, memRefType, {}, rewriter, sizes,
                                   strides, size,
                                   /* sizeInBytes */ true);

    auto memRefDescriptor = this->createMemRefDescriptor(
        loc, memRefType, callOp.getResult(), callOp.getResult(), sizes, strides,
        rewriter);
    rewriter.replaceOp(op, {memRefDescriptor});
    return success();
  }
};

//===----------------------------------------------------------------------===//
// Setup the Lowering Pass and patterns
//===----------------------------------------------------------------------===//

void populateHexagonMemToLLVMConversionPatterns(LLVMTypeConverter &converter,
                                                RewritePatternSet &patterns,
                                                const std::string &deviceType) {
  patterns.add<LowerAlloc>(converter, deviceType);
  patterns.add<LowerDealloc>(converter, deviceType);
  patterns.add<LowerCopy>(converter, deviceType);
  patterns.add<LowerMemrefToCrouton>(converter, deviceType);
  patterns.add<LowerCroutonToMemref>(converter, deviceType);
}

struct HexagonMemToLLVMPass
    : public ::impl::HexagonMemToLLVMBase<HexagonMemToLLVMPass> {
  explicit HexagonMemToLLVMPass(const HexagonMemToLLVMOptions &options)
      : Base(options) {}

  using Base::Base;

  void getDependentDialects(DialectRegistry &registry) const override {
    registry
        .insert<memref::MemRefDialect, LLVM::LLVMDialect, HexagonMemDialect>();
  }

  void runOnOperation() override {
    auto moduleOp = getOperation();
    MLIRContext *context = moduleOp->getContext();
    const auto &dataLayoutAnalysis = getAnalysis<DataLayoutAnalysis>();

    LLVMConversionTarget target(*context);
    RewritePatternSet patterns(context);
    LowerToLLVMOptions options(context,
                               dataLayoutAnalysis.getAtOrAbove(moduleOp));
    LLVMTypeConverter typeConverter(context, options);

    target.addLegalDialect<memref::MemRefDialect>();
    target.addIllegalDialect<HexagonMemDialect>();

    hexagon::addTypeConversions(context, typeConverter);
    populateHexagonMemToLLVMConversionPatterns(typeConverter, patterns,
                                               device_type);

    if (failed(applyPartialConversion(moduleOp, target, std::move(patterns))))
      signalPassFailure();
  }
};

/// Implement the interface to convert HexagonMem to LLVM.
struct HexagonMemToLLVMDialectInterface : public ConvertToLLVMPatternInterface {
  using ConvertToLLVMPatternInterface::ConvertToLLVMPatternInterface;
  void loadDependentDialects(MLIRContext *context) const final {
    context->loadDialect<mlir::crouton::CroutonDialect>();
    context->loadDialect<LLVM::LLVMDialect>();
  }

  /// Hook for derived dialect interface to provide conversion patterns
  /// and mark dialect legal for the conversion target.
  void populateConvertToLLVMConversionPatterns(
      ConversionTarget &target, LLVMTypeConverter &typeConverter,
      RewritePatternSet &patterns) const final {
    hexagon::addTypeConversions(getContext(), typeConverter);
    populateHexagonMemToLLVMConversionPatterns(typeConverter, patterns,
                                               "hexagon");
  }
};

} // namespace

void mlir::hexagonmem::registerConvertHexagonMemToLLVMInterface(
    DialectRegistry &registry) {
  registry.addExtension(
      +[](MLIRContext *ctx, hexagonmem::HexagonMemDialect *dialect) {
        dialect->addInterfaces<HexagonMemToLLVMDialectInterface>();
      });
}

std::unique_ptr<OperationPass<ModuleOp>>
hexagonmem::createHexagonMemToLLVMPass(const HexagonMemToLLVMOptions &options) {
  return std::make_unique<HexagonMemToLLVMPass>(options);
}
