

================================================================
== Vitis HLS Report for 'kernel_3mm_Pipeline_merlinL18_L2'
================================================================
* Date:           Thu Dec 12 19:39:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_3mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      602|      602|  2.408 us|  2.408 us|  602|  602|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL18_L2  |      600|      600|        77|          1|          1|   525|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      921|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      659|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      659|     1125|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_6ns_10ns_10_4_1_U133  |mac_muladd_3ns_6ns_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_7ns_7ns_10_4_1_U132   |mac_muladd_3ns_7ns_7ns_10_4_1   |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1391_1_fu_377_p2     |         +|   0|  0|   18|          10|          10|
    |add_ln285_1_fu_188_p2      |         +|   0|  0|   17|          10|           1|
    |add_ln285_fu_200_p2        |         +|   0|  0|   10|           3|           1|
    |add_ln56_fu_267_p2         |         +|   0|  0|   71|          64|          64|
    |i_9_fu_232_p2              |         +|   0|  0|   14|           7|           1|
    |index1_3_fu_335_p2         |         +|   0|  0|   71|          64|           1|
    |index2_3_fu_329_p2         |         +|   0|  0|   17|          10|           1|
    |sub_ln1391_fu_372_p2       |         -|   0|  0|   18|          10|          10|
    |icmp_ln1376_fu_206_p2      |      icmp|   0|  0|   14|           7|           6|
    |icmp_ln1393_fu_323_p2      |      icmp|   0|  0|   71|          64|           2|
    |icmp_ln285_fu_182_p2       |      icmp|   0|  0|   17|          10|          10|
    |lshr_ln56_fu_399_p2        |      lshr|   0|  0|  423|         128|         128|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |index1_4_fu_349_p3         |    select|   0|  0|   63|           1|           1|
    |index2_4_fu_341_p3         |    select|   0|  0|   10|           1|          10|
    |select_ln285_1_fu_312_p3   |    select|   0|  0|   10|           1|           1|
    |select_ln285_2_fu_212_p3   |    select|   0|  0|    7|           1|           1|
    |select_ln285_3_fu_220_p3   |    select|   0|  0|    3|           1|           3|
    |select_ln285_fu_305_p3     |    select|   0|  0|   63|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  921|         395|         255|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_i_sub_0_load           |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten44_load  |   9|          2|   10|         20|
    |i_fu_90                                 |   9|          2|    7|         14|
    |i_sub_0_fu_102                          |   9|          2|    3|          6|
    |index1_fu_98                            |   9|          2|   64|        128|
    |index2_fu_94                            |   9|          2|   10|         20|
    |indvar_flatten44_fu_106                 |   9|          2|   10|         20|
    |merlin_gmem_kernel_3mm_64_F_blk_n_AR    |   9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_blk_n_R     |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 108|         24|  118|        236|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                      |    1|   0|    1|          0|
    |ap_done_reg                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg               |    1|   0|    1|          0|
    |i_fu_90                                        |    7|   0|    7|          0|
    |i_sub_0_fu_102                                 |    3|   0|    3|          0|
    |icmp_ln1376_reg_491                            |    1|   0|    1|          0|
    |index1_fu_98                                   |   64|   0|   64|          0|
    |index2_fu_94                                   |   10|   0|   10|          0|
    |indvar_flatten44_fu_106                        |   10|   0|   10|          0|
    |merlin_gmem_kernel_3mm_64_F_addr_read_reg_548  |  128|   0|  128|          0|
    |select_ln285_2_reg_497                         |    7|   0|    7|          0|
    |select_ln285_2_reg_497_pp0_iter1_reg           |    7|   0|    7|          0|
    |select_ln285_3_reg_502                         |    3|   0|    3|          0|
    |trunc_ln1376_reg_543                           |   10|   0|   10|          0|
    |trunc_ln56_3_reg_517                           |   60|   0|   60|          0|
    |trunc_ln56_reg_522                             |    4|   0|    4|          0|
    |icmp_ln1376_reg_491                            |   64|  32|    1|          0|
    |select_ln285_3_reg_502                         |   64|  32|    3|          0|
    |trunc_ln56_reg_522                             |   64|  32|    4|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          |  659|  96|  475|          0|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_merlinL18_L2|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_merlinL18_L2|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_merlinL18_L2|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_merlinL18_L2|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_merlinL18_L2|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_merlinL18_L2|  return value|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWVALID   |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREADY   |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWADDR    |  out|   64|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWID      |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLEN     |  out|   32|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWSIZE    |  out|    3|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWBURST   |  out|    2|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLOCK    |  out|    2|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWCACHE   |  out|    4|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWPROT    |  out|    3|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWQOS     |  out|    4|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREGION  |  out|    4|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWUSER    |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WVALID    |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WREADY    |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WDATA     |  out|  128|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WSTRB     |  out|   16|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WLAST     |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WID       |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WUSER     |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARVALID   |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREADY   |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARADDR    |  out|   64|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARID      |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLEN     |  out|   32|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARSIZE    |  out|    3|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARBURST   |  out|    2|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLOCK    |  out|    2|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARCACHE   |  out|    4|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARPROT    |  out|    3|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARQOS     |  out|    4|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREGION  |  out|    4|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARUSER    |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RVALID    |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RREADY    |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RDATA     |   in|  128|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RLAST     |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RID       |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RFIFONUM  |   in|    9|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RUSER     |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RRESP     |   in|    2|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BVALID    |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BREADY    |  out|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BRESP     |   in|    2|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BID       |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BUSER     |   in|    1|       m_axi|       merlin_gmem_kernel_3mm_64_F|       pointer|
|F_buf_1_address0                            |  out|   10|   ap_memory|                           F_buf_1|         array|
|F_buf_1_ce0                                 |  out|    1|   ap_memory|                           F_buf_1|         array|
|F_buf_1_we0                                 |  out|    1|   ap_memory|                           F_buf_1|         array|
|F_buf_1_d0                                  |  out|   32|   ap_memory|                           F_buf_1|         array|
|F_buf_address0                              |  out|   10|   ap_memory|                             F_buf|         array|
|F_buf_ce0                                   |  out|    1|   ap_memory|                             F_buf|         array|
|F_buf_we0                                   |  out|    1|   ap_memory|                             F_buf|         array|
|F_buf_d0                                    |  out|   32|   ap_memory|                             F_buf|         array|
|add_ln280                                   |   in|   64|     ap_none|                         add_ln280|        scalar|
+--------------------------------------------+-----+-----+------------+----------------------------------+--------------+

