{
  "design": {
    "design_info": {
      "boundary_crc": "0x4C373C779F5AC783",
      "design_src": "SBD",
      "device": "xc7z010clg400-1",
      "name": "bd_f60c",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "ila_lib": "",
      "g_inst": ""
    },
    "interface_ports": {
      "SLOT_0_AXIS": {
        "mode": "Monitor",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type generated dependency fractwidth format long minimum {} maximum {}} value 24}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op} enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_input_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency accum_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "SLOT_1_AXIS": {
        "mode": "Monitor",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "default_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "SLOT_0_AXIS:SLOT_1_AXIS"
          },
          "ASSOCIATED_RESET": {
            "value": "resetn"
          },
          "CLK_DOMAIN": {
            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "constant"
          }
        }
      }
    },
    "components": {
      "ila_lib": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "bd_f60c_ila_lib_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "TRUE"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ADV_TRIGGER": {
            "value": "FALSE"
          },
          "C_DATA_DEPTH": {
            "value": "1024"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_EN_TIME_TAG": {
            "value": "0"
          },
          "C_ILA_CLK_FREQ": {
            "value": "100000000"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE1_WIDTH": {
            "value": "1"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE3_WIDTH": {
            "value": "1"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE4_WIDTH": {
            "value": "64"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE5_WIDTH": {
            "value": "8"
          },
          "C_PROBE6_TYPE": {
            "value": "0"
          },
          "C_PROBE6_WIDTH": {
            "value": "1"
          },
          "C_PROBE7_TYPE": {
            "value": "0"
          },
          "C_PROBE7_WIDTH": {
            "value": "1"
          },
          "C_PROBE8_TYPE": {
            "value": "0"
          },
          "C_PROBE8_WIDTH": {
            "value": "1"
          },
          "C_TIME_TAG_WIDTH": {
            "value": "32"
          },
          "C_TRIGIN_EN": {
            "value": "false"
          },
          "C_TRIGOUT_EN": {
            "value": "false"
          },
          "C_XLNX_HW_PROBE_INFO": {
            "value": "DEFAULT"
          }
        }
      },
      "g_inst": {
        "vlnv": "xilinx.com:ip:gigantic_mux:1.0",
        "xci_name": "bd_f60c_g_inst_0",
        "parameters": {
          "C_EN_GIGAMUX": {
            "value": "false"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_NUM_OF_PROBES": {
            "value": "0"
          },
          "C_SLOT_0_AXIS_TDATA_WIDTH": {
            "value": "32"
          },
          "C_SLOT_0_AXIS_TDEST_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXIS_TID_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXIS_TUSER_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          },
          "C_SLOT_0_HAS_TKEEP": {
            "value": "0"
          },
          "C_SLOT_0_HAS_TREADY": {
            "value": "1"
          },
          "C_SLOT_0_HAS_TSTRB": {
            "value": "0"
          },
          "C_SLOT_0_MON_MODE": {
            "value": "FT"
          },
          "C_SLOT_1_AXIS_TDATA_WIDTH": {
            "value": "64"
          },
          "C_SLOT_1_AXIS_TDEST_WIDTH": {
            "value": "0"
          },
          "C_SLOT_1_AXIS_TID_WIDTH": {
            "value": "0"
          },
          "C_SLOT_1_AXIS_TUSER_WIDTH": {
            "value": "0"
          },
          "C_SLOT_1_AXI_PROTOCOL": {
            "value": "AXI4S"
          },
          "C_SLOT_1_HAS_TKEEP": {
            "value": "1"
          },
          "C_SLOT_1_HAS_TREADY": {
            "value": "1"
          },
          "C_SLOT_1_HAS_TSTRB": {
            "value": "0"
          },
          "C_SLOT_1_MON_MODE": {
            "value": "FT"
          }
        }
      }
    },
    "interface_nets": {
      "Conn1": {
        "interface_ports": [
          "SLOT_1_AXIS",
          "g_inst/slot_1_axis"
        ]
      },
      "Conn": {
        "interface_ports": [
          "SLOT_0_AXIS",
          "g_inst/slot_0_axis"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "ila_lib/clk",
          "g_inst/aclk"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "g_inst/aresetn"
        ]
      },
      "net_slot_0_axis_tdata": {
        "ports": [
          "g_inst/m_slot_0_axis_tdata",
          "ila_lib/probe0"
        ]
      },
      "net_slot_0_axis_tvalid": {
        "ports": [
          "g_inst/m_slot_0_axis_tvalid",
          "ila_lib/probe1"
        ]
      },
      "net_slot_0_axis_tready": {
        "ports": [
          "g_inst/m_slot_0_axis_tready",
          "ila_lib/probe2"
        ]
      },
      "net_slot_0_axis_tlast": {
        "ports": [
          "g_inst/m_slot_0_axis_tlast",
          "ila_lib/probe3"
        ]
      },
      "net_slot_1_axis_tdata": {
        "ports": [
          "g_inst/m_slot_1_axis_tdata",
          "ila_lib/probe4"
        ]
      },
      "net_slot_1_axis_tkeep": {
        "ports": [
          "g_inst/m_slot_1_axis_tkeep",
          "ila_lib/probe5"
        ]
      },
      "net_slot_1_axis_tvalid": {
        "ports": [
          "g_inst/m_slot_1_axis_tvalid",
          "ila_lib/probe6"
        ]
      },
      "net_slot_1_axis_tready": {
        "ports": [
          "g_inst/m_slot_1_axis_tready",
          "ila_lib/probe7"
        ]
      },
      "net_slot_1_axis_tlast": {
        "ports": [
          "g_inst/m_slot_1_axis_tlast",
          "ila_lib/probe8"
        ]
      }
    }
  }
}