$comment
	File created using the following command:
		vcd file LogicalStep_Lab3.msim.vcd -direction
$end
$date
	Tue Mar 06 18:16:02 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module logicalstep_lab3_top_vhd_vec_tst $end
$var wire 1 ! clkin_50 $end
$var wire 1 " leds [7] $end
$var wire 1 # leds [6] $end
$var wire 1 $ leds [5] $end
$var wire 1 % leds [4] $end
$var wire 1 & leds [3] $end
$var wire 1 ' leds [2] $end
$var wire 1 ( leds [1] $end
$var wire 1 ) leds [0] $end
$var wire 1 * pb [3] $end
$var wire 1 + pb [2] $end
$var wire 1 , pb [1] $end
$var wire 1 - pb [0] $end
$var wire 1 . seg7_char1 $end
$var wire 1 / seg7_char2 $end
$var wire 1 0 seg7_data [6] $end
$var wire 1 1 seg7_data [5] $end
$var wire 1 2 seg7_data [4] $end
$var wire 1 3 seg7_data [3] $end
$var wire 1 4 seg7_data [2] $end
$var wire 1 5 seg7_data [1] $end
$var wire 1 6 seg7_data [0] $end
$var wire 1 7 sw [7] $end
$var wire 1 8 sw [6] $end
$var wire 1 9 sw [5] $end
$var wire 1 : sw [4] $end
$var wire 1 ; sw [3] $end
$var wire 1 < sw [2] $end
$var wire 1 = sw [1] $end
$var wire 1 > sw [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_clkin_50 $end
$var wire 1 I ww_pb [3] $end
$var wire 1 J ww_pb [2] $end
$var wire 1 K ww_pb [1] $end
$var wire 1 L ww_pb [0] $end
$var wire 1 M ww_sw [7] $end
$var wire 1 N ww_sw [6] $end
$var wire 1 O ww_sw [5] $end
$var wire 1 P ww_sw [4] $end
$var wire 1 Q ww_sw [3] $end
$var wire 1 R ww_sw [2] $end
$var wire 1 S ww_sw [1] $end
$var wire 1 T ww_sw [0] $end
$var wire 1 U ww_leds [7] $end
$var wire 1 V ww_leds [6] $end
$var wire 1 W ww_leds [5] $end
$var wire 1 X ww_leds [4] $end
$var wire 1 Y ww_leds [3] $end
$var wire 1 Z ww_leds [2] $end
$var wire 1 [ ww_leds [1] $end
$var wire 1 \ ww_leds [0] $end
$var wire 1 ] ww_seg7_data [6] $end
$var wire 1 ^ ww_seg7_data [5] $end
$var wire 1 _ ww_seg7_data [4] $end
$var wire 1 ` ww_seg7_data [3] $end
$var wire 1 a ww_seg7_data [2] $end
$var wire 1 b ww_seg7_data [1] $end
$var wire 1 c ww_seg7_data [0] $end
$var wire 1 d ww_seg7_char1 $end
$var wire 1 e ww_seg7_char2 $end
$var wire 1 f \pb[3]~input_o\ $end
$var wire 1 g \seg7_data[1]~output_o\ $end
$var wire 1 h \seg7_data[5]~output_o\ $end
$var wire 1 i \seg7_data[6]~output_o\ $end
$var wire 1 j \leds[0]~output_o\ $end
$var wire 1 k \leds[1]~output_o\ $end
$var wire 1 l \leds[2]~output_o\ $end
$var wire 1 m \leds[3]~output_o\ $end
$var wire 1 n \leds[4]~output_o\ $end
$var wire 1 o \leds[5]~output_o\ $end
$var wire 1 p \leds[6]~output_o\ $end
$var wire 1 q \leds[7]~output_o\ $end
$var wire 1 r \seg7_data[0]~output_o\ $end
$var wire 1 s \seg7_data[2]~output_o\ $end
$var wire 1 t \seg7_data[3]~output_o\ $end
$var wire 1 u \seg7_data[4]~output_o\ $end
$var wire 1 v \seg7_char1~output_o\ $end
$var wire 1 w \seg7_char2~output_o\ $end
$var wire 1 x \sw[4]~input_o\ $end
$var wire 1 y \sw[5]~input_o\ $end
$var wire 1 z \sw[6]~input_o\ $end
$var wire 1 { \sw[7]~input_o\ $end
$var wire 1 | \INST3|Mux5~0_combout\ $end
$var wire 1 } \sw[0]~input_o\ $end
$var wire 1 ~ \sw[1]~input_o\ $end
$var wire 1 !! \sw[2]~input_o\ $end
$var wire 1 "! \sw[3]~input_o\ $end
$var wire 1 #! \INST2|Mux5~0_combout\ $end
$var wire 1 $! \clkin_50~input_o\ $end
$var wire 1 %! \INST4|clk_proc:COUNT[0]~0_combout\ $end
$var wire 1 &! \INST4|clk_proc:COUNT[0]~q\ $end
$var wire 1 '! \INST4|clk_proc:COUNT[1]~1_combout\ $end
$var wire 1 (! \INST4|clk_proc:COUNT[1]~q\ $end
$var wire 1 )! \INST4|clk_proc:COUNT[1]~2\ $end
$var wire 1 *! \INST4|clk_proc:COUNT[2]~1_combout\ $end
$var wire 1 +! \INST4|clk_proc:COUNT[2]~q\ $end
$var wire 1 ,! \INST4|clk_proc:COUNT[2]~2\ $end
$var wire 1 -! \INST4|clk_proc:COUNT[3]~1_combout\ $end
$var wire 1 .! \INST4|clk_proc:COUNT[3]~q\ $end
$var wire 1 /! \INST4|clk_proc:COUNT[3]~2\ $end
$var wire 1 0! \INST4|clk_proc:COUNT[4]~1_combout\ $end
$var wire 1 1! \INST4|clk_proc:COUNT[4]~q\ $end
$var wire 1 2! \INST4|clk_proc:COUNT[4]~2\ $end
$var wire 1 3! \INST4|clk_proc:COUNT[5]~1_combout\ $end
$var wire 1 4! \INST4|clk_proc:COUNT[5]~q\ $end
$var wire 1 5! \INST4|clk_proc:COUNT[5]~2\ $end
$var wire 1 6! \INST4|clk_proc:COUNT[6]~1_combout\ $end
$var wire 1 7! \INST4|clk_proc:COUNT[6]~q\ $end
$var wire 1 8! \INST4|clk_proc:COUNT[6]~2\ $end
$var wire 1 9! \INST4|clk_proc:COUNT[7]~1_combout\ $end
$var wire 1 :! \INST4|clk_proc:COUNT[7]~q\ $end
$var wire 1 ;! \INST4|clk_proc:COUNT[7]~2\ $end
$var wire 1 <! \INST4|clk_proc:COUNT[8]~1_combout\ $end
$var wire 1 =! \INST4|clk_proc:COUNT[8]~q\ $end
$var wire 1 >! \INST4|clk_proc:COUNT[8]~2\ $end
$var wire 1 ?! \INST4|clk_proc:COUNT[9]~1_combout\ $end
$var wire 1 @! \INST4|clk_proc:COUNT[9]~q\ $end
$var wire 1 A! \INST4|clk_proc:COUNT[9]~2\ $end
$var wire 1 B! \INST4|clk_proc:COUNT[10]~1_combout\ $end
$var wire 1 C! \INST4|clk_proc:COUNT[10]~q\ $end
$var wire 1 D! \INST4|DOUT_TEMP[1]~0_combout\ $end
$var wire 1 E! \INST3|Mux1~0_combout\ $end
$var wire 1 F! \INST2|Mux1~0_combout\ $end
$var wire 1 G! \INST4|DOUT_TEMP[5]~1_combout\ $end
$var wire 1 H! \INST3|Mux0~0_combout\ $end
$var wire 1 I! \INST2|Mux0~0_combout\ $end
$var wire 1 J! \INST4|DOUT_TEMP[6]~2_combout\ $end
$var wire 1 K! \pb[0]~input_o\ $end
$var wire 1 L! \pb[1]~input_o\ $end
$var wire 1 M! \pb[2]~input_o\ $end
$var wire 1 N! \leds2~0_combout\ $end
$var wire 1 O! \INST1|INST5|Output_L~0_combout\ $end
$var wire 1 P! \INST1|INST5|Output_L~1_combout\ $end
$var wire 1 Q! \INST1|INST5|Output_L~2_combout\ $end
$var wire 1 R! \leds0~0_combout\ $end
$var wire 1 S! \INST1|INST5|Output_E~0_combout\ $end
$var wire 1 T! \INST1|INST5|Output_E~combout\ $end
$var wire 1 U! \INST1|INST5|Output_G~0_combout\ $end
$var wire 1 V! \INST1|INST5|Output_G~1_combout\ $end
$var wire 1 W! \leds2~1_combout\ $end
$var wire 1 X! \leds~0_combout\ $end
$var wire 1 Y! \leds~1_combout\ $end
$var wire 1 Z! \INST3|Mux6~0_combout\ $end
$var wire 1 [! \INST2|Mux6~0_combout\ $end
$var wire 1 \! \INST4|DOUT[0]~0_combout\ $end
$var wire 1 ]! \INST3|Mux4~0_combout\ $end
$var wire 1 ^! \INST2|Mux4~0_combout\ $end
$var wire 1 _! \INST4|DOUT[2]~2_combout\ $end
$var wire 1 `! \INST3|Mux3~0_combout\ $end
$var wire 1 a! \INST2|Mux3~0_combout\ $end
$var wire 1 b! \INST4|DOUT[3]~3_combout\ $end
$var wire 1 c! \INST3|Mux2~0_combout\ $end
$var wire 1 d! \INST2|Mux2~0_combout\ $end
$var wire 1 e! \INST4|DOUT[4]~4_combout\ $end
$var wire 1 f! \INST4|ALT_INV_DOUT[4]~4_combout\ $end
$var wire 1 g! \INST4|ALT_INV_DOUT[3]~3_combout\ $end
$var wire 1 h! \INST4|ALT_INV_DOUT[2]~2_combout\ $end
$var wire 1 i! \INST4|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 j! \INST1|INST5|ALT_INV_Output_E~combout\ $end
$var wire 1 k! \INST4|ALT_INV_clk_proc:COUNT[10]~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0.
1/
0?
1@
xA
1B
1C
1D
1E
1F
1G
xH
0d
1e
xf
zg
zh
zi
0j
0k
xl
xm
xn
xo
xp
0q
1r
1s
1t
1u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
1"!
0#!
x$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
1G!
0H!
1I!
1J!
xK!
xL!
xM!
xN!
0O!
0P!
0Q!
0R!
0S!
1T!
1U!
0V!
xW!
0X!
xY!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
1g!
1h!
1i!
0j!
1k!
07
08
09
0:
1;
0<
0=
0>
0"
x#
x$
x%
x&
x'
0(
0)
z0
z1
12
13
14
z5
16
xI
xJ
xK
xL
0M
0N
0O
0P
1Q
0R
0S
0T
0U
xV
xW
xX
xY
xZ
0[
0\
z]
z^
1_
1`
1a
zb
1c
x*
x+
x,
x-
$end
#60000
17
1M
1{
1H!
1Q!
0U!
0Y!
0T!
0W!
1j!
0l
0m
1k
0Z
0Y
1[
0'
0&
1(
#120000
07
18
1N
0M
0{
1z
0Q!
1U!
1Z!
1`!
1c!
xY!
1T!
xW!
0j!
xl
xm
0k
xZ
xY
0[
x'
x&
0(
#180000
17
1M
1{
1|
1E!
1O!
0U!
1]!
0`!
0c!
0W!
xR!
xj
0l
x\
0Z
x)
0'
#240000
07
08
19
1O
0N
0M
0{
0z
1y
1P!
1S!
0|
0O!
1U!
0Z!
xW!
0R!
0j
xl
0\
xZ
0)
x'
#300000
17
1M
1{
0E!
1Q!
0U!
0]!
1`!
0Y!
xR!
0W!
1X!
0l
xj
0m
xY!
0Z
x\
0Y
xm
x)
0'
0&
xY
x&
#360000
07
18
1N
0M
0{
1z
1|
0Q!
1U!
0`!
0R!
xW!
0X!
xl
0j
xZ
0\
0)
x'
#420000
17
1M
1{
1O!
0U!
1]!
0W!
xR!
xj
0l
x\
0Z
x)
0'
#480000
07
08
09
1:
1P
0O
0N
0M
0{
0z
0y
1x
0|
1E!
0H!
0O!
1U!
1Z!
0]!
1`!
1c!
xW!
0R!
0j
xl
0\
xZ
0)
x'
#540000
17
1M
1{
0E!
1H!
1Q!
0U!
0Z!
0`!
0Y!
xR!
0W!
1X!
0l
xj
0m
xY!
0Z
x\
0Y
xm
x)
0'
0&
xY
x&
#600000
07
18
1N
0M
0{
1z
1|
0Q!
1U!
0R!
xW!
0X!
xl
0j
xZ
0\
0)
x'
#660000
17
1M
1{
0|
1E!
1O!
0U!
1Z!
0c!
0W!
xR!
xj
0l
x\
0Z
x)
0'
#720000
07
08
19
1O
0N
0M
0{
0z
1y
0O!
1U!
0Z!
1c!
xW!
0R!
0j
xl
0\
xZ
0)
x'
#780000
17
1M
1{
1|
0E!
1Q!
0U!
1Z!
0c!
0Y!
xR!
0W!
1X!
0l
xj
0m
xY!
0Z
x\
0Y
xm
x)
0'
0&
xY
x&
#840000
07
18
1N
0M
0{
1z
0|
1E!
0H!
0Q!
1U!
0Z!
1`!
1c!
0R!
xW!
0X!
xl
0j
xZ
0\
0)
x'
#900000
17
1M
1{
1|
0E!
1H!
1O!
0U!
1]!
0c!
0W!
xR!
xj
0l
x\
0Z
x)
0'
#960000
07
08
09
0:
0P
0O
0N
0M
0{
0z
0y
0x
0P!
0S!
0|
0H!
0O!
1U!
0]!
0`!
xW!
0R!
0j
xl
0\
xZ
0)
x'
#1000000
