#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Mar 27 15:37:21 2017
# Process ID: 4772
# Current directory: C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.runs/synth_1
# Command line: vivado.exe -log Ex1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ex1.tcl
# Log file: C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.runs/synth_1/Ex1.vds
# Journal file: C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Ex1.tcl -notrace
Command: synth_design -top Ex1 -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 283.422 ; gain = 73.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ex1' [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/new/Ex56_aula5.vhd:12]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/imports/aula5/exemplos/Códigos VHDL/VHDL/Clock_divider.vhd:12]
	Parameter how_fast bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/imports/aula5/exemplos/Códigos VHDL/VHDL/Clock_divider.vhd:12]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.runs/synth_1/.Xil/Vivado-4772-DESKTOP-MTFSQ99/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'lut' of component 'blk_mem_gen_0' [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/new/Ex56_aula5.vhd:39]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.runs/synth_1/.Xil/Vivado-4772-DESKTOP-MTFSQ99/realtime/blk_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'EightDisplayControl' [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/imports/aula5/exercicio53/exercicio53.srcs/sources_1/imports/new/disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/imports/aula5/exercicio53/exercicio53.srcs/sources_1/imports/new/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (2#1) [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/imports/aula5/exercicio53/exercicio53.srcs/sources_1/imports/new/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EightDisplayControl' (3#1) [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/imports/aula5/exercicio53/exercicio53.srcs/sources_1/imports/new/disp.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Ex1' (4#1) [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/new/Ex56_aula5.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 320.965 ; gain = 110.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 320.965 ; gain = 110.973
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'lut' [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/sources_1/new/Ex56_aula5.vhd:39]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.runs/synth_1/.Xil/Vivado-4772-DESKTOP-MTFSQ99/dcp/blk_mem_gen_0_in_context.xdc] for cell 'lut'
Finished Parsing XDC File [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.runs/synth_1/.Xil/Vivado-4772-DESKTOP-MTFSQ99/dcp/blk_mem_gen_0_in_context.xdc] for cell 'lut'
Parsing XDC File [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:207]
Finished Parsing XDC File [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Ex1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Ex1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Ex1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 628.602 ; gain = 0.008
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'lut' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Ex1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module EightDisplayControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    12|
|4     |LUT1               |    45|
|5     |LUT2               |     2|
|6     |LUT3               |    10|
|7     |LUT4               |     9|
|8     |LUT5               |     1|
|9     |LUT6               |    10|
|10    |MUXF7              |     4|
|11    |FDRE               |    53|
|12    |IBUF               |     1|
|13    |OBUF               |    15|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   195|
|2     |  disp   |EightDisplayControl |    66|
|3     |  div    |clock_divider       |    61|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 628.629 ; gain = 418.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 628.629 ; gain = 109.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 628.629 ; gain = 418.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 628.629 ; gain = 418.637
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pedro Coelho/OneDrive/UA/4ano/CR/cr/P4/Ex1/Ex1.runs/synth_1/Ex1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 628.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 15:38:10 2017...
