#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5a5181496110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a51814962a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5a51814a6c90 .functor NOT 1, L_0x5a51814cb900, C4<0>, C4<0>, C4<0>;
L_0x5a51814cb660 .functor XOR 1, L_0x5a51814cb500, L_0x5a51814cb5c0, C4<0>, C4<0>;
L_0x5a51814cb7f0 .functor XOR 1, L_0x5a51814cb660, L_0x5a51814cb720, C4<0>, C4<0>;
v0x5a51814c8780_0 .net *"_ivl_10", 0 0, L_0x5a51814cb720;  1 drivers
v0x5a51814c8880_0 .net *"_ivl_12", 0 0, L_0x5a51814cb7f0;  1 drivers
v0x5a51814c8960_0 .net *"_ivl_2", 0 0, L_0x5a51814ca770;  1 drivers
v0x5a51814c8a20_0 .net *"_ivl_4", 0 0, L_0x5a51814cb500;  1 drivers
v0x5a51814c8b00_0 .net *"_ivl_6", 0 0, L_0x5a51814cb5c0;  1 drivers
v0x5a51814c8c30_0 .net *"_ivl_8", 0 0, L_0x5a51814cb660;  1 drivers
v0x5a51814c8d10_0 .net "a", 0 0, v0x5a51814c6300_0;  1 drivers
v0x5a51814c8db0_0 .net "b", 0 0, v0x5a51814c63a0_0;  1 drivers
v0x5a51814c8e50_0 .net "c", 0 0, v0x5a51814c6440_0;  1 drivers
v0x5a51814c8ef0_0 .var "clk", 0 0;
v0x5a51814c8f90_0 .net "d", 0 0, v0x5a51814c6580_0;  1 drivers
v0x5a51814c9030_0 .net "q_dut", 0 0, L_0x5a51814cb2c0;  1 drivers
v0x5a51814c90d0_0 .net "q_ref", 0 0, L_0x5a5181485b60;  1 drivers
v0x5a51814c9170_0 .var/2u "stats1", 159 0;
v0x5a51814c9210_0 .var/2u "strobe", 0 0;
v0x5a51814c92b0_0 .net "tb_match", 0 0, L_0x5a51814cb900;  1 drivers
v0x5a51814c9370_0 .net "tb_mismatch", 0 0, L_0x5a51814a6c90;  1 drivers
v0x5a51814c9540_0 .net "wavedrom_enable", 0 0, v0x5a51814c6670_0;  1 drivers
v0x5a51814c95e0_0 .net "wavedrom_title", 511 0, v0x5a51814c6710_0;  1 drivers
L_0x5a51814ca770 .concat [ 1 0 0 0], L_0x5a5181485b60;
L_0x5a51814cb500 .concat [ 1 0 0 0], L_0x5a5181485b60;
L_0x5a51814cb5c0 .concat [ 1 0 0 0], L_0x5a51814cb2c0;
L_0x5a51814cb720 .concat [ 1 0 0 0], L_0x5a5181485b60;
L_0x5a51814cb900 .cmp/eeq 1, L_0x5a51814ca770, L_0x5a51814cb7f0;
S_0x5a518149abd0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5a51814962a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a5181485b60 .functor OR 1, v0x5a51814c6440_0, v0x5a51814c63a0_0, C4<0>, C4<0>;
v0x5a51814a6e30_0 .net "a", 0 0, v0x5a51814c6300_0;  alias, 1 drivers
v0x5a51814a6ed0_0 .net "b", 0 0, v0x5a51814c63a0_0;  alias, 1 drivers
v0x5a5181485cc0_0 .net "c", 0 0, v0x5a51814c6440_0;  alias, 1 drivers
v0x5a5181485d60_0 .net "d", 0 0, v0x5a51814c6580_0;  alias, 1 drivers
v0x5a51814c5940_0 .net "q", 0 0, L_0x5a5181485b60;  alias, 1 drivers
S_0x5a51814c5af0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5a51814962a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5a51814c6300_0 .var "a", 0 0;
v0x5a51814c63a0_0 .var "b", 0 0;
v0x5a51814c6440_0 .var "c", 0 0;
v0x5a51814c64e0_0 .net "clk", 0 0, v0x5a51814c8ef0_0;  1 drivers
v0x5a51814c6580_0 .var "d", 0 0;
v0x5a51814c6670_0 .var "wavedrom_enable", 0 0;
v0x5a51814c6710_0 .var "wavedrom_title", 511 0;
E_0x5a5181495bc0/0 .event negedge, v0x5a51814c64e0_0;
E_0x5a5181495bc0/1 .event posedge, v0x5a51814c64e0_0;
E_0x5a5181495bc0 .event/or E_0x5a5181495bc0/0, E_0x5a5181495bc0/1;
E_0x5a5181495e10 .event posedge, v0x5a51814c64e0_0;
E_0x5a518147e820 .event negedge, v0x5a51814c64e0_0;
S_0x5a51814c5e00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5a51814c5af0;
 .timescale -12 -12;
v0x5a51814c6000_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5a51814c6100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5a51814c5af0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5a51814c6870 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5a51814962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a518149b600 .functor NOT 1, v0x5a51814c6300_0, C4<0>, C4<0>, C4<0>;
L_0x5a51814c9840 .functor NOT 1, v0x5a51814c63a0_0, C4<0>, C4<0>, C4<0>;
L_0x5a51814c9900 .functor AND 1, L_0x5a518149b600, L_0x5a51814c9840, C4<1>, C4<1>;
L_0x5a51814c99a0 .functor AND 1, L_0x5a51814c9900, v0x5a51814c6440_0, C4<1>, C4<1>;
L_0x5a51814c9a40 .functor NOT 1, v0x5a51814c6580_0, C4<0>, C4<0>, C4<0>;
L_0x5a51814c9b40 .functor AND 1, L_0x5a51814c99a0, L_0x5a51814c9a40, C4<1>, C4<1>;
L_0x5a51814c9c40 .functor NOT 1, v0x5a51814c63a0_0, C4<0>, C4<0>, C4<0>;
L_0x5a51814c9cb0 .functor AND 1, v0x5a51814c6300_0, L_0x5a51814c9c40, C4<1>, C4<1>;
L_0x5a51814c9dc0 .functor NOT 1, v0x5a51814c6440_0, C4<0>, C4<0>, C4<0>;
L_0x5a51814c9e30 .functor AND 1, L_0x5a51814c9cb0, L_0x5a51814c9dc0, C4<1>, C4<1>;
L_0x5a51814c9fa0 .functor AND 1, L_0x5a51814c9e30, v0x5a51814c6580_0, C4<1>, C4<1>;
L_0x5a51814ca010 .functor OR 1, L_0x5a51814c9b40, L_0x5a51814c9fa0, C4<0>, C4<0>;
L_0x5a51814ca190 .functor NOT 1, v0x5a51814c63a0_0, C4<0>, C4<0>, C4<0>;
L_0x5a51814ca200 .functor AND 1, v0x5a51814c6300_0, L_0x5a51814ca190, C4<1>, C4<1>;
L_0x5a51814ca120 .functor AND 1, L_0x5a51814ca200, v0x5a51814c6440_0, C4<1>, C4<1>;
L_0x5a51814ca390 .functor AND 1, L_0x5a51814ca120, v0x5a51814c6580_0, C4<1>, C4<1>;
L_0x5a51814ca4e0 .functor OR 1, L_0x5a51814ca010, L_0x5a51814ca390, C4<0>, C4<0>;
L_0x5a51814ca5f0 .functor AND 1, v0x5a51814c6300_0, v0x5a51814c63a0_0, C4<1>, C4<1>;
L_0x5a51814ca810 .functor AND 1, L_0x5a51814ca5f0, v0x5a51814c6440_0, C4<1>, C4<1>;
L_0x5a51814ca9e0 .functor NOT 1, v0x5a51814c6580_0, C4<0>, C4<0>, C4<0>;
L_0x5a51814cab00 .functor AND 1, L_0x5a51814ca810, L_0x5a51814ca9e0, C4<1>, C4<1>;
L_0x5a51814cac10 .functor OR 1, L_0x5a51814ca4e0, L_0x5a51814cab00, C4<0>, C4<0>;
L_0x5a51814cade0 .functor AND 1, v0x5a51814c6300_0, v0x5a51814c63a0_0, C4<1>, C4<1>;
L_0x5a51814caf60 .functor AND 1, L_0x5a51814cade0, v0x5a51814c6440_0, C4<1>, C4<1>;
L_0x5a51814cb0f0 .functor AND 1, L_0x5a51814caf60, v0x5a51814c6580_0, C4<1>, C4<1>;
L_0x5a51814cb2c0 .functor OR 1, L_0x5a51814cac10, L_0x5a51814cb0f0, C4<0>, C4<0>;
v0x5a51814c6a50_0 .net *"_ivl_0", 0 0, L_0x5a518149b600;  1 drivers
v0x5a51814c6b30_0 .net *"_ivl_10", 0 0, L_0x5a51814c9b40;  1 drivers
v0x5a51814c6c10_0 .net *"_ivl_12", 0 0, L_0x5a51814c9c40;  1 drivers
v0x5a51814c6d00_0 .net *"_ivl_14", 0 0, L_0x5a51814c9cb0;  1 drivers
v0x5a51814c6de0_0 .net *"_ivl_16", 0 0, L_0x5a51814c9dc0;  1 drivers
v0x5a51814c6f10_0 .net *"_ivl_18", 0 0, L_0x5a51814c9e30;  1 drivers
v0x5a51814c6ff0_0 .net *"_ivl_2", 0 0, L_0x5a51814c9840;  1 drivers
v0x5a51814c70d0_0 .net *"_ivl_20", 0 0, L_0x5a51814c9fa0;  1 drivers
v0x5a51814c71b0_0 .net *"_ivl_22", 0 0, L_0x5a51814ca010;  1 drivers
v0x5a51814c7290_0 .net *"_ivl_24", 0 0, L_0x5a51814ca190;  1 drivers
v0x5a51814c7370_0 .net *"_ivl_26", 0 0, L_0x5a51814ca200;  1 drivers
v0x5a51814c7450_0 .net *"_ivl_28", 0 0, L_0x5a51814ca120;  1 drivers
v0x5a51814c7530_0 .net *"_ivl_30", 0 0, L_0x5a51814ca390;  1 drivers
v0x5a51814c7610_0 .net *"_ivl_32", 0 0, L_0x5a51814ca4e0;  1 drivers
v0x5a51814c76f0_0 .net *"_ivl_34", 0 0, L_0x5a51814ca5f0;  1 drivers
v0x5a51814c77d0_0 .net *"_ivl_36", 0 0, L_0x5a51814ca810;  1 drivers
v0x5a51814c78b0_0 .net *"_ivl_38", 0 0, L_0x5a51814ca9e0;  1 drivers
v0x5a51814c7990_0 .net *"_ivl_4", 0 0, L_0x5a51814c9900;  1 drivers
v0x5a51814c7a70_0 .net *"_ivl_40", 0 0, L_0x5a51814cab00;  1 drivers
v0x5a51814c7b50_0 .net *"_ivl_42", 0 0, L_0x5a51814cac10;  1 drivers
v0x5a51814c7c30_0 .net *"_ivl_44", 0 0, L_0x5a51814cade0;  1 drivers
v0x5a51814c7d10_0 .net *"_ivl_46", 0 0, L_0x5a51814caf60;  1 drivers
v0x5a51814c7df0_0 .net *"_ivl_48", 0 0, L_0x5a51814cb0f0;  1 drivers
v0x5a51814c7ed0_0 .net *"_ivl_6", 0 0, L_0x5a51814c99a0;  1 drivers
v0x5a51814c7fb0_0 .net *"_ivl_8", 0 0, L_0x5a51814c9a40;  1 drivers
v0x5a51814c8090_0 .net "a", 0 0, v0x5a51814c6300_0;  alias, 1 drivers
v0x5a51814c8130_0 .net "b", 0 0, v0x5a51814c63a0_0;  alias, 1 drivers
v0x5a51814c8220_0 .net "c", 0 0, v0x5a51814c6440_0;  alias, 1 drivers
v0x5a51814c8310_0 .net "d", 0 0, v0x5a51814c6580_0;  alias, 1 drivers
v0x5a51814c8400_0 .net "q", 0 0, L_0x5a51814cb2c0;  alias, 1 drivers
S_0x5a51814c8560 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5a51814962a0;
 .timescale -12 -12;
E_0x5a5181495960 .event anyedge, v0x5a51814c9210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5a51814c9210_0;
    %nor/r;
    %assign/vec4 v0x5a51814c9210_0, 0;
    %wait E_0x5a5181495960;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5a51814c5af0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c6580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c6440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c63a0_0, 0;
    %assign/vec4 v0x5a51814c6300_0, 0;
    %wait E_0x5a518147e820;
    %wait E_0x5a5181495e10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c6580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c6440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c63a0_0, 0;
    %assign/vec4 v0x5a51814c6300_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a5181495bc0;
    %load/vec4 v0x5a51814c6300_0;
    %load/vec4 v0x5a51814c63a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a51814c6440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a51814c6580_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c6580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c6440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c63a0_0, 0;
    %assign/vec4 v0x5a51814c6300_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5a51814c6100;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a5181495bc0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c6580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c6440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a51814c63a0_0, 0;
    %assign/vec4 v0x5a51814c6300_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5a51814962a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a51814c8ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a51814c9210_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5a51814962a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5a51814c8ef0_0;
    %inv;
    %store/vec4 v0x5a51814c8ef0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5a51814962a0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5a51814c64e0_0, v0x5a51814c9370_0, v0x5a51814c8d10_0, v0x5a51814c8db0_0, v0x5a51814c8e50_0, v0x5a51814c8f90_0, v0x5a51814c90d0_0, v0x5a51814c9030_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5a51814962a0;
T_7 ;
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5a51814962a0;
T_8 ;
    %wait E_0x5a5181495bc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a51814c9170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a51814c9170_0, 4, 32;
    %load/vec4 v0x5a51814c92b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a51814c9170_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a51814c9170_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a51814c9170_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5a51814c90d0_0;
    %load/vec4 v0x5a51814c90d0_0;
    %load/vec4 v0x5a51814c9030_0;
    %xor;
    %load/vec4 v0x5a51814c90d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a51814c9170_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5a51814c9170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a51814c9170_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth1/circuit4/iter0/response1/top_module.sv";
