Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Tue Apr 26 06:55:37 2011 (mem=46.5M) ---
--- Running on ecelinux26.ecn.purdue.edu (x86_64 w/Linux 2.6.18-238.9.1.el5) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/IIT/v2.1/lib/ami05/lib/iit05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Apr 26 07:12:27 2011
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Tue Apr 26 07:12:27 2011
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/USB_RCVR.v'
Module \**SEQGEN**  not defined.  Created automatically.
**WARN: (ENCVL-346):	Module \**SEQGEN**  is not defined in LEF files.  It will be treated as an empty module.
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 254.023M, initial mem = 46.492M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=254.0M) ***
Set top cell to USB_RCVR.
Reading common timing library '/package/eda/cells/IIT/v2.1/lib/ami05/lib/iit05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'iit05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'iit05_stdcells'.
 read 39 cells in library 'iit05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.4M, fe_cpu=0.12min, fe_mem=254.5M) ***
**WARN: (ENCDB-2504):	Cell \**SEQGEN**  is instantiated in the Verilog netlist, but is not defined.
Mark pin Q of cell \**SEQGEN**  output for net ctr0[1] in module U_CLKDIV 
Found empty module (\**SEQGEN** ).
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell USB_RCVR ...
*** Netlist is unique.
** info: there are 66 modules.
** info: there are 1338 stdCell insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 255.371M, initial mem = 46.492M) ***
*info - Done with setDoAssign with 2 assigns removed and 0 assigns could not be removed.
**ERROR: (ENCCTE-29):	**ERROR: Cannot open (for read) Timing Constraint file: "encounter.pt".
Reasonfor error: No such file or directory
**ERROR: (ENCSYT-16027):	Failed to read timing constraint file encounter.pt
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 8: Pad: U1 W PADNW
  Reason: unable to determine object from name.
**WARN: (ENCFP-788):	Cell 'BUFX4' for IO 'U3' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'BUFX4' for IO 'U4' has LEF CLASS other than PAD or sub class AreaIo.
**Warn: ignored IO file "encounter.io" line 11: Pad: U5 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 12: Pad: U6 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 13: Pad: U7 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 14: Pad: U8 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 15: Pad: U9 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 16: Pad: U10 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 17: Pad: U11 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 18: Pad: U12 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 19: Pad: U20 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 20: Pad: U21 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 21: Pad: U13 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 22: Pad: U14 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 23: Pad: U15 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 24: Pad: U16 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 25: Pad: U17 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 26: Pad: U18 W
  Reason: unable to determine object from name.
**WARN: (ENCFP-788):	Cell 'INVX8' for IO 'U2' has LEF CLASS other than PAD or sub class AreaIo.
**Warn: ignored IO file "encounter.io" line 28: Pad: U19 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 29: Pad: U22 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 30: Pad: U23 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 31: Pad: U24 NW
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 32: Pad: U25 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 33: Pad: U26 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 34: Pad: U27 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 35: Pad: U28 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 36: Pad: U29 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 37: Pad: U30 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 38: Pad: U31 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 39: Pad: U32 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 40: Pad: U33 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 41: Pad: U34 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 42: Pad: U35 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 43: Pad: U36 NE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 44: Pad: U37 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 45: Pad: U38 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 46: Pad: U39 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 47: Pad: U40 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 48: Pad: U41 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 49: Pad: U42 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 50: Pad: U43 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 51: Pad: U44 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 52: Pad: U45 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 53: Pad: U46 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 54: Pad: U47 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 55: Pad: U48 SW
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 56: Pad: U49 SE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 57: Pad: U50 S
  Reason: unable to determine object from name.
**WARN: (ENCDB-2513):	Given orientation not legal, U2 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, U3 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell BUFX4.
**WARN: (ENCDB-2513):	Given orientation not legal, U4 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell BUFX4.
Adjusting Core to Left to: 1.2000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
**WARN: (ENCDB-2513):	Given orientation not legal, U2 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, U3 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell BUFX4.
**WARN: (ENCDB-2513):	Given orientation not legal, U4 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell BUFX4.
Adjusting Core to Left to: 51.6000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance U3 to match row orient.
Flip instance U4 to match row orient.
Flip instance U2 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
*** Start deleteBufferTree ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 270.4M)
Number of Loop : 0
Start delay calculation (mem=270.375M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=274.383M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 274.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 26 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=274.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=274.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=274.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**ERROR: (ENCCTE-8):	CTE TimingGraph Initialization Failed due to previous errors. This may cause CTE not reporting any paths. Check the logfile for the errors and fix them.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**WARN: (ENCSP-162):	Failed to build timing graph.
Timing-driven placement option disabled.
#std cell=1312 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1316 #term=4431 #term/net=3.37, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 1312 single + 0 double + 0 multi
Total standard cell length = 21.9312 (mm), area = 0.6579 (mm^2)
Average module density = 0.596.
Density for the design = 0.596.
       = stdcell_area 9125 (657000 um^2) / alloc_area 15317 (1102824 um^2).
Pin Density = 0.485.
            = total # of pins 4431 / total Instance area 9138.
Iteration  1: Total net bbox = 1.082e+04 (4.52e+03 6.29e+03)
              Est.  stn bbox = 1.082e+04 (4.52e+03 6.29e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 275.3M
Iteration  2: Total net bbox = 1.082e+04 (4.52e+03 6.29e+03)
              Est.  stn bbox = 1.082e+04 (4.52e+03 6.29e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 275.3M
Iteration  3: Total net bbox = 9.813e+03 (4.10e+03 5.71e+03)
              Est.  stn bbox = 9.813e+03 (4.10e+03 5.71e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 275.4M
Iteration  4: Total net bbox = 5.367e+04 (2.87e+04 2.49e+04)
              Est.  stn bbox = 5.367e+04 (2.87e+04 2.49e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 275.4M
Iteration  5: Total net bbox = 8.059e+04 (4.33e+04 3.73e+04)
              Est.  stn bbox = 8.059e+04 (4.33e+04 3.73e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 275.4M
Iteration  6: Total net bbox = 9.702e+04 (5.15e+04 4.55e+04)
              Est.  stn bbox = 9.702e+04 (5.15e+04 4.55e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 275.5M
Iteration  7: Total net bbox = 1.070e+05 (5.69e+04 5.01e+04)
              Est.  stn bbox = 1.325e+05 (7.05e+04 6.21e+04)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 275.4M
Iteration  8: Total net bbox = 1.070e+05 (5.69e+04 5.01e+04)
              Est.  stn bbox = 1.325e+05 (7.05e+04 6.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 275.4M
Iteration  9: Total net bbox = 1.316e+05 (6.90e+04 6.27e+04)
              Est.  stn bbox = 1.581e+05 (8.32e+04 7.49e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 275.6M
Iteration 10: Total net bbox = 1.409e+05 (7.67e+04 6.43e+04)
              Est.  stn bbox = 1.680e+05 (9.15e+04 7.65e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 275.6M
*** cost = 1.409e+05 (7.67e+04 6.43e+04) (cpu for global=0:00:05.1) real=0:00:05.0***
Core Placement runtime cpu: 0:00:05.1 real: 0:00:05.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 402 insts, mean move: 7.06 um, max move: 42.00 um
	max move on inst (U_11/MAPPING/UWFC/WPU1/gray_r_reg[2]): (535.20, 411.00) --> (547.20, 381.00)
Placement tweakage begins.
wire length = 1.415e+05 = 7.686e+04 H + 6.460e+04 V
wire length = 1.310e+05 = 6.724e+04 H + 6.373e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 431 insts, mean move: 29.41 um, max move: 92.40 um
	max move on inst (U_0/U64): (878.40, 141.00) --> (816.00, 111.00)
move report: rPlace moves 707 insts, mean move: 20.52 um, max move: 92.40 um
	max move on inst (U_0/U64): (878.40, 141.00) --> (816.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        92.40 um
  inst (U_0/U64) with max move: (878.4, 141) -> (816, 111)
  mean    (X+Y) =        20.52 um
Total instances flipped for WireLenOpt: 51
Total instances flipped, including legalization: 396
Total instances moved : 707
*** cpu=0:00:00.3   mem=276.0M  mem(used)=0.5M***
Total net length = 1.313e+05 (6.726e+04 6.404e+04) (ext = 5.739e+03)
*** End of Placement (cpu=0:00:05.5, real=0:00:06.0, mem=276.0M) ***
default core: bins with density >  0.75 = 6.25 % ( 1 / 16 )
*** Free Virtual Timing Model ...(mem=276.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 276.0M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=276.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1213200 1150950)
coreBox:    (81600 51000) (1133400 1101000)

Phase 1a route (0:00:00.0 277.3M):
Est net length = 1.650e+05um = 8.576e+04H + 7.919e+04V
Usage: (25.1%H 38.1%V) = (1.061e+05um 1.933e+05um) = (8766 6446)
Obstruct: 12 = 0 (0.0%H) + 12 (0.3%V)
Overflow: 125 = 0 (0.00% H) + 125 (3.52% V)

Phase 1b route (0:00:00.0 278.6M):
Usage: (25.0%H 38.1%V) = (1.059e+05um 1.933e+05um) = (8749 6446)
Overflow: 122 = 0 (0.00% H) + 122 (3.45% V)

Phase 1c route (0:00:00.0 278.6M):
Usage: (25.0%H 38.3%V) = (1.056e+05um 1.940e+05um) = (8728 6467)
Overflow: 107 = 0 (0.00% H) + 107 (3.02% V)

Phase 1d route (0:00:00.0 278.6M):
Usage: (25.0%H 38.3%V) = (1.058e+05um 1.944e+05um) = (8743 6483)
Overflow: 88 = 0 (0.00% H) + 88 (2.49% V)

Phase 1e route (0:00:00.0 279.2M):
Usage: (25.0%H 38.5%V) = (1.057e+05um 1.950e+05um) = (8730 6502)
Overflow: 66 = 0 (0.00% H) + 66 (1.88% V)

Phase 1f route (0:00:00.0 279.2M):
Usage: (25.2%H 38.6%V) = (1.065e+05um 1.959e+05um) = (8799 6531)
Overflow: 29 = 0 (0.00% H) + 29 (0.82% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	29	 0.82%
--------------------------------------
  0:	0	 0.00%	483	13.66%
  1:	6	 0.17%	541	15.30%
  2:	25	 0.70%	610	17.25%
  3:	74	 2.09%	645	18.24%
  4:	202	 5.69%	411	11.62%
  5:	313	 8.82%	643	18.18%
  6:	413	11.64%	19	 0.54%
  7:	622	17.53%	0	 0.00%
  8:	815	22.96%	0	 0.00%
  9:	648	18.26%	0	 0.00%
 10:	431	12.14%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%


Global route (cpu=0.1s real=0.0s 278.0M)


*** After '-updateRemainTrks' operation: 

Usage: (25.2%H 38.6%V) = (1.065e+05um 1.959e+05um) = (8799 6531)
Overflow: 29 = 0 (0.00% H) + 29 (0.82% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	29	 0.82%
--------------------------------------
  0:	0	 0.00%	483	13.66%
  1:	6	 0.17%	541	15.30%
  2:	25	 0.70%	610	17.25%
  3:	74	 2.09%	645	18.24%
  4:	202	 5.69%	411	11.62%
  5:	313	 8.82%	643	18.18%
  6:	413	11.64%	19	 0.54%
  7:	622	17.53%	0	 0.00%
  8:	815	22.96%	0	 0.00%
  9:	648	18.26%	0	 0.00%
 10:	431	12.14%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%



*** Completed Phase 1 route (0:00:00.1 276.0M) ***


Total length: 1.738e+05um, number of vias: 8585
M1(H) length: 0.000e+00um, number of vias: 4414
M2(V) length: 8.933e+04um, number of vias: 4171
M3(H) length: 8.446e+04um
*** Completed Phase 2 route (0:00:00.1 277.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=277.3M) ***
Peak Memory Usage was 276.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=277.3M) ***

Extraction called for design 'USB_RCVR' of instances=1312 and nets=1323 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 277.316M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 277.3M)
Number of Loop : 0
Start delay calculation (mem=277.316M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=277.316M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 277.3M) ***

Netlist preparation processing... 
Removed 4 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:13.6 mem=277.6M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
*** Finished delays update (0:00:13.9 mem=277.6M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 277.6M **
*info: Start fixing DRV (Mem = 277.58M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (277.6M)
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=277.6M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.594764
Start fixing design rules ... (0:00:00.0 277.6M)
Done fixing design rule (0:00:01.4 278.2M)

Summary:
45 buffers added on 35 nets (with 21 drivers resized)

Density after buffering = 0.604165
*** Completed dpFixDRCViolation (0:00:01.5 278.2M)

Re-routed 101 nets
Extraction called for design 'USB_RCVR' of instances=1353 and nets=1367 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 278.219M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 278.2M)
Number of Loop : 0
Start delay calculation (mem=278.219M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=278.219M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 278.2M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    31
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 278.22M).
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 278.2M **
*** Starting optFanout (278.2M)
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=278.2M) ***
Start fixing timing ... (0:00:00.1 278.2M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 278.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.604165
*** Completed optFanout (0:00:00.2 278.2M)

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 278.2M **
*** Check timing (0:00:00.0)
************ Recovering area ***************
*** Starting Area Reclaim ***
** Density before area reclaim = 60.417% **

*** starting 1-st reclaim pass: 1046 instances 
*** starting 2-nd reclaim pass: 1039 instances 
*** starting 3-rd reclaim pass: 47 instances 


** Area Reclaim Summary: Buffer Deletion = 5 Declone = 2 Downsize = 3 **
** Density Change = 0.150% **
** Density after area reclaim = 60.266% **
*** Finished Area Reclaim (0:00:00.3) ***
*** Starting sequential cell resizing ***
density before resizing = 60.266%
*summary:      0 instances changed cell type
density after resizing = 60.266%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=278.4M) ***
density before resizing = 60.266%
* summary of transition time violation fixes:
*summary:      3 instances changed cell type
density after resizing = 60.286%
*** Starting trialRoute (mem=278.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1213200 1150950)
coreBox:    (81600 51000) (1133400 1101000)

Phase 1a route (0:00:00.0 279.7M):
Est net length = 1.682e+05um = 8.758e+04H + 8.066e+04V
Usage: (25.6%H 38.7%V) = (1.081e+05um 1.967e+05um) = (8929 6559)
Obstruct: 12 = 0 (0.0%H) + 12 (0.3%V)
Overflow: 135 = 0 (0.00% H) + 135 (3.82% V)

Phase 1b route (0:00:00.0 281.0M):
Usage: (25.5%H 38.7%V) = (1.079e+05um 1.967e+05um) = (8912 6559)
Overflow: 132 = 0 (0.00% H) + 132 (3.74% V)

Phase 1c route (0:00:00.0 281.0M):
Usage: (25.4%H 38.8%V) = (1.076e+05um 1.972e+05um) = (8891 6576)
Overflow: 115 = 0 (0.00% H) + 115 (3.25% V)

Phase 1d route (0:00:00.0 281.0M):
Usage: (25.5%H 39.0%V) = (1.078e+05um 1.978e+05um) = (8905 6594)
Overflow: 95 = 0 (0.00% H) + 95 (2.69% V)

Phase 1e route (0:00:00.0 281.5M):
Usage: (25.4%H 39.1%V) = (1.072e+05um 1.985e+05um) = (8862 6618)
Overflow: 80 = 0 (0.00% H) + 80 (2.26% V)

Phase 1f route (0:00:00.0 281.5M):
Usage: (25.6%H 39.3%V) = (1.081e+05um 1.996e+05um) = (8933 6654)
Overflow: 28 = 0 (0.00% H) + 28 (0.79% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	28	 0.79%
--------------------------------------
  0:	0	 0.00%	521	14.73%
  1:	4	 0.11%	516	14.59%
  2:	20	 0.56%	622	17.59%
  3:	70	 1.97%	642	18.15%
  4:	215	 6.06%	399	11.28%
  5:	342	 9.64%	634	17.92%
  6:	438	12.34%	19	 0.54%
  7:	603	16.99%	0	 0.00%
  8:	802	22.60%	0	 0.00%
  9:	628	17.70%	0	 0.00%
 10:	427	12.03%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%


Global route (cpu=0.1s real=0.0s 280.2M)


*** After '-updateRemainTrks' operation: 

Usage: (25.6%H 39.3%V) = (1.081e+05um 1.996e+05um) = (8933 6654)
Overflow: 28 = 0 (0.00% H) + 28 (0.79% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	28	 0.79%
--------------------------------------
  0:	0	 0.00%	521	14.73%
  1:	4	 0.11%	516	14.59%
  2:	20	 0.56%	622	17.59%
  3:	70	 1.97%	642	18.15%
  4:	215	 6.06%	399	11.28%
  5:	342	 9.64%	634	17.92%
  6:	438	12.34%	19	 0.54%
  7:	603	16.99%	0	 0.00%
  8:	802	22.60%	0	 0.00%
  9:	628	17.70%	0	 0.00%
 10:	427	12.03%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%



*** Completed Phase 1 route (0:00:00.1 278.4M) ***


Total length: 1.771e+05um, number of vias: 8662
M1(H) length: 0.000e+00um, number of vias: 4477
M2(V) length: 9.122e+04um, number of vias: 4185
M3(H) length: 8.589e+04um
*** Completed Phase 2 route (0:00:00.1 278.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=278.4M) ***
Peak Memory Usage was 278.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=278.4M) ***

Extraction called for design 'USB_RCVR' of instances=1346 and nets=1360 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 271.914M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 278.4M)
Number of Loop : 0
Start delay calculation (mem=278.430M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=278.430M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 278.4M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 278.4M **
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
Density : 0.6029
Max route overflow : 0.0079
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:00.1 mem=280.6M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
*** Finished delays update (0:00:00.4 mem=280.6M) ***
*** Done optCritPath (0:00:00.5 280.63M) ***
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 278.6M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Check timing (0:00:00.1)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
Density : 0.6029
Max route overflow : 0.0079
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:00.1 mem=281.4M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
*** Finished delays update (0:00:00.4 mem=281.4M) ***
*** Done optCritPath (0:00:00.5 281.37M) ***
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 279.4M **
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 279.4M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=279.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=272.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=272.8M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**ERROR: (ENCCTE-8):	CTE TimingGraph Initialization Failed due to previous errors. This may cause CTE not reporting any paths. Check the logfile for the errors and fix them.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**WARN: (ENCSP-162):	Failed to build timing graph.
Timing-driven placement option disabled.
#std cell=1346 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1351 #term=4497 #term/net=3.33, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 1346 single + 0 double + 0 multi
Total standard cell length = 22.1928 (mm), area = 0.6658 (mm^2)
Average module density = 0.603.
Density for the design = 0.603.
       = stdcell_area 9234 (664848 um^2) / alloc_area 15317 (1102824 um^2).
Pin Density = 0.486.
            = total # of pins 4497 / total Instance area 9247.
Iteration 10: Total net bbox = 1.384e+05 (7.04e+04 6.79e+04)
              Est.  stn bbox = 1.671e+05 (8.45e+04 8.26e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 272.8M
Iteration 11: Total net bbox = 1.471e+05 (7.78e+04 6.93e+04)
              Est.  stn bbox = 1.758e+05 (9.19e+04 8.39e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 272.8M
*** cost = 1.471e+05 (7.78e+04 6.93e+04) (cpu for global=0:00:01.0) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.2, real=0:00:01.0)
move report: preRPlace moves 326 insts, mean move: 8.79 um, max move: 58.80 um
	max move on inst (U_11/MAPPING/UWFC/wrptr_r1_reg[0]): (604.80, 501.00) --> (633.60, 471.00)
Placement tweakage begins.
wire length = 1.481e+05 = 7.858e+04 H + 6.950e+04 V
wire length = 1.374e+05 = 6.855e+04 H + 6.883e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 458 insts, mean move: 31.19 um, max move: 153.60 um
	max move on inst (U_7/U36): (367.20, 51.00) --> (213.60, 51.00)
move report: rPlace moves 666 insts, mean move: 23.82 um, max move: 147.60 um
	max move on inst (U_5/MAPPING/UFIFORAM/U75): (897.60, 681.00) --> (840.00, 591.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       147.60 um
  inst (U_5/MAPPING/UFIFORAM/U75) with max move: (897.6, 681) -> (840, 591)
  mean    (X+Y) =        23.82 um
Total instances flipped for WireLenOpt: 50
Total instances flipped, including legalization: 452
Total instances moved : 666
*** cpu=0:00:00.3   mem=272.8M  mem(used)=0.0M***
Total net length = 1.375e+05 (6.854e+04 6.892e+04) (ext = 5.857e+03)
*** End of Placement (cpu=0:00:01.4, real=0:00:02.0, mem=272.8M) ***
default core: bins with density >  0.75 = 18.8 % ( 3 / 16 )
*** Free Virtual Timing Model ...(mem=272.8M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:13, real = 0: 0:14, mem = 272.8M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 1346
*info: Unplaced = 0
Placement Density:60.29%(664848/1102824)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:12:42 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteConnectBlockPin set to false
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 486.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 24 used
Read in 1346 components
  1346 core components: 0 unplaced, 1343 placed, 3 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 2709 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-469):	instance U3 is not placed within row, followpin rail mayCPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 72
  Number of Followpin connections: 36
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 491.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Apr 26 07:12:42 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 07:12:42 2011

sroute post-processing starts at Tue Apr 26 07:12:42 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 07:12:42 2011


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 272.85 megs
<CMD> trialRoute
*** Starting trialRoute (mem=272.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1213200 1150950)
coreBox:    (81600 51000) (1133400 1101000)

Phase 1a route (0:00:00.0 273.8M):
Est net length = 1.669e+05um = 8.611e+04H + 8.083e+04V
Usage: (25.2%H 38.7%V) = (1.067e+05um 1.961e+05um) = (8808 6539)
Obstruct: 9 = 0 (0.0%H) + 9 (0.3%V)
Overflow: 105 = 0 (0.00% H) + 105 (2.97% V)

Phase 1b route (0:00:00.0 274.8M):
Usage: (25.2%H 38.7%V) = (1.065e+05um 1.961e+05um) = (8792 6539)
Overflow: 102 = 0 (0.00% H) + 102 (2.88% V)

Phase 1c route (0:00:00.0 274.8M):
Usage: (25.1%H 38.7%V) = (1.061e+05um 1.965e+05um) = (8762 6550)
Overflow: 93 = 0 (0.00% H) + 93 (2.64% V)

Phase 1d route (0:00:00.0 274.8M):
Usage: (25.1%H 38.9%V) = (1.063e+05um 1.971e+05um) = (8782 6573)
Overflow: 69 = 0 (0.00% H) + 69 (1.94% V)

Phase 1e route (0:00:00.0 275.5M):
Usage: (25.1%H 39.0%V) = (1.061e+05um 1.976e+05um) = (8763 6588)
Overflow: 54 = 0 (0.00% H) + 54 (1.53% V)

Phase 1f route (0:00:00.0 275.5M):
Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%


Global route (cpu=0.1s real=1.0s 274.5M)


*** After '-updateRemainTrks' operation: 

Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%



*** Completed Phase 1 route (0:00:00.1 272.8M) ***


Total length: 1.751e+05um, number of vias: 8659
M1(H) length: 0.000e+00um, number of vias: 4480
M2(V) length: 9.093e+04um, number of vias: 4179
M3(H) length: 8.420e+04um
*** Completed Phase 2 route (0:00:00.1 272.8M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=272.8M) ***
Peak Memory Usage was 272.8M 
*** Finished trialRoute (cpu=0:00:00.2 mem=272.8M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=272.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1213200 1150950)
coreBox:    (81600 51000) (1133400 1101000)

Phase 1a route (0:00:00.0 274.1M):
Est net length = 1.669e+05um = 8.611e+04H + 8.083e+04V
Usage: (25.2%H 38.7%V) = (1.067e+05um 1.961e+05um) = (8808 6539)
Obstruct: 9 = 0 (0.0%H) + 9 (0.3%V)
Overflow: 105 = 0 (0.00% H) + 105 (2.97% V)

Phase 1b route (0:00:00.0 275.4M):
Usage: (25.2%H 38.7%V) = (1.065e+05um 1.961e+05um) = (8792 6539)
Overflow: 102 = 0 (0.00% H) + 102 (2.88% V)

Phase 1c route (0:00:00.0 275.4M):
Usage: (25.1%H 38.7%V) = (1.061e+05um 1.965e+05um) = (8762 6550)
Overflow: 93 = 0 (0.00% H) + 93 (2.64% V)

Phase 1d route (0:00:00.0 275.4M):
Usage: (25.1%H 38.9%V) = (1.063e+05um 1.971e+05um) = (8782 6573)
Overflow: 69 = 0 (0.00% H) + 69 (1.94% V)

Phase 1e route (0:00:00.0 276.0M):
Usage: (25.1%H 39.0%V) = (1.061e+05um 1.976e+05um) = (8763 6588)
Overflow: 54 = 0 (0.00% H) + 54 (1.53% V)

Phase 1f route (0:00:00.0 276.0M):
Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%


Global route (cpu=0.1s real=0.0s 274.8M)


*** After '-updateRemainTrks' operation: 

Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%



*** Completed Phase 1 route (0:00:00.1 272.8M) ***


Total length: 1.751e+05um, number of vias: 8659
M1(H) length: 0.000e+00um, number of vias: 4480
M2(V) length: 9.093e+04um, number of vias: 4179
M3(H) length: 8.420e+04um
*** Completed Phase 2 route (0:00:00.1 272.8M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=272.8M) ***
Peak Memory Usage was 272.8M 
*** Finished trialRoute (cpu=0:00:00.2 mem=272.8M) ***

Extraction called for design 'USB_RCVR' of instances=1346 and nets=1360 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 272.848M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.76 sec
Total Real time: 1.0 sec
Total Memory Usage: 279.839844 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 279.8M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=279.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=279.9M) ***

**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 279.9M **
*info: Start fixing DRV (Mem = 279.86M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 279.86M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=279.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 279.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 279.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 280.0M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 0 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=280.0M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...


***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=285.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
**WARN: (ENCCK-313):	You have not specified a clock tree. Use the specifyClockTree command to do so.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=285.0M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=285.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1213200 1150950)
coreBox:    (81600 51000) (1133400 1101000)

Phase 1a route (0:00:00.0 286.3M):
Est net length = 1.669e+05um = 8.611e+04H + 8.083e+04V
Usage: (25.2%H 38.7%V) = (1.067e+05um 1.961e+05um) = (8808 6539)
Obstruct: 9 = 0 (0.0%H) + 9 (0.3%V)
Overflow: 105 = 0 (0.00% H) + 105 (2.97% V)

Phase 1b route (0:00:00.0 287.5M):
Usage: (25.2%H 38.7%V) = (1.065e+05um 1.961e+05um) = (8792 6539)
Overflow: 102 = 0 (0.00% H) + 102 (2.88% V)

Phase 1c route (0:00:00.0 287.5M):
Usage: (25.1%H 38.7%V) = (1.061e+05um 1.965e+05um) = (8762 6550)
Overflow: 93 = 0 (0.00% H) + 93 (2.64% V)

Phase 1d route (0:00:00.0 287.5M):
Usage: (25.1%H 38.9%V) = (1.063e+05um 1.971e+05um) = (8782 6573)
Overflow: 69 = 0 (0.00% H) + 69 (1.94% V)

Phase 1e route (0:00:00.0 288.2M):
Usage: (25.1%H 39.0%V) = (1.061e+05um 1.976e+05um) = (8763 6588)
Overflow: 54 = 0 (0.00% H) + 54 (1.53% V)

Phase 1f route (0:00:00.0 288.2M):
Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%


Global route (cpu=0.1s real=1.0s 286.9M)


*** After '-updateRemainTrks' operation: 

Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%



*** Completed Phase 1 route (0:00:00.1 285.0M) ***


Total length: 1.751e+05um, number of vias: 8659
M1(H) length: 0.000e+00um, number of vias: 4480
M2(V) length: 9.093e+04um, number of vias: 4179
M3(H) length: 8.420e+04um
*** Completed Phase 2 route (0:00:00.1 285.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=285.0M) ***
Peak Memory Usage was 285.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=285.0M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=278.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1213200 1150950)
coreBox:    (81600 51000) (1133400 1101000)

Phase 1a route (0:00:00.0 279.6M):
Est net length = 1.669e+05um = 8.611e+04H + 8.083e+04V
Usage: (25.2%H 38.7%V) = (1.067e+05um 1.961e+05um) = (8808 6539)
Obstruct: 9 = 0 (0.0%H) + 9 (0.3%V)
Overflow: 105 = 0 (0.00% H) + 105 (2.97% V)

Phase 1b route (0:00:00.0 280.9M):
Usage: (25.2%H 38.7%V) = (1.065e+05um 1.961e+05um) = (8792 6539)
Overflow: 102 = 0 (0.00% H) + 102 (2.88% V)

Phase 1c route (0:00:00.0 280.9M):
Usage: (25.1%H 38.7%V) = (1.061e+05um 1.965e+05um) = (8762 6550)
Overflow: 93 = 0 (0.00% H) + 93 (2.64% V)

Phase 1d route (0:00:00.0 280.9M):
Usage: (25.1%H 38.9%V) = (1.063e+05um 1.971e+05um) = (8782 6573)
Overflow: 69 = 0 (0.00% H) + 69 (1.94% V)

Phase 1e route (0:00:00.0 281.5M):
Usage: (25.1%H 39.0%V) = (1.061e+05um 1.976e+05um) = (8763 6588)
Overflow: 54 = 0 (0.00% H) + 54 (1.53% V)

Phase 1f route (0:00:00.0 281.5M):
Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%


Global route (cpu=0.1s real=0.0s 280.3M)


*** After '-updateRemainTrks' operation: 

Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%



*** Completed Phase 1 route (0:00:00.1 278.3M) ***


Total length: 1.751e+05um, number of vias: 8659
M1(H) length: 0.000e+00um, number of vias: 4480
M2(V) length: 9.093e+04um, number of vias: 4179
M3(H) length: 8.420e+04um
*** Completed Phase 2 route (0:00:00.1 278.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=278.3M) ***
Peak Memory Usage was 278.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=278.3M) ***

Extraction called for design 'USB_RCVR' of instances=1346 and nets=1360 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 278.344M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.77 sec
Total Real time: 1.0 sec
Total Memory Usage: 284.96875 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'USB_RCVR' of instances=1346 and nets=1360 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 284.969M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 278.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=278.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=278.5M) ***

**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:23.1, mem=278.5M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 284.9M)
Number of Loop : 0
Start delay calculation (mem=284.945M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=284.945M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 284.9M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.4, REAL=0:00:00.0, totSessionCpu=0:00:23.5, mem=284.9M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=278.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 1.439e+05 (7.271e+04 7.119e+04) (ext = 5.845e+03)
default core: bins with density >  0.75 = 18.8 % ( 3 / 16 )
*** Starting trialRoute (mem=278.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1213200 1150950)
coreBox:    (81600 51000) (1133400 1101000)

Phase 1a route (0:00:00.0 279.7M):
Est net length = 1.669e+05um = 8.611e+04H + 8.083e+04V
Usage: (25.2%H 38.7%V) = (1.067e+05um 1.961e+05um) = (8808 6539)
Obstruct: 9 = 0 (0.0%H) + 9 (0.3%V)
Overflow: 105 = 0 (0.00% H) + 105 (2.97% V)

Phase 1b route (0:00:00.0 281.0M):
Usage: (25.2%H 38.7%V) = (1.065e+05um 1.961e+05um) = (8792 6539)
Overflow: 102 = 0 (0.00% H) + 102 (2.88% V)

Phase 1c route (0:00:00.0 281.0M):
Usage: (25.1%H 38.7%V) = (1.061e+05um 1.965e+05um) = (8762 6550)
Overflow: 93 = 0 (0.00% H) + 93 (2.64% V)

Phase 1d route (0:00:00.0 281.0M):
Usage: (25.1%H 38.9%V) = (1.063e+05um 1.971e+05um) = (8782 6573)
Overflow: 69 = 0 (0.00% H) + 69 (1.94% V)

Phase 1e route (0:00:00.0 281.6M):
Usage: (25.1%H 39.0%V) = (1.061e+05um 1.976e+05um) = (8763 6588)
Overflow: 54 = 0 (0.00% H) + 54 (1.53% V)

Phase 1f route (0:00:00.0 281.6M):
Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%


Global route (cpu=0.1s real=0.0s 280.4M)


*** After '-updateRemainTrks' operation: 

Usage: (25.2%H 39.1%V) = (1.067e+05um 1.981e+05um) = (8814 6605)
Overflow: 22 = 0 (0.00% H) + 22 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	22	 0.62%
--------------------------------------
  0:	0	 0.00%	493	13.93%
  1:	4	 0.11%	529	14.94%
  2:	25	 0.70%	645	18.22%
  3:	75	 2.11%	651	18.39%
  4:	184	 5.18%	424	11.98%
  5:	287	 8.09%	600	16.95%
  6:	442	12.45%	20	 0.56%
  7:	655	18.46%	0	 0.00%
  8:	857	24.15%	0	 0.00%
  9:	613	17.27%	0	 0.00%
 10:	407	11.47%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%



*** Completed Phase 1 route (0:00:00.1 278.4M) ***


Total length: 1.751e+05um, number of vias: 8659
M1(H) length: 0.000e+00um, number of vias: 4480
M2(V) length: 9.093e+04um, number of vias: 4179
M3(H) length: 8.420e+04um
*** Completed Phase 2 route (0:00:00.1 278.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=278.4M) ***
Peak Memory Usage was 278.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=278.4M) ***

Extraction called for design 'USB_RCVR' of instances=1346 and nets=1360 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 278.430M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 284.9M)
Number of Loop : 0
Start delay calculation (mem=284.945M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=284.945M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 284.9M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 284.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 284.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.007   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 278.6M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 278.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=278.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=278.6M) ***

**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.007   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 285.1M **
*** Starting optimizing excluded clock nets MEM= 285.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 285.1M) ***
*** Starting optimizing excluded clock nets MEM= 285.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 285.1M) ***
*info: Start fixing DRV (Mem = 285.10M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (285.1M)
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=285.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.602860
Start fixing design rules ... (0:00:00.1 285.3M)
Done fixing design rule (0:00:00.4 285.5M)

Summary:
12 buffers added on 12 nets (with 9 drivers resized)

Density after buffering = 0.605797
default core: bins with density >  0.75 = 18.8 % ( 3 / 16 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 125 insts, mean move: 3.34 um, max move: 9.60 um
	max move on inst (U_11/MAPPING/UFIFORAM/FE_OFC55_n156): (324.00, 561.00) --> (314.40, 561.00)
move report: rPlace moves 125 insts, mean move: 3.34 um, max move: 9.60 um
	max move on inst (U_11/MAPPING/UFIFORAM/FE_OFC55_n156): (324.00, 561.00) --> (314.40, 561.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         9.60 um
  inst (U_11/MAPPING/UFIFORAM/FE_OFC55_n156) with max move: (324, 561) -> (314.4, 561)
  mean    (X+Y) =         3.34 um
Total instances moved : 125
*** cpu=0:00:00.1   mem=285.5M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:00.6 285.5M)

*** Starting trialRoute (mem=285.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1213200 1150950)
coreBox:    (81600 51000) (1133400 1101000)

Phase 1a route (0:00:00.0 286.7M):
Est net length = 1.678e+05um = 8.678e+04H + 8.098e+04V
Usage: (25.4%H 38.9%V) = (1.074e+05um 1.971e+05um) = (8870 6573)
Obstruct: 12 = 0 (0.0%H) + 12 (0.3%V)
Overflow: 104 = 0 (0.00% H) + 104 (2.93% V)

Phase 1b route (0:00:00.0 288.0M):
Usage: (25.3%H 38.9%V) = (1.072e+05um 1.971e+05um) = (8853 6573)
Overflow: 99 = 0 (0.00% H) + 99 (2.81% V)

Phase 1c route (0:00:00.0 288.0M):
Usage: (25.3%H 39.0%V) = (1.069e+05um 1.975e+05um) = (8830 6586)
Overflow: 94 = 0 (0.00% H) + 94 (2.65% V)

Phase 1d route (0:00:00.0 288.0M):
Usage: (25.3%H 39.1%V) = (1.072e+05um 1.981e+05um) = (8848 6606)
Overflow: 72 = 0 (0.00% H) + 72 (2.04% V)

Phase 1e route (0:00:00.0 288.7M):
Usage: (25.3%H 39.2%V) = (1.069e+05um 1.987e+05um) = (8828 6625)
Overflow: 52 = 0 (0.00% H) + 52 (1.47% V)

Phase 1f route (0:00:00.0 288.7M):
Usage: (25.4%H 39.3%V) = (1.075e+05um 1.992e+05um) = (8875 6642)
Overflow: 21 = 0 (0.00% H) + 21 (0.59% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	21	 0.59%
--------------------------------------
  0:	3	 0.08%	507	14.33%
  1:	4	 0.11%	518	14.65%
  2:	41	 1.16%	655	18.52%
  3:	71	 2.00%	644	18.21%
  4:	175	 4.93%	415	11.73%
  5:	282	 7.95%	601	16.99%
  6:	460	12.96%	20	 0.57%
  7:	639	18.01%	0	 0.00%
  8:	847	23.87%	0	 0.00%
  9:	619	17.44%	0	 0.00%
 10:	408	11.50%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%


Global route (cpu=0.1s real=0.0s 287.4M)


*** After '-updateRemainTrks' operation: 

Usage: (25.4%H 39.3%V) = (1.075e+05um 1.992e+05um) = (8875 6642)
Overflow: 21 = 0 (0.00% H) + 21 (0.59% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	21	 0.59%
--------------------------------------
  0:	3	 0.08%	507	14.33%
  1:	4	 0.11%	518	14.65%
  2:	41	 1.16%	655	18.52%
  3:	71	 2.00%	644	18.21%
  4:	175	 4.93%	415	11.73%
  5:	282	 7.95%	601	16.99%
  6:	460	12.96%	20	 0.57%
  7:	639	18.01%	0	 0.00%
  8:	847	23.87%	0	 0.00%
  9:	619	17.44%	0	 0.00%
 10:	408	11.50%	76	 2.15%
 12:	0	 0.00%	76	 2.15%
 16:	0	 0.00%	2	 0.06%
 17:	0	 0.00%	2	 0.06%



*** Completed Phase 1 route (0:00:00.1 285.5M) ***


Total length: 1.761e+05um, number of vias: 8700
M1(H) length: 0.000e+00um, number of vias: 4504
M2(V) length: 9.121e+04um, number of vias: 4196
M3(H) length: 8.486e+04um
*** Completed Phase 2 route (0:00:00.1 285.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=285.5M) ***
Peak Memory Usage was 285.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=285.5M) ***

Extraction called for design 'USB_RCVR' of instances=1358 and nets=1372 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 285.477M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 285.5M)
Number of Loop : 0
Start delay calculation (mem=285.477M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=285.477M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 285.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 285.48M).

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=285.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.580%
Routing Overflow: 0.00% H and 0.59% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 285.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 285.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.580%
Routing Overflow: 0.00% H and 0.59% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 285.5M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
**WARN: (ENCCK-164):	No synthesized clock tree is found from the given parameters and clock specification file.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=280.5M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 6038 filler insts (cell FILL / prefix FILLER).
*INFO: Total 6038 filler insts added - prefix FILLER (CPU: 0:00:00.1).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:12:51 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteFollowPadPin set to true
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 495.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 7396 components
  7396 core components: 0 unplaced, 7393 placed, 3 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 14809 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 500.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.02 megs
sroute: Total Peak Memory used = 281.66 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 07:12:51 2011
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 281.00 (Mb)
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 07:12:52 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 07:12:52 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H         930      67.31%
#  Metal 2        V         930       0.00%
#  Metal 3        H         930       0.00%
#  ------------------------------------------
#  Total                   2790      22.44%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 297.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     19(2.04%)      4(0.43%)      2(0.22%)   (2.69%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     19(0.81%)      4(0.17%)      2(0.09%)   (1.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#
#Complete Global Routing.
#Total wire length = 185924 um.
#Total half perimeter of net bounding box = 143765 um.
#Total wire length on LAYER metal1 = 39 um.
#Total wire length on LAYER metal2 = 93739 um.
#Total wire length on LAYER metal3 = 92146 um.
#Total number of vias = 6310
#Up-Via Summary (total 6310):
#           
#-----------------------
#  Metal 1         3714
#  Metal 2         2596
#-----------------------
#                  6310 
#
#Max overcon = 6 tracks.
#Total overcon = 1.07%.
#Worst layer Gcell overcon rate = 2.69%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 297.00 (Mb)
#Peak memory = 330.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 11
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 302.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 302.00 (Mb)
#Complete Detail Routing.
#Total wire length = 189204 um.
#Total half perimeter of net bounding box = 143765 um.
#Total wire length on LAYER metal1 = 17426 um.
#Total wire length on LAYER metal2 = 94927 um.
#Total wire length on LAYER metal3 = 76850 um.
#Total number of vias = 8933
#Up-Via Summary (total 8933):
#           
#-----------------------
#  Metal 1         4795
#  Metal 2         4138
#-----------------------
#                  8933 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 297.00 (Mb)
#Peak memory = 330.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 8.00 (Mb)
#Total memory = 289.00 (Mb)
#Peak memory = 330.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 07:12:56 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'USB_RCVR' of instances=7396 and nets=1372 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 289.9M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0171% (CPU Time= 0:00:00.0  MEM= 289.9M)
Extracted 20.0141% (CPU Time= 0:00:00.0  MEM= 289.9M)
Extracted 30.0111% (CPU Time= 0:00:00.0  MEM= 289.9M)
Extracted 40.0182% (CPU Time= 0:00:00.1  MEM= 289.9M)
Extracted 50.0151% (CPU Time= 0:00:00.1  MEM= 289.9M)
Extracted 60.0121% (CPU Time= 0:00:00.1  MEM= 289.9M)
Extracted 70.0192% (CPU Time= 0:00:00.1  MEM= 289.9M)
Extracted 80.0161% (CPU Time= 0:00:00.1  MEM= 289.9M)
Extracted 90.0131% (CPU Time= 0:00:00.1  MEM= 289.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 289.9M)
Nr. Extracted Resistors     : 18775
Nr. Extracted Ground Cap.   : 20136
Nr. Extracted Coupling Cap. : 46320
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 289.9M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq'. 1363 times net's RC data read were performed.
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 289.867M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 289.9M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 1372 NETS and 0 SPECIALNETS signatures
#Created 7397 instance signatures
Begin checking placement ...
*info: Placed = 7393
*info: Unplaced = 0
Placement Density:100.00%(1102824/1102824)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'USB_RCVR' of instances=7396 and nets=1372 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 299.9M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0171% (CPU Time= 0:00:00.0  MEM= 299.9M)
Extracted 20.0141% (CPU Time= 0:00:00.0  MEM= 299.9M)
Extracted 30.0111% (CPU Time= 0:00:00.0  MEM= 299.9M)
Extracted 40.0182% (CPU Time= 0:00:00.1  MEM= 299.9M)
Extracted 50.0151% (CPU Time= 0:00:00.1  MEM= 299.9M)
Extracted 60.0121% (CPU Time= 0:00:00.1  MEM= 299.9M)
Extracted 70.0192% (CPU Time= 0:00:00.1  MEM= 299.9M)
Extracted 80.0161% (CPU Time= 0:00:00.1  MEM= 299.9M)
Extracted 90.0131% (CPU Time= 0:00:00.1  MEM= 299.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 299.9M)
Nr. Extracted Resistors     : 18775
Nr. Extracted Ground Cap.   : 20136
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 299.871M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 304.9M)
Number of Loop : 0
Start delay calculation (mem=304.883M)...
delayCal using detail RC...
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 306.9M)
Closing parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq'. 1363 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=304.883M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 304.9M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 304.9M **
*** Check timing (0:00:00.0)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
*** Check timing (0:00:00.0)

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=304.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 1365 net, 0 ipo_ignored
total 4523 term, 0 ipo_ignored
total 7092 comb inst, 3 fixed, 0 dont_touch, 6038 no_footp
total 304 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = 214748.365ns, TNS = 0.000ns (cpu=0:00:00.1 mem=304.9M)

Calc. DC (cpu=0:00:00.1 mem=304.9M) ***
*summary:      0 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 100.000%

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 mem=304.9M) ***


*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=304.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 1365 net, 0 ipo_ignored
total 4523 term, 0 ipo_ignored
total 7092 comb inst, 3 fixed, 0 dont_touch, 6038 no_footp
total 304 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = 214748.365ns, TNS = 0.000ns (cpu=0:00:00.1 mem=304.9M)
*summary:      0 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 100.000%

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 mem=304.9M) ***

*** Check timing (0:00:00.0)

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=304.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 1365 net, 0 ipo_ignored
total 4523 term, 0 ipo_ignored
total 7092 comb inst, 3 fixed, 0 dont_touch, 6038 no_footp
total 304 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = 214748.365ns, TNS = 0.000ns (cpu=0:00:00.1 mem=304.9M)

Calc. DC (cpu=0:00:00.1 mem=304.9M) ***
*summary:      0 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 100.000%

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 mem=304.9M) ***


*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=304.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 1365 net, 0 ipo_ignored
total 4523 term, 0 ipo_ignored
total 7092 comb inst, 3 fixed, 0 dont_touch, 6038 no_footp
total 304 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = 214748.365ns, TNS = 0.000ns (cpu=0:00:00.1 mem=304.9M)
*summary:      0 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 100.000%

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 mem=304.9M) ***

*** Check timing (0:00:00.0)
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%). Stopping detail placement.
Total net length = 1.458e+05 (7.320e+04 7.260e+04) (ext = 5.911e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=304.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 304.9M **
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Check timing (0:00:00.1)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 07:13:00 2011
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.00 (Mb)
#Total memory = 318.00 (Mb)
#Peak memory = 330.00 (Mb)
#
#Start Detail Routing.
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 319.00 (Mb)
#Complete Detail Routing.
#Total wire length = 189204 um.
#Total half perimeter of net bounding box = 143765 um.
#Total wire length on LAYER metal1 = 17426 um.
#Total wire length on LAYER metal2 = 94927 um.
#Total wire length on LAYER metal3 = 76850 um.
#Total number of vias = 8933
#Up-Via Summary (total 8933):
#           
#-----------------------
#  Metal 1         4795
#  Metal 2         4138
#-----------------------
#                  8933 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 318.00 (Mb)
#Peak memory = 330.00 (Mb)
#Updating routing design signature
#Created 41 library cell signatures
#Created 1372 NETS and 0 SPECIALNETS signatures
#Created 7397 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 23.00 (Mb)
#Total memory = 327.00 (Mb)
#Peak memory = 330.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 07:13:00 2011
#
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 327.2M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'USB_RCVR' of instances=7396 and nets=1372 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 327.2M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0171% (CPU Time= 0:00:00.0  MEM= 328.2M)
Extracted 20.0141% (CPU Time= 0:00:00.0  MEM= 328.2M)
Extracted 30.0111% (CPU Time= 0:00:00.1  MEM= 328.2M)
Extracted 40.0182% (CPU Time= 0:00:00.1  MEM= 328.2M)
Extracted 50.0151% (CPU Time= 0:00:00.1  MEM= 328.2M)
Extracted 60.0121% (CPU Time= 0:00:00.1  MEM= 328.2M)
Extracted 70.0192% (CPU Time= 0:00:00.1  MEM= 328.2M)
Extracted 80.0161% (CPU Time= 0:00:00.1  MEM= 328.2M)
Extracted 90.0131% (CPU Time= 0:00:00.1  MEM= 328.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 328.2M)
Nr. Extracted Resistors     : 18775
Nr. Extracted Ground Cap.   : 20136
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 327.176M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 325.2M)
Number of Loop : 0
Start delay calculation (mem=325.172M)...
delayCal using detail RC...
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 327.2M)
Closing parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq'. 1363 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=325.172M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 325.2M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
Reason for error: No such file or directory.
*** Check timing (0:00:00.0)
Clearing footprints for all libraries
Loading footprints for 'common' libraries
***** CTE Mode is Operational *****
*** Starting new resizing ***
density before resizing = 100.085%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 100.085%
*** Finish new resizing (cpu=0:00:00.1 mem=325.2M) ***
*** Starting sequential cell resizing ***
density before resizing = 100.085%
*summary:      0 instances changed cell type
density after resizing = 100.085%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=325.2M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'common' libraries
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 325.2M **
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "encounter.pt".

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 325.2M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 07:13:03 2011

Design Name: USB_RCVR
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1213.3500, 1150.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 26 07:13:03 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.516M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 325.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 21.4M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
**WARN: (ENCDB-2513):	Given orientation not legal, U2 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, U3 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell BUFX4.
**WARN: (ENCDB-2513):	Given orientation not legal, U4 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell BUFX4.
Adjusting Core to Left to: 51.6000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
CTE reading timing constraint file 'encounter.pt' ...
**WARN: (TCLCMD-513):	No matching object found for 'R_ERROR' (File encounter.pt, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_ERROR' (File encounter.pt, Line 19).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 19).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 19).

**WARN: (TCLCMD-513):	No matching object found for 'RCVING' (File encounter.pt, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'RCVING' (File encounter.pt, Line 21).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 21).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 21).

INFO (CTE): read_dc_script finished with  4 WARNING and 4 ERROR
*** Read timing constraints (cpu=0:00:00.1 mem=342.5M) ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.5M)
Number of Loop : 0
Start delay calculation (mem=342.457M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=342.457M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 342.5M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 49 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=342.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=342.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=342.5M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=7347 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1314 #term=4423 #term/net=3.37, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 7347 single + 0 double + 0 multi
Total standard cell length = 36.4008 (mm), area = 1.0920 (mm^2)
Average module density = 0.594.
Density for the design = 0.594.
       = stdcell_area 15154 (1091088 um^2) / alloc_area 25500 (1836000 um^2).
Pin Density = 0.292.
            = total # of pins 4423 / total Instance area 15167.
Identified 6038 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 5.840e+04 (2.60e+04 3.24e+04)
              Est.  stn bbox = 5.840e+04 (2.60e+04 3.24e+04)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 342.5M
Iteration  2: Total net bbox = 5.840e+04 (2.60e+04 3.24e+04)
              Est.  stn bbox = 5.840e+04 (2.60e+04 3.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 342.5M
Iteration  3: Total net bbox = 5.840e+04 (2.60e+04 3.24e+04)
              Est.  stn bbox = 5.840e+04 (2.60e+04 3.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 342.5M
Iteration  4: Total net bbox = 8.570e+04 (4.56e+04 4.01e+04)
              Est.  stn bbox = 8.570e+04 (4.56e+04 4.01e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 342.5M
Iteration  5: Total net bbox = 1.092e+05 (6.50e+04 4.42e+04)
              Est.  stn bbox = 1.092e+05 (6.50e+04 4.42e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 342.5M
Iteration  6: Total net bbox = 1.212e+05 (7.05e+04 5.07e+04)
              Est.  stn bbox = 1.212e+05 (7.05e+04 5.07e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 342.5M
Iteration  7: Total net bbox = 1.236e+05 (7.20e+04 5.16e+04)
              Est.  stn bbox = 1.544e+05 (8.97e+04 6.46e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 342.5M
Iteration  8: Total net bbox = 1.236e+05 (7.20e+04 5.16e+04)
              Est.  stn bbox = 1.544e+05 (8.97e+04 6.46e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 342.5M
Iteration  9: Total net bbox = 1.369e+05 (7.89e+04 5.80e+04)
              Est.  stn bbox = 1.692e+05 (9.76e+04 7.17e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 342.5M
Iteration 10: Total net bbox = 1.369e+05 (7.89e+04 5.80e+04)
              Est.  stn bbox = 1.692e+05 (9.76e+04 7.17e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 342.5M
Iteration 11: Total net bbox = 1.556e+05 (8.58e+04 6.98e+04)
              Est.  stn bbox = 1.875e+05 (1.04e+05 8.39e+04)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 342.5M
Iteration 12: Total net bbox = 1.596e+05 (8.79e+04 7.17e+04)
              Est.  stn bbox = 1.917e+05 (1.06e+05 8.59e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 342.5M
*** cost = 1.596e+05 (8.79e+04 7.17e+04) (cpu for global=0:00:05.7) real=0:00:06.0***
Core Placement runtime cpu: 0:00:04.5 real: 0:00:04.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:02.3, real=0:00:02.0)
move report: preRPlace moves 3402 insts, mean move: 9.11 um, max move: 51.60 um
	max move on inst (U_5/MAPPING/UWFC/waddr_reg[1]): (1147.20, 921.00) --> (1125.60, 951.00)
Placement tweakage begins.
wire length = 1.576e+05 = 8.582e+04 H + 7.176e+04 V
wire length = 1.418e+05 = 7.017e+04 H + 7.163e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 2397 insts, mean move: 20.51 um, max move: 105.60 um
	max move on inst (FILLER_2525): (1255.20, 501.00) --> (1360.80, 501.00)
move report: rPlace moves 4467 insts, mean move: 15.86 um, max move: 102.00 um
	max move on inst (FILLER_4532): (1269.60, 381.00) --> (1341.60, 351.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        57.60 um
  inst (U_5/MAPPING/UFIFORAM/U119) with max move: (1284, 1221) -> (1341.6, 1221)
  mean    (X+Y) =        14.29 um
Total instances flipped for WireLenOpt: 29
Total instances flipped, including legalization: 175
Total instances moved : 1055
*** cpu=0:00:02.8   mem=342.5M  mem(used)=0.0M***
Total net length = 1.415e+05 (7.017e+04 7.135e+04) (ext = 6.416e+03)
*** End of Placement (cpu=0:00:08.8, real=0:00:09.0, mem=342.5M) ***
default core: bins with density >  0.75 =   16 % ( 4 / 25 )
*** Free Virtual Timing Model ...(mem=342.5M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 342.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1522800 1450950)
coreBox:    (81600 51000) (1444350 1401000)

Phase 1a route (0:00:00.0 342.5M):
Est net length = 1.800e+05um = 8.920e+04H + 9.081e+04V
Usage: (15.8%H 23.9%V) = (1.081e+05um 2.008e+05um) = (8942 6696)
Obstruct: 10 = 0 (0.0%H) + 10 (0.2%V)
Overflow: 94 = 0 (0.00% H) + 94 (1.64% V)

Phase 1b route (0:00:00.0 342.5M):
Usage: (15.7%H 23.9%V) = (1.078e+05um 2.008e+05um) = (8918 6695)
Overflow: 90 = 0 (0.00% H) + 90 (1.58% V)

Phase 1c route (0:00:00.0 342.5M):
Usage: (15.7%H 23.9%V) = (1.073e+05um 2.009e+05um) = (8882 6698)
Overflow: 83 = 0 (0.00% H) + 83 (1.45% V)

Phase 1d route (0:00:00.0 342.5M):
Usage: (15.7%H 23.9%V) = (1.075e+05um 2.012e+05um) = (8894 6709)
Overflow: 60 = 0 (0.00% H) + 60 (1.05% V)

Phase 1e route (0:00:00.0 342.5M):
Usage: (15.7%H 23.9%V) = (1.074e+05um 2.013e+05um) = (8884 6711)
Overflow: 46 = 0 (0.00% H) + 46 (0.80% V)

Phase 1f route (0:00:00.0 342.5M):
Usage: (15.7%H 24.0%V) = (1.077e+05um 2.017e+05um) = (8910 6726)
Overflow: 29 = 0 (0.00% H) + 29 (0.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	29	 0.51%
--------------------------------------
  0:	0	 0.00%	462	 8.07%
  1:	0	 0.00%	480	 8.39%
  2:	5	 0.09%	618	10.80%
  3:	28	 0.49%	720	12.58%
  4:	121	 2.11%	793	13.86%
  5:	238	 4.15%	2370	41.41%
  6:	488	 8.51%	55	 0.96%
  7:	767	13.38%	0	 0.00%
  8:	1055	18.40%	0	 0.00%
  9:	1097	19.13%	0	 0.00%
 10:	1934	33.73%	96	 1.68%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%


Global route (cpu=0.1s real=0.0s 342.5M)


*** After '-updateRemainTrks' operation: 

Usage: (15.7%H 24.0%V) = (1.077e+05um 2.017e+05um) = (8910 6726)
Overflow: 29 = 0 (0.00% H) + 29 (0.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	29	 0.51%
--------------------------------------
  0:	0	 0.00%	462	 8.07%
  1:	0	 0.00%	480	 8.39%
  2:	5	 0.09%	618	10.80%
  3:	28	 0.49%	720	12.58%
  4:	121	 2.11%	793	13.86%
  5:	238	 4.15%	2370	41.41%
  6:	488	 8.51%	55	 0.96%
  7:	767	13.38%	0	 0.00%
  8:	1055	18.40%	0	 0.00%
  9:	1097	19.13%	0	 0.00%
 10:	1934	33.73%	96	 1.68%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%



*** Completed Phase 1 route (0:00:00.1 342.5M) ***


Total length: 1.861e+05um, number of vias: 8218
M1(H) length: 0.000e+00um, number of vias: 4406
M2(V) length: 9.893e+04um, number of vias: 3812
M3(H) length: 8.720e+04um
*** Completed Phase 2 route (0:00:00.1 342.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=342.5M) ***
Peak Memory Usage was 342.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=342.5M) ***

Extraction called for design 'USB_RCVR' of instances=7347 and nets=1323 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.457M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.5M)
Number of Loop : 0
Start delay calculation (mem=342.457M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=342.457M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 342.5M) ***
*info: Start fixing DRV (Mem = 342.46M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (342.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=342.5M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.594228
Start fixing design rules ... (0:00:00.1 342.5M)
Done fixing design rule (0:00:01.4 342.5M)

Summary:
56 buffers added on 47 nets (with 4 drivers resized)

Density after buffering = 0.601404
*** Completed dpFixDRCViolation (0:00:01.4 342.5M)

Re-routed 107 nets
Extraction called for design 'USB_RCVR' of instances=7403 and nets=1379 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.457M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.5M)
Number of Loop : 0
Start delay calculation (mem=342.457M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=342.457M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 342.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    29
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 342.46M).
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 342.5M **
*** Starting optFanout (342.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=342.5M) ***
Start fixing timing ... (0:00:00.1 342.5M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 342.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.601404
*** Completed optFanout (0:00:00.2 342.5M)

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 342.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1522800 1450950)
coreBox:    (81600 51000) (1444350 1401000)

Phase 1a route (0:00:00.0 342.5M):
Est net length = 1.846e+05um = 9.173e+04H + 9.282e+04V
Usage: (16.2%H 24.5%V) = (1.107e+05um 2.062e+05um) = (9161 6876)
Obstruct: 10 = 0 (0.0%H) + 10 (0.2%V)
Overflow: 102 = 0 (0.00% H) + 102 (1.78% V)

Phase 1b route (0:00:00.0 342.5M):
Usage: (16.1%H 24.5%V) = (1.103e+05um 2.062e+05um) = (9129 6875)
Overflow: 100 = 0 (0.00% H) + 100 (1.74% V)

Phase 1c route (0:00:00.0 342.5M):
Usage: (16.1%H 24.5%V) = (1.100e+05um 2.064e+05um) = (9100 6883)
Overflow: 94 = 0 (0.00% H) + 94 (1.65% V)

Phase 1d route (0:00:00.0 342.5M):
Usage: (16.1%H 24.6%V) = (1.101e+05um 2.067e+05um) = (9110 6892)
Overflow: 72 = 0 (0.00% H) + 72 (1.26% V)

Phase 1e route (0:00:00.0 342.5M):
Usage: (16.1%H 24.6%V) = (1.100e+05um 2.068e+05um) = (9098 6895)
Overflow: 54 = 0 (0.00% H) + 54 (0.94% V)

Phase 1f route (0:00:00.0 342.5M):
Usage: (16.1%H 24.6%V) = (1.104e+05um 2.072e+05um) = (9137 6910)
Overflow: 30 = 0 (0.00% H) + 30 (0.52% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	30	 0.52%
--------------------------------------
  0:	0	 0.00%	492	 8.60%
  1:	1	 0.02%	489	 8.54%
  2:	3	 0.05%	622	10.87%
  3:	45	 0.78%	705	12.32%
  4:	132	 2.30%	786	13.73%
  5:	242	 4.22%	2350	41.06%
  6:	517	 9.02%	53	 0.93%
  7:	749	13.06%	0	 0.00%
  8:	1050	18.32%	0	 0.00%
  9:	1074	18.73%	0	 0.00%
 10:	1920	33.49%	96	 1.68%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%


Global route (cpu=0.1s real=0.0s 342.5M)


*** After '-updateRemainTrks' operation: 

Usage: (16.1%H 24.6%V) = (1.104e+05um 2.072e+05um) = (9137 6910)
Overflow: 30 = 0 (0.00% H) + 30 (0.52% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	30	 0.52%
--------------------------------------
  0:	0	 0.00%	492	 8.60%
  1:	1	 0.02%	489	 8.54%
  2:	3	 0.05%	622	10.87%
  3:	45	 0.78%	705	12.32%
  4:	132	 2.30%	786	13.73%
  5:	242	 4.22%	2350	41.06%
  6:	517	 9.02%	53	 0.93%
  7:	749	13.06%	0	 0.00%
  8:	1050	18.32%	0	 0.00%
  9:	1074	18.73%	0	 0.00%
 10:	1920	33.49%	96	 1.68%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%



*** Completed Phase 1 route (0:00:00.1 342.5M) ***


Total length: 1.911e+05um, number of vias: 8345
M1(H) length: 0.000e+00um, number of vias: 4515
M2(V) length: 1.012e+05um, number of vias: 3830
M3(H) length: 8.989e+04um
*** Completed Phase 2 route (0:00:00.1 342.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=342.5M) ***
Peak Memory Usage was 342.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=342.5M) ***

Extraction called for design 'USB_RCVR' of instances=7403 and nets=1379 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.457M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.5M)
Number of Loop : 0
Start delay calculation (mem=342.457M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=342.457M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 342.5M) ***
*** Timing Is met
*** Check timing (0:00:00.4)
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 342.5M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=342.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=342.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=342.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=7403 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1370 #term=4535 #term/net=3.31, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 7403 single + 0 double + 0 multi
Total standard cell length = 36.8400 (mm), area = 1.1052 (mm^2)
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 15337 (1104264 um^2) / alloc_area 25500 (1836000 um^2).
Pin Density = 0.295.
            = total # of pins 4535 / total Instance area 15350.
Identified 6038 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.584e+05 (8.37e+04 7.46e+04)
              Est.  stn bbox = 1.937e+05 (1.03e+05 9.11e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 342.5M
Iteration 13: Total net bbox = 1.583e+05 (8.65e+04 7.18e+04)
              Est.  stn bbox = 1.913e+05 (1.04e+05 8.70e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 342.5M
Iteration 14: Total net bbox = 1.583e+05 (8.69e+04 7.14e+04)
              Est.  stn bbox = 1.912e+05 (1.05e+05 8.64e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 342.5M
*** cost = 1.583e+05 (8.69e+04 7.14e+04) (cpu for global=0:00:02.5) real=0:00:03.0***
Core Placement runtime cpu: 0:00:01.9 real: 0:00:02.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.2, real=0:00:01.0)
move report: preRPlace moves 3185 insts, mean move: 8.55 um, max move: 57.60 um
	max move on inst (FILLER_3730): (1308.00, 921.00) --> (1365.60, 921.00)
Placement tweakage begins.
wire length = 1.589e+05 = 8.667e+04 H + 7.222e+04 V
wire length = 1.434e+05 = 7.131e+04 H + 7.208e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 2202 insts, mean move: 21.10 um, max move: 93.60 um
	max move on inst (FILLER_946): (1200.00, 321.00) --> (1293.60, 321.00)
move report: rPlace moves 4064 insts, mean move: 15.70 um, max move: 93.60 um
	max move on inst (FILLER_946): (1200.00, 321.00) --> (1293.60, 321.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        60.00 um
  inst (U_7/U20) with max move: (472.8, 141) -> (532.8, 141)
  mean    (X+Y) =        13.09 um
Total instances flipped for WireLenOpt: 41
Total instances flipped, including legalization: 176
Total instances moved : 1117
*** cpu=0:00:01.6   mem=342.5M  mem(used)=0.0M***
Total net length = 1.434e+05 (7.136e+04 7.201e+04) (ext = 6.479e+03)
*** End of Placement (cpu=0:00:04.7, real=0:00:05.0, mem=342.5M) ***
default core: bins with density >  0.75 =   20 % ( 5 / 25 )
*** Free Virtual Timing Model ...(mem=342.5M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:18, real = 0: 0:20, mem = 342.5M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 7403
*info: Unplaced = 0
Placement Density:60.14%(1104264/1836144)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:15:03 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteConnectBlockPin set to false
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 555.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 7403 components
  7403 core components: 0 unplaced, 7400 placed, 3 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 14823 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 91  open: 3
  Number of Followpin connections: 47
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 555.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Apr 26 07:15:03 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 07:15:03 2011

sroute post-processing starts at Tue Apr 26 07:15:03 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 07:15:03 2011


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 342.46 megs
<CMD> trialRoute
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1522800 1450950)
coreBox:    (81600 51000) (1444350 1401000)

Phase 1a route (0:00:00.0 342.5M):
Est net length = 1.771e+05um = 8.839e+04H + 8.871e+04V
Usage: (15.7%H 24.1%V) = (1.077e+05um 2.031e+05um) = (8909 6771)
Obstruct: 8 = 0 (0.0%H) + 8 (0.1%V)
Overflow: 133 = 0 (0.00% H) + 133 (2.33% V)

Phase 1b route (0:00:00.0 342.5M):
Usage: (15.7%H 24.1%V) = (1.076e+05um 2.031e+05um) = (8893 6771)
Overflow: 131 = 0 (0.00% H) + 131 (2.29% V)

Phase 1c route (0:00:00.0 342.5M):
Usage: (15.7%H 24.1%V) = (1.073e+05um 2.030e+05um) = (8868 6769)
Overflow: 121 = 0 (0.00% H) + 121 (2.12% V)

Phase 1d route (0:00:00.0 342.5M):
Usage: (15.7%H 24.2%V) = (1.073e+05um 2.033e+05um) = (8876 6779)
Overflow: 100 = 0 (0.00% H) + 100 (1.75% V)

Phase 1e route (0:00:00.0 342.5M):
Usage: (15.7%H 24.2%V) = (1.074e+05um 2.038e+05um) = (8881 6796)
Overflow: 77 = 0 (0.00% H) + 77 (1.34% V)

Phase 1f route (0:00:00.0 342.5M):
Usage: (15.8%H 24.4%V) = (1.082e+05um 2.051e+05um) = (8950 6838)
Overflow: 39 = 0 (0.00% H) + 39 (0.68% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	39	 0.68%
--------------------------------------
  0:	0	 0.00%	499	 8.72%
  1:	7	 0.12%	489	 8.54%
  2:	29	 0.51%	627	10.95%
  3:	63	 1.10%	627	10.95%
  4:	140	 2.44%	793	13.85%
  5:	248	 4.33%	2397	41.87%
  6:	431	 7.52%	58	 1.01%
  7:	682	11.90%	0	 0.00%
  8:	1030	17.97%	0	 0.00%
  9:	1006	17.55%	5	 0.09%
 10:	2097	36.58%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%


Global route (cpu=0.1s real=0.0s 342.5M)


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 24.4%V) = (1.082e+05um 2.051e+05um) = (8950 6838)
Overflow: 39 = 0 (0.00% H) + 39 (0.68% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	39	 0.68%
--------------------------------------
  0:	0	 0.00%	499	 8.72%
  1:	7	 0.12%	489	 8.54%
  2:	29	 0.51%	627	10.95%
  3:	63	 1.10%	627	10.95%
  4:	140	 2.44%	793	13.85%
  5:	248	 4.33%	2397	41.87%
  6:	431	 7.52%	58	 1.01%
  7:	682	11.90%	0	 0.00%
  8:	1030	17.97%	0	 0.00%
  9:	1006	17.55%	5	 0.09%
 10:	2097	36.58%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%



*** Completed Phase 1 route (0:00:00.1 342.5M) ***


Total length: 1.853e+05um, number of vias: 8471
M1(H) length: 0.000e+00um, number of vias: 4518
M2(V) length: 9.853e+04um, number of vias: 3953
M3(H) length: 8.676e+04um
*** Completed Phase 2 route (0:00:00.1 342.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=342.5M) ***
Peak Memory Usage was 342.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=342.5M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1522800 1450950)
coreBox:    (81600 51000) (1444350 1401000)

Phase 1a route (0:00:00.0 342.5M):
Est net length = 1.771e+05um = 8.839e+04H + 8.871e+04V
Usage: (15.7%H 24.1%V) = (1.077e+05um 2.031e+05um) = (8909 6771)
Obstruct: 8 = 0 (0.0%H) + 8 (0.1%V)
Overflow: 133 = 0 (0.00% H) + 133 (2.33% V)

Phase 1b route (0:00:00.0 342.5M):
Usage: (15.7%H 24.1%V) = (1.076e+05um 2.031e+05um) = (8893 6771)
Overflow: 131 = 0 (0.00% H) + 131 (2.29% V)

Phase 1c route (0:00:00.0 342.5M):
Usage: (15.7%H 24.1%V) = (1.073e+05um 2.030e+05um) = (8868 6769)
Overflow: 121 = 0 (0.00% H) + 121 (2.12% V)

Phase 1d route (0:00:00.0 342.5M):
Usage: (15.7%H 24.2%V) = (1.073e+05um 2.033e+05um) = (8876 6779)
Overflow: 100 = 0 (0.00% H) + 100 (1.75% V)

Phase 1e route (0:00:00.0 342.5M):
Usage: (15.7%H 24.2%V) = (1.074e+05um 2.038e+05um) = (8881 6796)
Overflow: 77 = 0 (0.00% H) + 77 (1.34% V)

Phase 1f route (0:00:00.0 342.5M):
Usage: (15.8%H 24.4%V) = (1.082e+05um 2.051e+05um) = (8950 6838)
Overflow: 39 = 0 (0.00% H) + 39 (0.68% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	39	 0.68%
--------------------------------------
  0:	0	 0.00%	499	 8.72%
  1:	7	 0.12%	489	 8.54%
  2:	29	 0.51%	627	10.95%
  3:	63	 1.10%	627	10.95%
  4:	140	 2.44%	793	13.85%
  5:	248	 4.33%	2397	41.87%
  6:	431	 7.52%	58	 1.01%
  7:	682	11.90%	0	 0.00%
  8:	1030	17.97%	0	 0.00%
  9:	1006	17.55%	5	 0.09%
 10:	2097	36.58%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%


Global route (cpu=0.1s real=0.0s 342.5M)


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 24.4%V) = (1.082e+05um 2.051e+05um) = (8950 6838)
Overflow: 39 = 0 (0.00% H) + 39 (0.68% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	39	 0.68%
--------------------------------------
  0:	0	 0.00%	499	 8.72%
  1:	7	 0.12%	489	 8.54%
  2:	29	 0.51%	627	10.95%
  3:	63	 1.10%	627	10.95%
  4:	140	 2.44%	793	13.85%
  5:	248	 4.33%	2397	41.87%
  6:	431	 7.52%	58	 1.01%
  7:	682	11.90%	0	 0.00%
  8:	1030	17.97%	0	 0.00%
  9:	1006	17.55%	5	 0.09%
 10:	2097	36.58%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%



*** Completed Phase 1 route (0:00:00.1 342.5M) ***


Total length: 1.853e+05um, number of vias: 8471
M1(H) length: 0.000e+00um, number of vias: 4518
M2(V) length: 9.853e+04um, number of vias: 3953
M3(H) length: 8.676e+04um
*** Completed Phase 2 route (0:00:00.1 342.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=342.5M) ***
Peak Memory Usage was 342.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=342.5M) ***

Extraction called for design 'USB_RCVR' of instances=7403 and nets=1379 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.457M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.572  | 80.224  | 79.572  | 80.199  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.140%
Routing Overflow: 0.00% H and 0.68% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.88 sec
Total Real time: 1.0 sec
Total Memory Usage: 342.457031 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 342.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=342.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.572  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.140%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 342.5M **
*info: Start fixing DRV (Mem = 342.46M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 342.46M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=342.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.572  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.140%
Routing Overflow: 0.00% H and 0.68% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 342.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 342.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.572  | 80.224  | 79.572  | 80.199  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.140%
Routing Overflow: 0.00% H and 0.68% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 342.5M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=342.5M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=342.5M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 342.457M)

Start to trace clock trees ...
*** Begin Tracer (mem=342.5M) ***
Tracing Clock CLK ...
*** End Tracer (mem=342.5M) ***
***** Allocate Obstruction Memory  Finished (MEM: 342.457M)

****** Clock Tree (CLK) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 84000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 22
Nr.          Rising  Sync Pins  : 22
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (CLK)
Output_Net: (CLK)   
**** CK_START: TopDown Tree Construction for CLK (22-leaf) (mem=342.5M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=8[249,258] N22 B2 G1 A5(5.0) L[3,3] C2/1 score=1282 cpu=0:00:00.0 mem=342M 

**** CK_END: TopDown Tree Construction for CLK (cpu=0:00:00.2, real=0:00:00.0, mem=342.5M)



**** CK_START: Update Database (mem=342.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=342.5M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.7, real=0:00:01.0)
move report: preRPlace moves 1046 insts, mean move: 2.75 um, max move: 30.00 um
	max move on inst (FILLER_905): (1432.80, 771.00) --> (1432.80, 801.00)
move report: rPlace moves 1046 insts, mean move: 2.75 um, max move: 30.00 um
	max move on inst (FILLER_905): (1432.80, 771.00) --> (1432.80, 801.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        16.80 um
  inst (U_5/MAPPING/URFC/U21) with max move: (1310.4, 771) -> (1293.6, 771)
  mean    (X+Y) =         2.79 um
Total instances moved : 204
*** cpu=0:00:00.7   mem=342.5M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 342.461M)
checking logic of clock tree 'CLK'...

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 22
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_8/ctr1_reg[0]/CLK 259.1(ps)
Min trig. edge delay at sink(R): U_5/MAPPING/URFC/rwptr_r2_reg[2]/CLK 251.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 251.9~259.1(ps)        0~84000(ps)         
Fall Phase Delay               : 270.8~278(ps)          0~84000(ps)         
Trig. Edge Skew                : 7.2(ps)                300(ps)             
Rise Skew                      : 7.2(ps)                
Fall Skew                      : 7.2(ps)                
Max. Rise Buffer Tran.         : 81.6(ps)               400(ps)             
Max. Fall Buffer Tran.         : 79.2(ps)               400(ps)             
Max. Rise Sink Tran.           : 193.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 194.7(ps)              400(ps)             
Min. Rise Buffer Tran.         : 81.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 79.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 193.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 194.7(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 22
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_8/ctr1_reg[0]/CLK 259.1(ps)
Min trig. edge delay at sink(R): U_5/MAPPING/URFC/rwptr_r2_reg[2]/CLK 251.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 251.9~259.1(ps)        0~84000(ps)         
Fall Phase Delay               : 270.8~278(ps)          0~84000(ps)         
Trig. Edge Skew                : 7.2(ps)                300(ps)             
Rise Skew                      : 7.2(ps)                
Fall Skew                      : 7.2(ps)                
Max. Rise Buffer Tran.         : 81.6(ps)               400(ps)             
Max. Fall Buffer Tran.         : 79.2(ps)               400(ps)             
Max. Rise Sink Tran.           : 193.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 194.7(ps)              400(ps)             
Min. Rise Buffer Tran.         : 81.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 79.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 193.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 194.7(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'CLK' ...

Calculating pre-route downstream delay for clock tree 'CLK'...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=342.5M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=342.5M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 22
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_8/ctr1_reg[0]/CLK 259.1(ps)
Min trig. edge delay at sink(R): U_5/MAPPING/URFC/rwptr_r2_reg[2]/CLK 251.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 251.9~259.1(ps)        0~84000(ps)         
Fall Phase Delay               : 270.8~278(ps)          0~84000(ps)         
Trig. Edge Skew                : 7.2(ps)                300(ps)             
Rise Skew                      : 7.2(ps)                
Fall Skew                      : 7.2(ps)                
Max. Rise Buffer Tran.         : 81.6(ps)               400(ps)             
Max. Fall Buffer Tran.         : 79.2(ps)               400(ps)             
Max. Rise Sink Tran.           : 193.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 194.7(ps)              400(ps)             
Min. Rise Buffer Tran.         : 81.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 79.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 193.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 194.7(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:01.1, real=0:00:01.0, mem=342.5M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1522800 1450950)
coreBox:    (81600 51000) (1444350 1401000)

Phase 1a route (0:00:00.0 342.5M):
Est net length = 1.775e+05um = 8.895e+04H + 8.853e+04V
Usage: (16.0%H 24.4%V) = (1.093e+05um 2.051e+05um) = (9033 6837)
Obstruct: 13 = 0 (0.0%H) + 13 (0.2%V)
Overflow: 125 = 0 (0.00% H) + 125 (2.19% V)

Phase 1b route (0:00:00.0 342.5M):
Usage: (15.9%H 24.4%V) = (1.091e+05um 2.051e+05um) = (9018 6837)
Overflow: 124 = 0 (0.00% H) + 124 (2.18% V)

Phase 1c route (0:00:00.0 342.5M):
Usage: (15.9%H 24.4%V) = (1.088e+05um 2.051e+05um) = (8996 6840)
Overflow: 119 = 0 (0.00% H) + 119 (2.08% V)

Phase 1d route (0:00:00.0 342.5M):
Usage: (15.9%H 24.4%V) = (1.090e+05um 2.056e+05um) = (9008 6855)
Overflow: 95 = 0 (0.00% H) + 95 (1.66% V)

Phase 1e route (0:00:00.0 342.5M):
Usage: (15.9%H 24.5%V) = (1.090e+05um 2.060e+05um) = (9009 6867)
Overflow: 72 = 0 (0.00% H) + 72 (1.27% V)

Phase 1f route (0:00:00.0 342.5M):
Usage: (16.1%H 24.6%V) = (1.099e+05um 2.072e+05um) = (9089 6909)
Overflow: 31 = 0 (0.00% H) + 31 (0.54% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.54%
--------------------------------------
  0:	0	 0.00%	511	 8.93%
  1:	5	 0.09%	477	 8.34%
  2:	29	 0.51%	625	10.93%
  3:	68	 1.19%	664	11.61%
  4:	159	 2.77%	779	13.62%
  5:	259	 4.52%	2381	41.63%
  6:	424	 7.40%	56	 0.98%
  7:	672	11.72%	0	 0.00%
  8:	1033	18.02%	0	 0.00%
  9:	1011	17.63%	5	 0.09%
 10:	2073	36.16%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%


Global route (cpu=0.1s real=0.0s 342.5M)


*** After '-updateRemainTrks' operation: 

Usage: (16.1%H 24.6%V) = (1.099e+05um 2.072e+05um) = (9089 6909)
Overflow: 31 = 0 (0.00% H) + 31 (0.54% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.54%
--------------------------------------
  0:	0	 0.00%	511	 8.93%
  1:	5	 0.09%	477	 8.34%
  2:	29	 0.51%	625	10.93%
  3:	68	 1.19%	664	11.61%
  4:	159	 2.77%	779	13.62%
  5:	259	 4.52%	2381	41.63%
  6:	424	 7.40%	56	 0.98%
  7:	672	11.72%	0	 0.00%
  8:	1033	18.02%	0	 0.00%
  9:	1011	17.63%	5	 0.09%
 10:	2073	36.16%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%



*** Completed Phase 1 route (0:00:00.1 342.5M) ***


Total length: 1.854e+05um, number of vias: 8520
M1(H) length: 0.000e+00um, number of vias: 4522
M2(V) length: 9.827e+04um, number of vias: 3998
M3(H) length: 8.716e+04um
*** Completed Phase 2 route (0:00:00.1 342.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=342.5M) ***
Peak Memory Usage was 342.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=342.5M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1522800 1450950)
coreBox:    (81600 51000) (1444350 1401000)

Phase 1a route (0:00:00.0 342.5M):
Est net length = 1.775e+05um = 8.895e+04H + 8.853e+04V
Usage: (16.0%H 24.4%V) = (1.093e+05um 2.051e+05um) = (9033 6837)
Obstruct: 13 = 0 (0.0%H) + 13 (0.2%V)
Overflow: 125 = 0 (0.00% H) + 125 (2.19% V)

Phase 1b route (0:00:00.0 342.5M):
Usage: (15.9%H 24.4%V) = (1.091e+05um 2.051e+05um) = (9018 6837)
Overflow: 124 = 0 (0.00% H) + 124 (2.18% V)

Phase 1c route (0:00:00.0 342.5M):
Usage: (15.9%H 24.4%V) = (1.088e+05um 2.051e+05um) = (8996 6840)
Overflow: 119 = 0 (0.00% H) + 119 (2.08% V)

Phase 1d route (0:00:00.0 342.5M):
Usage: (15.9%H 24.4%V) = (1.090e+05um 2.056e+05um) = (9008 6855)
Overflow: 95 = 0 (0.00% H) + 95 (1.66% V)

Phase 1e route (0:00:00.0 342.5M):
Usage: (15.9%H 24.5%V) = (1.090e+05um 2.060e+05um) = (9009 6867)
Overflow: 72 = 0 (0.00% H) + 72 (1.27% V)

Phase 1f route (0:00:00.0 342.5M):
Usage: (16.1%H 24.6%V) = (1.099e+05um 2.072e+05um) = (9089 6909)
Overflow: 31 = 0 (0.00% H) + 31 (0.54% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.54%
--------------------------------------
  0:	0	 0.00%	511	 8.93%
  1:	5	 0.09%	477	 8.34%
  2:	29	 0.51%	625	10.93%
  3:	68	 1.19%	664	11.61%
  4:	159	 2.77%	779	13.62%
  5:	259	 4.52%	2381	41.63%
  6:	424	 7.40%	56	 0.98%
  7:	672	11.72%	0	 0.00%
  8:	1033	18.02%	0	 0.00%
  9:	1011	17.63%	5	 0.09%
 10:	2073	36.16%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%


Global route (cpu=0.1s real=0.0s 342.5M)


*** After '-updateRemainTrks' operation: 

Usage: (16.1%H 24.6%V) = (1.099e+05um 2.072e+05um) = (9089 6909)
Overflow: 31 = 0 (0.00% H) + 31 (0.54% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.54%
--------------------------------------
  0:	0	 0.00%	511	 8.93%
  1:	5	 0.09%	477	 8.34%
  2:	29	 0.51%	625	10.93%
  3:	68	 1.19%	664	11.61%
  4:	159	 2.77%	779	13.62%
  5:	259	 4.52%	2381	41.63%
  6:	424	 7.40%	56	 0.98%
  7:	672	11.72%	0	 0.00%
  8:	1033	18.02%	0	 0.00%
  9:	1011	17.63%	5	 0.09%
 10:	2073	36.16%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%



*** Completed Phase 1 route (0:00:00.1 342.5M) ***


Total length: 1.854e+05um, number of vias: 8520
M1(H) length: 0.000e+00um, number of vias: 4522
M2(V) length: 9.827e+04um, number of vias: 3998
M3(H) length: 8.716e+04um
*** Completed Phase 2 route (0:00:00.1 342.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=342.5M) ***
Peak Memory Usage was 342.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=342.5M) ***

Extraction called for design 'USB_RCVR' of instances=7405 and nets=1381 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.461M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.873  | 80.213  | 79.894  | 79.873  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.180%
Routing Overflow: 0.00% H and 0.54% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.86 sec
Total Real time: 1.0 sec
Total Memory Usage: 342.460938 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'USB_RCVR' of instances=7405 and nets=1381 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.461M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 342.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=342.5M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:01, mem=342.5M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.4, REAL=0:00:00.0, totSessionCpu=0:01:01, mem=342.5M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.6, real=0:00:01.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.6   mem=342.5M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 1.502e+05 (7.527e+04 7.497e+04) (ext = 5.890e+03)
default core: bins with density >  0.75 =   16 % ( 4 / 25 )
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1522800 1450950)
coreBox:    (81600 51000) (1444350 1401000)

Phase 1a route (0:00:00.0 342.5M):
Est net length = 1.775e+05um = 8.895e+04H + 8.853e+04V
Usage: (16.0%H 24.4%V) = (1.093e+05um 2.051e+05um) = (9033 6837)
Obstruct: 13 = 0 (0.0%H) + 13 (0.2%V)
Overflow: 125 = 0 (0.00% H) + 125 (2.19% V)

Phase 1b route (0:00:00.0 342.5M):
Usage: (15.9%H 24.4%V) = (1.091e+05um 2.051e+05um) = (9018 6837)
Overflow: 124 = 0 (0.00% H) + 124 (2.18% V)

Phase 1c route (0:00:00.0 342.5M):
Usage: (15.9%H 24.4%V) = (1.088e+05um 2.051e+05um) = (8996 6840)
Overflow: 119 = 0 (0.00% H) + 119 (2.08% V)

Phase 1d route (0:00:00.0 342.5M):
Usage: (15.9%H 24.4%V) = (1.090e+05um 2.056e+05um) = (9008 6855)
Overflow: 95 = 0 (0.00% H) + 95 (1.66% V)

Phase 1e route (0:00:00.0 342.5M):
Usage: (15.9%H 24.5%V) = (1.090e+05um 2.060e+05um) = (9009 6867)
Overflow: 72 = 0 (0.00% H) + 72 (1.27% V)

Phase 1f route (0:00:00.0 342.5M):
Usage: (16.1%H 24.6%V) = (1.099e+05um 2.072e+05um) = (9089 6909)
Overflow: 31 = 0 (0.00% H) + 31 (0.54% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.54%
--------------------------------------
  0:	0	 0.00%	511	 8.93%
  1:	5	 0.09%	477	 8.34%
  2:	29	 0.51%	625	10.93%
  3:	68	 1.19%	664	11.61%
  4:	159	 2.77%	779	13.62%
  5:	259	 4.52%	2381	41.63%
  6:	424	 7.40%	56	 0.98%
  7:	672	11.72%	0	 0.00%
  8:	1033	18.02%	0	 0.00%
  9:	1011	17.63%	5	 0.09%
 10:	2073	36.16%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%


Global route (cpu=0.1s real=0.0s 342.5M)


*** After '-updateRemainTrks' operation: 

Usage: (16.1%H 24.6%V) = (1.099e+05um 2.072e+05um) = (9089 6909)
Overflow: 31 = 0 (0.00% H) + 31 (0.54% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.54%
--------------------------------------
  0:	0	 0.00%	511	 8.93%
  1:	5	 0.09%	477	 8.34%
  2:	29	 0.51%	625	10.93%
  3:	68	 1.19%	664	11.61%
  4:	159	 2.77%	779	13.62%
  5:	259	 4.52%	2381	41.63%
  6:	424	 7.40%	56	 0.98%
  7:	672	11.72%	0	 0.00%
  8:	1033	18.02%	0	 0.00%
  9:	1011	17.63%	5	 0.09%
 10:	2073	36.16%	91	 1.59%
 11:	0	 0.00%	47	 0.82%
 12:	0	 0.00%	49	 0.86%
 16:	0	 0.00%	2	 0.03%
 17:	0	 0.00%	2	 0.03%



*** Completed Phase 1 route (0:00:00.1 342.5M) ***


Total length: 1.854e+05um, number of vias: 8520
M1(H) length: 0.000e+00um, number of vias: 4522
M2(V) length: 9.827e+04um, number of vias: 3998
M3(H) length: 8.716e+04um
*** Completed Phase 2 route (0:00:00.1 342.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=342.5M) ***
Peak Memory Usage was 342.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=342.5M) ***

Extraction called for design 'USB_RCVR' of instances=7405 and nets=1381 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.461M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.5M)
Number of Loop : 0
Start delay calculation (mem=342.461M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=342.461M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 342.5M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 342.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 342.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.873  | 80.213  | 79.894  | 79.873  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.449  |  0.449  |  0.900  |  1.850  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.180%
Routing Overflow: 0.00% H and 0.54% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 342.5M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 342.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=342.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.873  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.180%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 342.5M **
*** Starting optimizing excluded clock nets MEM= 342.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 342.5M) ***
*** Starting optimizing excluded clock nets MEM= 342.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 342.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 342.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.873  | 80.213  | 79.894  | 79.873  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.180%
Routing Overflow: 0.00% H and 0.54% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 342.5M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'CLK' ...

Total number of adjacent register pair is 60.

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 22
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_5/MAPPING/URFC/empty_flag_r_reg/CLK 277.6(ps)
Min trig. edge delay at sink(R): U_5/MAPPING/URFC/rwptr_r2_reg[3]/CLK 269(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 269~277.6(ps)          0~84000(ps)         
Fall Phase Delay               : 288.8~297.5(ps)        0~84000(ps)         
Trig. Edge Skew                : 8.6(ps)                300(ps)             
Rise Skew                      : 8.6(ps)                
Fall Skew                      : 8.7(ps)                
Max. Rise Buffer Tran.         : 85.2(ps)               400(ps)             
Max. Fall Buffer Tran.         : 82.9(ps)               400(ps)             
Max. Rise Sink Tran.           : 244.4(ps)              400(ps)             
Max. Fall Sink Tran.           : 246(ps)                400(ps)             
Min. Rise Buffer Tran.         : 85.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 82.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 242.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 244.2(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 60                     

Max. Local Skew                : 8.6(ps)                
  U_5/MAPPING/URFC/rwptr_r2_reg[3]/CLK(R)->
  U_5/MAPPING/URFC/empty_flag_r_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=342.5M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 10155 filler insts (cell FILL / prefix FILLER).
*INFO: Total 10155 filler insts added - prefix FILLER (CPU: 0:00:00.2).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:15:14 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteFollowPadPin set to true
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 563.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 17560 components
  17560 core components: 0 unplaced, 17533 placed, 27 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 35137 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 1  open: 4
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 563.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 5 via definition ...

sroute post-processing starts at Tue Apr 26 07:15:14 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 07:15:14 2011


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 350.63 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 07:15:14 2011
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 07:15:15 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 07:15:15 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1443      43.59%
#  Metal 2        V        1443       0.00%
#  Metal 3        H        1443       0.00%
#  ------------------------------------------
#  Total                   4329      14.53%
#
#  3 nets (0.22%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 350.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 350.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 350.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 350.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 350.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 350.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      8(0.55%)      3(0.21%)      1(0.07%)   (0.83%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      8(0.20%)      3(0.07%)      1(0.02%)   (0.30%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total wire length = 192073 um.
#Total half perimeter of net bounding box = 149204 um.
#Total wire length on LAYER metal1 = 117 um.
#Total wire length on LAYER metal2 = 101273 um.
#Total wire length on LAYER metal3 = 90683 um.
#Total number of vias = 6053
#Up-Via Summary (total 6053):
#           
#-----------------------
#  Metal 1         3625
#  Metal 2         2428
#-----------------------
#                  6053 
#
#Max overcon = 5 tracks.
#Total overcon = 0.30%.
#Worst layer Gcell overcon rate = 0.83%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 350.00 (Mb)
#Peak memory = 382.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 3
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 351.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 351.00 (Mb)
#Complete Detail Routing.
#Total wire length = 196243 um.
#Total half perimeter of net bounding box = 149204 um.
#Total wire length on LAYER metal1 = 16492 um.
#Total wire length on LAYER metal2 = 102428 um.
#Total wire length on LAYER metal3 = 77323 um.
#Total number of vias = 8571
#Up-Via Summary (total 8571):
#           
#-----------------------
#  Metal 1         4779
#  Metal 2         3792
#-----------------------
#                  8571 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 350.00 (Mb)
#Peak memory = 382.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 0.00 (Mb)
#Total memory = 350.00 (Mb)
#Peak memory = 382.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 07:15:19 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'USB_RCVR' of instances=17560 and nets=1381 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 351.0M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0138% (CPU Time= 0:00:00.0  MEM= 351.0M)
Extracted 20.017% (CPU Time= 0:00:00.0  MEM= 351.0M)
Extracted 30.0202% (CPU Time= 0:00:00.1  MEM= 351.0M)
Extracted 40.0128% (CPU Time= 0:00:00.1  MEM= 351.0M)
Extracted 50.016% (CPU Time= 0:00:00.1  MEM= 351.0M)
Extracted 60.0192% (CPU Time= 0:00:00.1  MEM= 351.0M)
Extracted 70.0117% (CPU Time= 0:00:00.1  MEM= 351.0M)
Extracted 80.0149% (CPU Time= 0:00:00.1  MEM= 351.0M)
Extracted 90.0181% (CPU Time= 0:00:00.1  MEM= 351.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 351.0M)
Nr. Extracted Resistors     : 17954
Nr. Extracted Ground Cap.   : 19323
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 350.969M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 351.0M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 1381 NETS and 0 SPECIALNETS signatures
#Created 17561 instance signatures
Begin checking placement ...
*info: Placed = 17533
*info: Unplaced = 0
Placement Density:100.00%(1836144/1836144)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'USB_RCVR' of instances=17560 and nets=1381 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 361.0M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0138% (CPU Time= 0:00:00.0  MEM= 361.0M)
Extracted 20.017% (CPU Time= 0:00:00.0  MEM= 361.0M)
Extracted 30.0202% (CPU Time= 0:00:00.1  MEM= 361.0M)
Extracted 40.0128% (CPU Time= 0:00:00.1  MEM= 361.0M)
Extracted 50.016% (CPU Time= 0:00:00.1  MEM= 361.0M)
Extracted 60.0192% (CPU Time= 0:00:00.1  MEM= 361.0M)
Extracted 70.0117% (CPU Time= 0:00:00.1  MEM= 361.0M)
Extracted 80.0149% (CPU Time= 0:00:00.1  MEM= 361.0M)
Extracted 90.0181% (CPU Time= 0:00:00.1  MEM= 361.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 361.0M)
Nr. Extracted Resistors     : 17954
Nr. Extracted Ground Cap.   : 19323
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 360.973M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 361.0M)
Number of Loop : 0
Start delay calculation (mem=360.973M)...
delayCal using detail RC...
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 361.0M)
Closing parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq'. 1372 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=360.973M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 361.0M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.908  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 361.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 361.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.908  | 80.237  | 79.908  | 80.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 361.0M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 07:15:22 2011

Design Name: USB_RCVR
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1524.3000, 1450.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 26 07:15:22 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.004M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 361.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.2  MEM: 20.4M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD_INTERNAL> setUIVar rda_Input ui_netlist mapped/BENC.v
<CMD_INTERNAL> setUIVar rda_Input ui_topcell BENC
<CMD> commitConfig
**WARN: (ENCSYT-3034):	commitConfig can only be run once per session.
 This command is skipped since it's already run by user or by loadConfig command implicitly.
<CMD> windowSelect 0.034 0.072 0.019 0.095
*** Memory pool thread-safe mode activated.
<CMD_INTERNAL> setUIVar rda_Input ui_netlist mapped/BENC.v
<CMD_INTERNAL> setUIVar rda_Input ui_settop 0
<CMD_INTERNAL> setUIVar rda_Input ui_topcell BENC
<CMD> commitConfig
**WARN: (ENCSYT-3034):	commitConfig can only be run once per session.
 This command is skipped since it's already run by user or by loadConfig command implicitly.
<CMD> windowSelect 0.013 0.086 0.101 0.017
<CMD> windowSelect 0.043 0.004 -0.018 0.076
<CMD> panCenter 0.349 0.054
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
**WARN: (ENCDB-2513):	Given orientation not legal, U2 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, U3 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell BUFX4.
**WARN: (ENCDB-2513):	Given orientation not legal, U4 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell BUFX4.
Adjusting Core to Left to: 51.6000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance CLK__L1_I0 to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance U_5/MAPPING/URFC/empty_flag_r_reg to match row orient.
Flip instance U_5/MAPPING/URFC/raddr_reg[2] to match row orient.
Flip instance U_5/MAPPING/URFC/raddr_reg[1] to match row orient.
Flip instance U_5/MAPPING/URFC/raddr_reg[0] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance U_8/ctr1_reg[0] to match row orient.
Flip instance U_8/ctr1_reg[1] to match row orient.
Flip instance U4 to match row orient.
Flip instance CLK__L2_I0 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.0M)
Number of Loop : 0
Start delay calculation (mem=381.980M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=381.980M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 382.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 55 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=382.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=382.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=382.0M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=17505 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1317 #term=4429 #term/net=3.36, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 17505 single + 0 double + 0 multi
Total standard cell length = 60.8088 (mm), area = 1.8243 (mm^2)
Average module density = 0.602.
Density for the design = 0.602.
       = stdcell_area 25324 (1823328 um^2) / alloc_area 42091 (3030577 um^2).
Pin Density = 0.175.
            = total # of pins 4429 / total Instance area 25337.
Identified 16193 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 9.829e+04 (5.16e+04 4.67e+04)
              Est.  stn bbox = 9.829e+04 (5.16e+04 4.67e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 382.0M
Iteration  2: Total net bbox = 9.829e+04 (5.16e+04 4.67e+04)
              Est.  stn bbox = 9.829e+04 (5.16e+04 4.67e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 382.0M
Iteration  3: Total net bbox = 9.829e+04 (5.16e+04 4.67e+04)
              Est.  stn bbox = 9.829e+04 (5.16e+04 4.67e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 382.0M
Iteration  4: Total net bbox = 8.233e+04 (3.64e+04 4.59e+04)
              Est.  stn bbox = 8.233e+04 (3.64e+04 4.59e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 382.0M
Iteration  5: Total net bbox = 1.079e+05 (6.06e+04 4.73e+04)
              Est.  stn bbox = 1.079e+05 (6.06e+04 4.73e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 382.0M
Iteration  6: Total net bbox = 1.281e+05 (6.86e+04 5.95e+04)
              Est.  stn bbox = 1.281e+05 (6.86e+04 5.95e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 382.0M
Iteration  7: Total net bbox = 1.300e+05 (6.97e+04 6.03e+04)
              Est.  stn bbox = 1.625e+05 (8.75e+04 7.49e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 382.0M
Iteration  8: Total net bbox = 1.300e+05 (6.97e+04 6.03e+04)
              Est.  stn bbox = 1.625e+05 (8.75e+04 7.49e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 382.0M
Iteration  9: Total net bbox = 1.418e+05 (7.39e+04 6.79e+04)
              Est.  stn bbox = 1.767e+05 (9.24e+04 8.43e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 382.0M
Iteration 10: Total net bbox = 1.418e+05 (7.39e+04 6.79e+04)
              Est.  stn bbox = 1.767e+05 (9.24e+04 8.43e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 382.0M
Iteration 11: Total net bbox = 1.681e+05 (8.47e+04 8.35e+04)
              Est.  stn bbox = 2.034e+05 (1.03e+05 1.00e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 382.0M
Iteration 12: Total net bbox = 1.708e+05 (8.54e+04 8.53e+04)
              Est.  stn bbox = 2.064e+05 (1.04e+05 1.02e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 382.0M
*** cost = 1.708e+05 (8.54e+04 8.53e+04) (cpu for global=0:00:07.0) real=0:00:07.0***
Core Placement runtime cpu: 0:00:05.4 real: 0:00:06.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:34.6, real=0:00:36.0)
move report: preRPlace moves 7184 insts, mean move: 10.00 um, max move: 61.20 um
	max move on inst (U_5/MAPPING/UFIFORAM/fiforeg_reg[7][1]): (1418.40, 1731.00) --> (1449.60, 1701.00)
Placement tweakage begins.
wire length = 1.702e+05 = 8.447e+04 H + 8.574e+04 V
wire length = 1.536e+05 = 6.814e+04 H + 8.541e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 3085 insts, mean move: 19.03 um, max move: 105.60 um
	max move on inst (FILLER_152): (1490.40, 621.00) --> (1596.00, 621.00)
move report: rPlace moves 8269 insts, mean move: 14.37 um, max move: 97.20 um
	max move on inst (FILLER_10388): (1531.20, 1161.00) --> (1598.40, 1131.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        64.80 um
  inst (U_10/U57) with max move: (1099.2, 561) -> (1164, 561)
  mean    (X+Y) =        14.49 um
Total instances flipped for WireLenOpt: 40
Total instances flipped, including legalization: 138
Total instances moved : 1077
*** cpu=0:00:36.7   mem=382.0M  mem(used)=0.0M***
Total net length = 1.531e+05 (6.815e+04 8.493e+04) (ext = 7.201e+03)
*** End of Placement (cpu=0:00:44.1, real=0:00:46.0, mem=382.0M) ***
default core: bins with density >  0.75 = 27.8 % ( 10 / 36 )
*** Free Virtual Timing Model ...(mem=382.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1921200 1840950)
coreBox:    (81600 51000) (1841400 1791000)

Phase 1a route (0:00:00.0 382.0M):
Est net length = 1.957e+05um = 9.021e+04H + 1.055e+05V
Usage: (9.8%H 15.5%V) = (1.093e+05um 2.158e+05um) = (9056 7194)
Obstruct: 8 = 0 (0.0%H) + 8 (0.1%V)
Overflow: 102 = 0 (0.00% H) + 102 (1.10% V)

Phase 1b route (0:00:00.0 382.0M):
Usage: (9.8%H 15.5%V) = (1.091e+05um 2.158e+05um) = (9033 7194)
Overflow: 101 = 0 (0.00% H) + 101 (1.08% V)

Phase 1c route (0:00:00.0 382.0M):
Usage: (9.8%H 15.6%V) = (1.087e+05um 2.164e+05um) = (9001 7215)
Overflow: 89 = 0 (0.00% H) + 89 (0.96% V)

Phase 1d route (0:00:00.0 382.0M):
Usage: (9.8%H 15.6%V) = (1.087e+05um 2.167e+05um) = (9006 7226)
Overflow: 70 = 0 (0.00% H) + 70 (0.76% V)

Phase 1e route (0:00:00.0 382.0M):
Usage: (9.8%H 15.6%V) = (1.087e+05um 2.168e+05um) = (9003 7229)
Overflow: 54 = 0 (0.00% H) + 54 (0.58% V)

Phase 1f route (0:00:00.0 382.0M):
Usage: (9.8%H 15.6%V) = (1.093e+05um 2.174e+05um) = (9058 7248)
Overflow: 28 = 0 (0.00% H) + 28 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	25	 0.27%
--------------------------------------
  0:	0	 0.00%	477	 5.13%
  1:	0	 0.00%	426	 4.58%
  2:	10	 0.11%	647	 6.96%
  3:	37	 0.40%	869	 9.35%
  4:	83	 0.89%	1072	11.54%
  5:	223	 2.40%	5420	58.33%
  6:	371	 3.99%	106	 1.14%
  7:	740	 7.96%	0	 0.00%
  8:	1343	14.44%	0	 0.00%
  9:	1616	17.38%	0	 0.00%
 10:	4877	52.44%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%


Global route (cpu=0.1s real=1.0s 382.0M)


*** After '-updateRemainTrks' operation: 

Usage: (9.8%H 15.6%V) = (1.093e+05um 2.174e+05um) = (9058 7248)
Overflow: 28 = 0 (0.00% H) + 28 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	25	 0.27%
--------------------------------------
  0:	0	 0.00%	477	 5.13%
  1:	0	 0.00%	426	 4.58%
  2:	10	 0.11%	647	 6.96%
  3:	37	 0.40%	869	 9.35%
  4:	83	 0.89%	1072	11.54%
  5:	223	 2.40%	5420	58.33%
  6:	371	 3.99%	106	 1.14%
  7:	740	 7.96%	0	 0.00%
  8:	1343	14.44%	0	 0.00%
  9:	1616	17.38%	0	 0.00%
 10:	4877	52.44%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%



*** Completed Phase 1 route (0:00:00.1 382.0M) ***


Total length: 2.015e+05um, number of vias: 8127
M1(H) length: 0.000e+00um, number of vias: 4412
M2(V) length: 1.128e+05um, number of vias: 3715
M3(H) length: 8.870e+04um
*** Completed Phase 2 route (0:00:00.1 382.0M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=382.0M) ***
Peak Memory Usage was 382.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=382.0M) ***

Extraction called for design 'USB_RCVR' of instances=17505 and nets=1326 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 381.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.0M)
Number of Loop : 0
Start delay calculation (mem=381.980M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=381.980M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 382.0M) ***
*info: Start fixing DRV (Mem = 381.98M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (382.0M)
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=382.0M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.595845
Start fixing design rules ... (0:00:00.1 382.0M)
Done fixing design rule (0:00:01.5 382.0M)

Summary:
60 buffers added on 49 nets (with 0 driver resized)

Density after buffering = 0.600386
*** Completed dpFixDRCViolation (0:00:01.6 382.0M)

Re-routed 109 nets
Extraction called for design 'USB_RCVR' of instances=17565 and nets=1386 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 381.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.0M)
Number of Loop : 0
Start delay calculation (mem=381.980M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=381.980M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 382.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    31
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 381.98M).
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 382.0M **
*** Starting optFanout (382.0M)
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=382.0M) ***
Start fixing timing ... (0:00:00.1 382.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 382.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600386
*** Completed optFanout (0:00:00.3 382.0M)

**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 382.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1921200 1840950)
coreBox:    (81600 51000) (1841400 1791000)

Phase 1a route (0:00:00.0 382.0M):
Est net length = 2.043e+05um = 9.499e+04H + 1.094e+05V
Usage: (10.3%H 16.1%V) = (1.145e+05um 2.232e+05um) = (9483 7441)
Obstruct: 8 = 0 (0.0%H) + 8 (0.1%V)
Overflow: 104 = 0 (0.00% H) + 104 (1.12% V)

Phase 1b route (0:00:00.0 382.0M):
Usage: (10.3%H 16.1%V) = (1.141e+05um 2.232e+05um) = (9455 7441)
Overflow: 101 = 0 (0.00% H) + 101 (1.09% V)

Phase 1c route (0:00:00.0 382.0M):
Usage: (10.2%H 16.1%V) = (1.138e+05um 2.240e+05um) = (9430 7467)
Overflow: 96 = 0 (0.00% H) + 96 (1.03% V)

Phase 1d route (0:00:00.0 382.0M):
Usage: (10.2%H 16.1%V) = (1.139e+05um 2.244e+05um) = (9439 7481)
Overflow: 77 = 0 (0.00% H) + 77 (0.83% V)

Phase 1e route (0:00:00.0 382.0M):
Usage: (10.2%H 16.2%V) = (1.138e+05um 2.248e+05um) = (9423 7494)
Overflow: 60 = 0 (0.00% H) + 60 (0.64% V)

Phase 1f route (0:00:00.0 382.0M):
Usage: (10.3%H 16.2%V) = (1.146e+05um 2.255e+05um) = (9490 7518)
Overflow: 29 = 0 (0.00% H) + 29 (0.31% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	26	 0.28%
--------------------------------------
  0:	0	 0.00%	498	 5.36%
  1:	0	 0.00%	458	 4.93%
  2:	11	 0.12%	643	 6.92%
  3:	27	 0.29%	867	 9.33%
  4:	71	 0.76%	1106	11.90%
  5:	252	 2.71%	5340	57.47%
  6:	391	 4.20%	104	 1.12%
  7:	817	 8.78%	0	 0.00%
  8:	1403	15.09%	0	 0.00%
  9:	1606	17.27%	0	 0.00%
 10:	4722	50.77%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%


Global route (cpu=0.1s real=0.0s 382.0M)


*** After '-updateRemainTrks' operation: 

Usage: (10.3%H 16.2%V) = (1.146e+05um 2.255e+05um) = (9490 7518)
Overflow: 29 = 0 (0.00% H) + 29 (0.31% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	26	 0.28%
--------------------------------------
  0:	0	 0.00%	498	 5.36%
  1:	0	 0.00%	458	 4.93%
  2:	11	 0.12%	643	 6.92%
  3:	27	 0.29%	867	 9.33%
  4:	71	 0.76%	1106	11.90%
  5:	252	 2.71%	5340	57.47%
  6:	391	 4.20%	104	 1.12%
  7:	817	 8.78%	0	 0.00%
  8:	1403	15.09%	0	 0.00%
  9:	1606	17.27%	0	 0.00%
 10:	4722	50.77%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%



*** Completed Phase 1 route (0:00:00.1 382.0M) ***


Total length: 2.105e+05um, number of vias: 8314
M1(H) length: 0.000e+00um, number of vias: 4528
M2(V) length: 1.171e+05um, number of vias: 3786
M3(H) length: 9.339e+04um
*** Completed Phase 2 route (0:00:00.1 382.0M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=382.0M) ***
Peak Memory Usage was 382.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=382.0M) ***

Extraction called for design 'USB_RCVR' of instances=17565 and nets=1386 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 381.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.0M)
Number of Loop : 0
Start delay calculation (mem=381.980M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=381.980M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 382.0M) ***
*** Timing Is met
*** Check timing (0:00:00.4)
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 382.0M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=382.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=382.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=382.0M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=17565 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1377 #term=4549 #term/net=3.30, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 17565 single + 0 double + 0 multi
Total standard cell length = 61.2720 (mm), area = 1.8382 (mm^2)
Average module density = 0.606.
Density for the design = 0.606.
       = stdcell_area 25517 (1837224 um^2) / alloc_area 42091 (3030577 um^2).
Pin Density = 0.178.
            = total # of pins 4549 / total Instance area 25530.
Identified 16193 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.737e+05 (8.47e+04 8.91e+04)
              Est.  stn bbox = 2.124e+05 (1.05e+05 1.07e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 382.0M
Iteration 13: Total net bbox = 1.793e+05 (9.13e+04 8.80e+04)
              Est.  stn bbox = 2.152e+05 (1.10e+05 1.05e+05)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 382.0M
Iteration 14: Total net bbox = 1.784e+05 (9.00e+04 8.84e+04)
              Est.  stn bbox = 2.145e+05 (1.09e+05 1.05e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 382.0M
*** cost = 1.784e+05 (9.00e+04 8.84e+04) (cpu for global=0:00:03.2) real=0:00:03.0***
Core Placement runtime cpu: 0:00:02.3 real: 0:00:03.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:05.2, real=0:00:05.0)
move report: preRPlace moves 6372 insts, mean move: 7.80 um, max move: 51.60 um
	max move on inst (U_5/MAPPING/UFIFORAM/U126): (998.40, 1491.00) --> (976.80, 1461.00)
Placement tweakage begins.
wire length = 1.785e+05 = 8.946e+04 H + 8.905e+04 V
wire length = 1.605e+05 = 7.168e+04 H + 8.879e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 3125 insts, mean move: 20.38 um, max move: 105.60 um
	max move on inst (FILLER_1093): (1324.80, 771.00) --> (1430.40, 771.00)
move report: rPlace moves 7564 insts, mean move: 13.17 um, max move: 104.40 um
	max move on inst (FILLER_5637): (1468.80, 651.00) --> (1543.20, 681.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        55.20 um
  inst (U_11/MAPPING/URFC/RPU1/FE_OFC115_n4) with max move: (1058.4, 531) -> (1113.6, 531)
  mean    (X+Y) =        14.35 um
Total instances flipped for WireLenOpt: 37
Total instances flipped, including legalization: 131
Total instances moved : 1130
*** cpu=0:00:07.3   mem=382.0M  mem(used)=0.0M***
Total net length = 1.604e+05 (7.171e+04 8.865e+04) (ext = 7.277e+03)
*** End of Placement (cpu=0:00:11.3, real=0:00:11.0, mem=382.0M) ***
default core: bins with density >  0.75 = 30.6 % ( 11 / 36 )
*** Free Virtual Timing Model ...(mem=382.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1: 0, real = 0: 1: 3, mem = 382.0M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 17565
*info: Unplaced = 0
Placement Density:60.04%(1837224/3060072)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:42:56 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteConnectBlockPin set to false
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 595.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 17565 components
  17565 core components: 0 unplaced, 17538 placed, 27 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 35147 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 117  open: 3
  Number of Followpin connections: 60
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 595.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Apr 26 07:42:57 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 07:42:57 2011

sroute post-processing starts at Tue Apr 26 07:42:57 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 07:42:57 2011


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 381.98 megs
<CMD> trialRoute
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1921200 1840950)
coreBox:    (81600 51000) (1841400 1791000)

Phase 1a route (0:00:00.0 382.0M):
Est net length = 1.978e+05um = 9.000e+04H + 1.078e+05V
Usage: (9.8%H 15.8%V) = (1.094e+05um 2.200e+05um) = (9070 7336)
Obstruct: 16 = 0 (0.0%H) + 16 (0.2%V)
Overflow: 124 = 0 (0.00% H) + 124 (1.34% V)

Phase 1b route (0:00:00.0 382.0M):
Usage: (9.8%H 15.8%V) = (1.091e+05um 2.200e+05um) = (9040 7335)
Overflow: 120 = 0 (0.00% H) + 120 (1.29% V)

Phase 1c route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.088e+05um 2.202e+05um) = (9018 7343)
Overflow: 111 = 0 (0.00% H) + 111 (1.19% V)

Phase 1d route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.207e+05um) = (9031 7357)
Overflow: 86 = 0 (0.00% H) + 86 (0.93% V)

Phase 1e route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.210e+05um) = (9036 7370)
Overflow: 62 = 0 (0.00% H) + 62 (0.67% V)

Phase 1f route (0:00:00.0 382.0M):
Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%


Global route (cpu=0.1s real=0.0s 382.0M)


*** After '-updateRemainTrks' operation: 

Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%



*** Completed Phase 1 route (0:00:00.1 382.0M) ***


Total length: 2.045e+05um, number of vias: 8292
M1(H) length: 0.000e+00um, number of vias: 4532
M2(V) length: 1.158e+05um, number of vias: 3760
M3(H) length: 8.872e+04um
*** Completed Phase 2 route (0:00:00.1 382.0M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=382.0M) ***
Peak Memory Usage was 382.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=382.0M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1921200 1840950)
coreBox:    (81600 51000) (1841400 1791000)

Phase 1a route (0:00:00.0 382.0M):
Est net length = 1.978e+05um = 9.000e+04H + 1.078e+05V
Usage: (9.8%H 15.8%V) = (1.094e+05um 2.200e+05um) = (9070 7336)
Obstruct: 16 = 0 (0.0%H) + 16 (0.2%V)
Overflow: 124 = 0 (0.00% H) + 124 (1.34% V)

Phase 1b route (0:00:00.0 382.0M):
Usage: (9.8%H 15.8%V) = (1.091e+05um 2.200e+05um) = (9040 7335)
Overflow: 120 = 0 (0.00% H) + 120 (1.29% V)

Phase 1c route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.088e+05um 2.202e+05um) = (9018 7343)
Overflow: 111 = 0 (0.00% H) + 111 (1.19% V)

Phase 1d route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.207e+05um) = (9031 7357)
Overflow: 86 = 0 (0.00% H) + 86 (0.93% V)

Phase 1e route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.210e+05um) = (9036 7370)
Overflow: 62 = 0 (0.00% H) + 62 (0.67% V)

Phase 1f route (0:00:00.0 382.0M):
Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%


Global route (cpu=0.1s real=0.0s 382.0M)


*** After '-updateRemainTrks' operation: 

Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%



*** Completed Phase 1 route (0:00:00.2 382.0M) ***


Total length: 2.045e+05um, number of vias: 8292
M1(H) length: 0.000e+00um, number of vias: 4532
M2(V) length: 1.158e+05um, number of vias: 3760
M3(H) length: 8.872e+04um
*** Completed Phase 2 route (0:00:00.1 382.0M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=382.0M) ***
Peak Memory Usage was 382.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=382.0M) ***

Extraction called for design 'USB_RCVR' of instances=17565 and nets=1386 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 381.980M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.436  | 80.040  | 79.436  | 80.191  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
Routing Overflow: 0.00% H and 0.33% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.06 sec
Total Real time: 1.0 sec
Total Memory Usage: 381.980469 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=382.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.436  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 382.0M **
*info: Start fixing DRV (Mem = 381.98M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 381.98M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=382.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.436  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
Routing Overflow: 0.00% H and 0.33% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 382.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 382.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.436  | 80.040  | 79.436  | 80.191  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
Routing Overflow: 0.00% H and 0.33% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 382.0M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=382.0M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock CLK has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=382.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 381.980M)

Start to trace clock trees ...
*** Begin Tracer (mem=382.0M) ***
**WARN: (ENCCK-767):	Find clock buffer CLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock CLK has been synthesized.
*** End Tracer (mem=382.0M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:01.0, mem=382.0M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1921200 1840950)
coreBox:    (81600 51000) (1841400 1791000)

Phase 1a route (0:00:00.0 382.0M):
Est net length = 1.978e+05um = 9.000e+04H + 1.078e+05V
Usage: (9.8%H 15.8%V) = (1.094e+05um 2.200e+05um) = (9070 7336)
Obstruct: 16 = 0 (0.0%H) + 16 (0.2%V)
Overflow: 124 = 0 (0.00% H) + 124 (1.34% V)

Phase 1b route (0:00:00.0 382.0M):
Usage: (9.8%H 15.8%V) = (1.091e+05um 2.200e+05um) = (9040 7335)
Overflow: 120 = 0 (0.00% H) + 120 (1.29% V)

Phase 1c route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.088e+05um 2.202e+05um) = (9018 7343)
Overflow: 111 = 0 (0.00% H) + 111 (1.19% V)

Phase 1d route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.207e+05um) = (9031 7357)
Overflow: 86 = 0 (0.00% H) + 86 (0.93% V)

Phase 1e route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.210e+05um) = (9036 7370)
Overflow: 62 = 0 (0.00% H) + 62 (0.67% V)

Phase 1f route (0:00:00.0 382.0M):
Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%


Global route (cpu=0.1s real=0.0s 382.0M)


*** After '-updateRemainTrks' operation: 

Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%



*** Completed Phase 1 route (0:00:00.1 382.0M) ***


Total length: 2.045e+05um, number of vias: 8292
M1(H) length: 0.000e+00um, number of vias: 4532
M2(V) length: 1.158e+05um, number of vias: 3760
M3(H) length: 8.872e+04um
*** Completed Phase 2 route (0:00:00.1 382.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=382.0M) ***
Peak Memory Usage was 382.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=382.0M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1921200 1840950)
coreBox:    (81600 51000) (1841400 1791000)

Phase 1a route (0:00:00.0 382.0M):
Est net length = 1.978e+05um = 9.000e+04H + 1.078e+05V
Usage: (9.8%H 15.8%V) = (1.094e+05um 2.200e+05um) = (9070 7336)
Obstruct: 16 = 0 (0.0%H) + 16 (0.2%V)
Overflow: 124 = 0 (0.00% H) + 124 (1.34% V)

Phase 1b route (0:00:00.0 382.0M):
Usage: (9.8%H 15.8%V) = (1.091e+05um 2.200e+05um) = (9040 7335)
Overflow: 120 = 0 (0.00% H) + 120 (1.29% V)

Phase 1c route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.088e+05um 2.202e+05um) = (9018 7343)
Overflow: 111 = 0 (0.00% H) + 111 (1.19% V)

Phase 1d route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.207e+05um) = (9031 7357)
Overflow: 86 = 0 (0.00% H) + 86 (0.93% V)

Phase 1e route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.210e+05um) = (9036 7370)
Overflow: 62 = 0 (0.00% H) + 62 (0.67% V)

Phase 1f route (0:00:00.0 382.0M):
Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%


Global route (cpu=0.1s real=0.0s 382.0M)


*** After '-updateRemainTrks' operation: 

Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%



*** Completed Phase 1 route (0:00:00.1 382.0M) ***


Total length: 2.045e+05um, number of vias: 8292
M1(H) length: 0.000e+00um, number of vias: 4532
M2(V) length: 1.158e+05um, number of vias: 3760
M3(H) length: 8.872e+04um
*** Completed Phase 2 route (0:00:00.1 382.0M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=382.0M) ***
Peak Memory Usage was 382.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=382.0M) ***

Extraction called for design 'USB_RCVR' of instances=17565 and nets=1386 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 381.980M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.756  | 79.997  | 79.756  | 79.831  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
Routing Overflow: 0.00% H and 0.33% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.05 sec
Total Real time: 1.0 sec
Total Memory Usage: 381.980469 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'USB_RCVR' of instances=17565 and nets=1386 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 381.980M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=382.0M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:02:34, mem=382.0M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.4, REAL=0:00:01.0, totSessionCpu=0:02:35, mem=382.0M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:04.0, real=0:00:04.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:04.1   mem=382.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 1.666e+05 (7.489e+04 9.171e+04) (ext = 7.278e+03)
default core: bins with density >  0.75 = 30.6 % ( 11 / 36 )
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (1921200 1840950)
coreBox:    (81600 51000) (1841400 1791000)

Phase 1a route (0:00:00.0 382.0M):
Est net length = 1.978e+05um = 9.000e+04H + 1.078e+05V
Usage: (9.8%H 15.8%V) = (1.094e+05um 2.200e+05um) = (9070 7336)
Obstruct: 16 = 0 (0.0%H) + 16 (0.2%V)
Overflow: 124 = 0 (0.00% H) + 124 (1.34% V)

Phase 1b route (0:00:00.0 382.0M):
Usage: (9.8%H 15.8%V) = (1.091e+05um 2.200e+05um) = (9040 7335)
Overflow: 120 = 0 (0.00% H) + 120 (1.29% V)

Phase 1c route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.088e+05um 2.202e+05um) = (9018 7343)
Overflow: 111 = 0 (0.00% H) + 111 (1.19% V)

Phase 1d route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.207e+05um) = (9031 7357)
Overflow: 86 = 0 (0.00% H) + 86 (0.93% V)

Phase 1e route (0:00:00.0 382.0M):
Usage: (9.8%H 15.9%V) = (1.090e+05um 2.210e+05um) = (9036 7370)
Overflow: 62 = 0 (0.00% H) + 62 (0.67% V)

Phase 1f route (0:00:00.0 382.0M):
Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%


Global route (cpu=0.1s real=1.0s 382.0M)


*** After '-updateRemainTrks' operation: 

Usage: (9.9%H 16.0%V) = (1.097e+05um 2.218e+05um) = (9091 7397)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	31	 0.33%
--------------------------------------
  0:	0	 0.00%	461	 4.97%
  1:	0	 0.00%	456	 4.91%
  2:	1	 0.01%	652	 7.02%
  3:	12	 0.13%	871	 9.38%
  4:	62	 0.67%	1106	11.91%
  5:	219	 2.35%	5359	57.72%
  6:	461	 4.96%	100	 1.08%
  7:	814	 8.75%	0	 0.00%
  8:	1318	14.17%	0	 0.00%
  9:	1510	16.24%	0	 0.00%
 10:	4903	52.72%	122	 1.31%
 12:	0	 0.00%	122	 1.31%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	2	 0.02%



*** Completed Phase 1 route (0:00:00.1 382.0M) ***


Total length: 2.045e+05um, number of vias: 8292
M1(H) length: 0.000e+00um, number of vias: 4532
M2(V) length: 1.158e+05um, number of vias: 3760
M3(H) length: 8.872e+04um
*** Completed Phase 2 route (0:00:00.1 382.0M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=382.0M) ***
Peak Memory Usage was 382.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=382.0M) ***

Extraction called for design 'USB_RCVR' of instances=17565 and nets=1386 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 381.980M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.0M)
Number of Loop : 0
Start delay calculation (mem=381.980M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=381.980M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 382.0M) ***
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 382.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 382.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.756  | 79.997  | 79.756  | 79.831  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.463  |  0.463  |  0.931  |  1.902  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
Routing Overflow: 0.00% H and 0.33% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 382.0M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=382.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.756  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 382.0M **
*** Starting optimizing excluded clock nets MEM= 382.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 382.0M) ***
*** Starting optimizing excluded clock nets MEM= 382.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 382.0M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 382.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.756  | 79.997  | 79.756  | 79.831  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
Routing Overflow: 0.00% H and 0.33% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 382.0M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'CLK' ...

Total number of adjacent register pair is 60.

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 22
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_8/ctr1_reg[1]/CLK 301.3(ps)
Min trig. edge delay at sink(R): U_5/MAPPING/URFC/rwptr_r2_reg[3]/CLK 280.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 280.7~301.3(ps)        0~84000(ps)         
Fall Phase Delay               : 302.1~322.7(ps)        0~84000(ps)         
Trig. Edge Skew                : 20.6(ps)               300(ps)             
Rise Skew                      : 20.6(ps)               
Fall Skew                      : 20.6(ps)               
Max. Rise Buffer Tran.         : 86.8(ps)               400(ps)             
Max. Fall Buffer Tran.         : 84.6(ps)               400(ps)             
Max. Rise Sink Tran.           : 286.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 289(ps)                400(ps)             
Min. Rise Buffer Tran.         : 86.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 84.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 277.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 279.8(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 60                     

Max. Local Skew                : 20.5(ps)               
  U_5/MAPPING/URFC/rwptr_r2_reg[3]/CLK(R)->
  U_5/MAPPING/URFC/empty_flag_r_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=382.0M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 16984 filler insts (cell FILL / prefix FILLER).
*INFO: Total 16984 filler insts added - prefix FILLER (CPU: 0:00:00.3).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:43:12 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteFollowPadPin set to true
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 615.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 34549 components
  34549 core components: 0 unplaced, 34522 placed, 27 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 69115 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 1  open: 4
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 615.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 5 via definition ...

sroute post-processing starts at Tue Apr 26 07:43:13 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 07:43:13 2011


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 402.47 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 07:43:13 2011
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 07:43:13 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 07:43:13 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        2303      28.79%
#  Metal 2        V        2303       0.00%
#  Metal 3        H        2303       0.00%
#  ------------------------------------------
#  Total                   6909       9.60%
#
#  3 nets (0.22%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      2(0.09%)      1(0.04%)      1(0.04%)   (0.17%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      2(0.03%)      1(0.01%)      1(0.01%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total wire length = 215138 um.
#Total half perimeter of net bounding box = 166155 um.
#Total wire length on LAYER metal1 = 624 um.
#Total wire length on LAYER metal2 = 121829 um.
#Total wire length on LAYER metal3 = 92685 um.
#Total number of vias = 6241
#Up-Via Summary (total 6241):
#           
#-----------------------
#  Metal 1         3817
#  Metal 2         2424
#-----------------------
#                  6241 
#
#Max overcon = 5 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.17%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 402.00 (Mb)
#Peak memory = 434.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 9
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 402.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#Complete Detail Routing.
#Total wire length = 219056 um.
#Total half perimeter of net bounding box = 166155 um.
#Total wire length on LAYER metal1 = 20595 um.
#Total wire length on LAYER metal2 = 122142 um.
#Total wire length on LAYER metal3 = 76319 um.
#Total number of vias = 8428
#Up-Via Summary (total 8428):
#           
#-----------------------
#  Metal 1         4867
#  Metal 2         3561
#-----------------------
#                  8428 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 0.00 (Mb)
#Total memory = 402.00 (Mb)
#Peak memory = 434.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 402.00 (Mb)
#Peak memory = 434.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 19
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 07:43:19 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'USB_RCVR' of instances=34549 and nets=1386 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 402.5M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0154% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 20.0198% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 30.0132% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 40.0176% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 50.022% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 60.0154% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 70.0198% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 80.0132% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 90.0176% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 402.5M)
Nr. Extracted Resistors     : 17526
Nr. Extracted Ground Cap.   : 18898
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 402.469M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 402.5M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 34522
*info: Unplaced = 0
Placement Density:100.00%(3060072/3060072)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'USB_RCVR' of instances=34549 and nets=1386 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 402.5M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0154% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 20.0198% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 30.0132% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 40.0176% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 50.022% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 60.0154% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 70.0198% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 80.0132% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 90.0176% (CPU Time= 0:00:00.1  MEM= 402.5M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 402.5M)
Nr. Extracted Resistors     : 17526
Nr. Extracted Ground Cap.   : 18898
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 402.469M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.5M)
Number of Loop : 0
Start delay calculation (mem=402.469M)...
delayCal using detail RC...
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 402.5M)
Closing parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq'. 1377 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:01.0 mem=402.469M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 402.5M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.861  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 402.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 402.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.861  | 80.149  | 79.891  | 79.861  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 402.5M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 07:43:22 2011

Design Name: USB_RCVR
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1921.3500, 1840.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 26 07:43:22 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.004M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 402.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.9  MEM: 28.5M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
**WARN: (ENCDB-2513):	Given orientation not legal, U2 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, U3 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell BUFX4.
**WARN: (ENCDB-2513):	Given orientation not legal, U4 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell BUFX4.
Adjusting Core to Left to: 51.6000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance CLK__L1_I0 to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance U_5/MAPPING/URFC/raddr_reg[1] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance U4 to match row orient.
Flip instance CLK__L2_I0 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.5M)
Number of Loop : 0
Start delay calculation (mem=402.469M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=402.469M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 402.5M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 59 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=402.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=402.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=402.5M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=34490 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1318 #term=4431 #term/net=3.36, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 34490 single + 0 double + 0 multi
Total standard cell length = 101.5776 (mm), area = 3.0473 (mm^2)
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 42311 (3046392 um^2) / alloc_area 70368 (5066518 um^2).
Pin Density = 0.105.
            = total # of pins 4431 / total Instance area 42324.
Identified 33177 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.232e+05 (6.36e+04 5.96e+04)
              Est.  stn bbox = 1.232e+05 (6.36e+04 5.96e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 402.5M
Iteration  2: Total net bbox = 1.232e+05 (6.36e+04 5.96e+04)
              Est.  stn bbox = 1.232e+05 (6.36e+04 5.96e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 402.5M
Iteration  3: Total net bbox = 1.232e+05 (6.36e+04 5.96e+04)
              Est.  stn bbox = 1.232e+05 (6.36e+04 5.96e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 402.5M
Iteration  4: Total net bbox = 8.952e+04 (3.96e+04 4.99e+04)
              Est.  stn bbox = 8.952e+04 (3.96e+04 4.99e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 402.5M
Iteration  5: Total net bbox = 1.244e+05 (6.53e+04 5.91e+04)
              Est.  stn bbox = 1.244e+05 (6.53e+04 5.91e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 402.5M
Iteration  6: Total net bbox = 1.459e+05 (7.55e+04 7.04e+04)
              Est.  stn bbox = 1.459e+05 (7.55e+04 7.04e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 402.5M
Iteration  7: Total net bbox = 1.461e+05 (7.50e+04 7.11e+04)
              Est.  stn bbox = 1.837e+05 (9.63e+04 8.73e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 402.5M
Iteration  8: Total net bbox = 1.461e+05 (7.50e+04 7.11e+04)
              Est.  stn bbox = 1.837e+05 (9.63e+04 8.73e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 402.5M
Iteration  9: Total net bbox = 1.646e+05 (8.39e+04 8.07e+04)
              Est.  stn bbox = 2.064e+05 (1.06e+05 9.99e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 402.5M
Iteration 10: Total net bbox = 1.646e+05 (8.39e+04 8.07e+04)
              Est.  stn bbox = 2.064e+05 (1.06e+05 9.99e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 402.5M
Iteration 11: Total net bbox = 1.832e+05 (9.19e+04 9.12e+04)
              Est.  stn bbox = 2.264e+05 (1.15e+05 1.11e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 402.5M
Iteration 12: Total net bbox = 1.832e+05 (9.19e+04 9.12e+04)
              Est.  stn bbox = 2.264e+05 (1.15e+05 1.11e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 402.5M
Iteration 13: Total net bbox = 2.049e+05 (9.91e+04 1.06e+05)
              Est.  stn bbox = 2.481e+05 (1.22e+05 1.26e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 402.5M
Iteration 14: Total net bbox = 2.075e+05 (1.01e+05 1.07e+05)
              Est.  stn bbox = 2.510e+05 (1.23e+05 1.28e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 402.5M
*** cost = 2.075e+05 (1.01e+05 1.07e+05) (cpu for global=0:00:08.6) real=0:00:10.0***
Core Placement runtime cpu: 0:00:05.9 real: 0:00:06.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:30.5, real=0:00:33.0)
move report: preRPlace moves 12016 insts, mean move: 11.11 um, max move: 87.60 um
	max move on inst (U_11/MAPPING/UWFC/wrptr_r2_reg[0]): (1564.80, 831.00) --> (1622.40, 801.00)
Placement tweakage begins.
wire length = 2.068e+05 = 9.924e+04 H + 1.076e+05 V
wire length = 1.876e+05 = 8.000e+04 H + 1.076e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 3907 insts, mean move: 18.71 um, max move: 105.60 um
	max move on inst (FILLER_712): (1804.80, 861.00) --> (1910.40, 861.00)
move report: rPlace moves 13430 insts, mean move: 14.01 um, max move: 99.60 um
	max move on inst (FILLER_20905): (1900.80, 921.00) --> (1970.40, 951.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        87.60 um
  inst (U_11/MAPPING/UWFC/wrptr_r2_reg[0]) with max move: (1564.8, 831) -> (1622.4, 801)
  mean    (X+Y) =        15.40 um
Total instances flipped for WireLenOpt: 39
Total instances flipped, including legalization: 122
Total instances moved : 1100
*** cpu=0:00:37.9   mem=402.5M  mem(used)=0.0M***
Total net length = 1.870e+05 (7.998e+04 1.071e+05) (ext = 8.734e+03)
*** End of Placement (cpu=0:00:47.1, real=0:00:50.0, mem=402.5M) ***
default core: bins with density >  0.75 = 9.38 % ( 6 / 64 )
*** Free Virtual Timing Model ...(mem=402.5M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 402.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (2427600 2350950)
coreBox:    (81600 51000) (2349150 2301000)

Phase 1a route (0:00:00.0 402.5M):
Est net length = 2.381e+05um = 1.038e+05H + 1.342e+05V
Usage: (6.8%H 10.7%V) = (1.231e+05um 2.441e+05um) = (10250 8139)
Obstruct: 14 = 0 (0.0%H) + 14 (0.1%V)
Overflow: 96 = 0 (0.00% H) + 96 (0.63% V)

Phase 1b route (0:00:00.0 402.5M):
Usage: (6.8%H 10.7%V) = (1.228e+05um 2.441e+05um) = (10220 8139)
Overflow: 93 = 0 (0.00% H) + 93 (0.61% V)

Phase 1c route (0:00:00.0 402.5M):
Usage: (6.7%H 10.7%V) = (1.222e+05um 2.445e+05um) = (10174 8152)
Overflow: 85 = 0 (0.00% H) + 85 (0.56% V)

Phase 1d route (0:00:00.0 402.5M):
Usage: (6.7%H 10.7%V) = (1.223e+05um 2.447e+05um) = (10182 8160)
Overflow: 77 = 0 (0.00% H) + 77 (0.50% V)

Phase 1e route (0:00:00.0 402.5M):
Usage: (6.7%H 10.7%V) = (1.224e+05um 2.451e+05um) = (10189 8171)
Overflow: 57 = 0 (0.00% H) + 57 (0.38% V)

Phase 1f route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.232e+05um 2.461e+05um) = (10252 8206)
Overflow: 21 = 0 (0.00% H) + 21 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	20	 0.13%
--------------------------------------
  0:	0	 0.00%	415	 2.72%
  1:	0	 0.00%	441	 2.90%
  2:	0	 0.00%	686	 4.50%
  3:	7	 0.05%	1090	 7.16%
  4:	25	 0.16%	1820	11.95%
  5:	118	 0.77%	10444	68.56%
  6:	386	 2.53%	0	 0.00%
  7:	963	 6.32%	0	 0.00%
  8:	1910	12.53%	0	 0.00%
  9:	2368	15.53%	0	 0.00%
 10:	9470	62.11%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 402.5M)


*** After '-updateRemainTrks' operation: 

Usage: (6.8%H 10.8%V) = (1.232e+05um 2.461e+05um) = (10252 8206)
Overflow: 21 = 0 (0.00% H) + 21 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	20	 0.13%
--------------------------------------
  0:	0	 0.00%	415	 2.72%
  1:	0	 0.00%	441	 2.90%
  2:	0	 0.00%	686	 4.50%
  3:	7	 0.05%	1090	 7.16%
  4:	25	 0.16%	1820	11.95%
  5:	118	 0.77%	10444	68.56%
  6:	386	 2.53%	0	 0.00%
  7:	963	 6.32%	0	 0.00%
  8:	1910	12.53%	0	 0.00%
  9:	2368	15.53%	0	 0.00%
 10:	9470	62.11%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.1 402.5M) ***


Total length: 2.432e+05um, number of vias: 8147
M1(H) length: 0.000e+00um, number of vias: 4414
M2(V) length: 1.406e+05um, number of vias: 3733
M3(H) length: 1.026e+05um
*** Completed Phase 2 route (0:00:00.1 402.5M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=402.5M) ***
Peak Memory Usage was 402.5M 
*** Finished trialRoute (cpu=0:00:00.3 mem=402.5M) ***

Extraction called for design 'USB_RCVR' of instances=34490 and nets=1327 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.469M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.5M)
Number of Loop : 0
Start delay calculation (mem=402.469M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=402.469M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 402.5M) ***
*info: Start fixing DRV (Mem = 402.47M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (402.5M)
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=402.5M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.597723
Start fixing design rules ... (0:00:00.2 402.5M)
Done fixing design rule (0:00:01.5 402.5M)

Summary:
62 buffers added on 49 nets (with 0 driver resized)

Density after buffering = 0.600576
*** Completed dpFixDRCViolation (0:00:01.6 402.5M)

Re-routed 111 nets
Extraction called for design 'USB_RCVR' of instances=34552 and nets=1389 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.469M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.5M)
Number of Loop : 0
Start delay calculation (mem=402.469M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=402.469M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 402.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    38
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 402.47M).
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 402.5M **
*** Starting optFanout (402.5M)
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=402.5M) ***
Start fixing timing ... (0:00:00.2 402.5M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 402.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600576
*** Completed optFanout (0:00:00.4 402.5M)

**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 402.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (2427600 2350950)
coreBox:    (81600 51000) (2349150 2301000)

Phase 1a route (0:00:00.0 402.5M):
Est net length = 2.492e+05um = 1.098e+05H + 1.394e+05V
Usage: (7.1%H 11.1%V) = (1.293e+05um 2.528e+05um) = (10765 8430)
Obstruct: 14 = 0 (0.0%H) + 14 (0.1%V)
Overflow: 109 = 0 (0.00% H) + 109 (0.71% V)

Phase 1b route (0:00:00.0 402.5M):
Usage: (7.1%H 11.1%V) = (1.289e+05um 2.528e+05um) = (10732 8430)
Overflow: 104 = 0 (0.00% H) + 104 (0.68% V)

Phase 1c route (0:00:00.0 402.5M):
Usage: (7.1%H 11.1%V) = (1.286e+05um 2.534e+05um) = (10705 8449)
Overflow: 94 = 0 (0.00% H) + 94 (0.62% V)

Phase 1d route (0:00:00.0 402.5M):
Usage: (7.1%H 11.1%V) = (1.287e+05um 2.537e+05um) = (10717 8460)
Overflow: 83 = 0 (0.00% H) + 83 (0.55% V)

Phase 1e route (0:00:00.0 402.5M):
Usage: (7.1%H 11.1%V) = (1.289e+05um 2.541e+05um) = (10726 8472)
Overflow: 59 = 0 (0.00% H) + 59 (0.39% V)

Phase 1f route (0:00:00.0 402.5M):
Usage: (7.1%H 11.2%V) = (1.296e+05um 2.551e+05um) = (10789 8507)
Overflow: 22 = 0 (0.00% H) + 22 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	21	 0.14%
--------------------------------------
  0:	0	 0.00%	449	 2.95%
  1:	0	 0.00%	441	 2.90%
  2:	0	 0.00%	674	 4.42%
  3:	7	 0.05%	1142	 7.50%
  4:	30	 0.20%	1866	12.25%
  5:	147	 0.96%	10323	67.77%
  6:	423	 2.77%	0	 0.00%
  7:	1028	 6.74%	0	 0.00%
  8:	1884	12.36%	0	 0.00%
  9:	2439	16.00%	0	 0.00%
 10:	9289	60.92%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 402.5M)


*** After '-updateRemainTrks' operation: 

Usage: (7.1%H 11.2%V) = (1.296e+05um 2.551e+05um) = (10789 8507)
Overflow: 22 = 0 (0.00% H) + 22 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	21	 0.14%
--------------------------------------
  0:	0	 0.00%	449	 2.95%
  1:	0	 0.00%	441	 2.90%
  2:	0	 0.00%	674	 4.42%
  3:	7	 0.05%	1142	 7.50%
  4:	30	 0.20%	1866	12.25%
  5:	147	 0.96%	10323	67.77%
  6:	423	 2.77%	0	 0.00%
  7:	1028	 6.74%	0	 0.00%
  8:	1884	12.36%	0	 0.00%
  9:	2439	16.00%	0	 0.00%
 10:	9289	60.92%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 402.5M) ***


Total length: 2.549e+05um, number of vias: 8313
M1(H) length: 0.000e+00um, number of vias: 4533
M2(V) length: 1.462e+05um, number of vias: 3780
M3(H) length: 1.087e+05um
*** Completed Phase 2 route (0:00:00.1 402.5M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=402.5M) ***
Peak Memory Usage was 402.5M 
*** Finished trialRoute (cpu=0:00:00.3 mem=402.5M) ***

Extraction called for design 'USB_RCVR' of instances=34552 and nets=1389 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.469M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.5M)
Number of Loop : 0
Start delay calculation (mem=402.469M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=402.469M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 402.5M) ***
*** Timing Is met
*** Check timing (0:00:00.5)
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 402.5M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=402.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=402.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=402.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=34552 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1380 #term=4555 #term/net=3.30, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 34552 single + 0 double + 0 multi
Total standard cell length = 102.0624 (mm), area = 3.0619 (mm^2)
Average module density = 0.604.
Density for the design = 0.604.
       = stdcell_area 42513 (3060936 um^2) / alloc_area 70368 (5066518 um^2).
Pin Density = 0.107.
            = total # of pins 4555 / total Instance area 42526.
Identified 33177 spare or floating instances, with no clusters.
Iteration 14: Total net bbox = 2.138e+05 (1.00e+05 1.14e+05)
              Est.  stn bbox = 2.598e+05 (1.25e+05 1.35e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 402.5M
Iteration 15: Total net bbox = 1.932e+05 (9.65e+04 9.68e+04)
              Est.  stn bbox = 2.356e+05 (1.19e+05 1.16e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 402.5M
Iteration 16: Total net bbox = 1.932e+05 (9.65e+04 9.68e+04)
              Est.  stn bbox = 2.356e+05 (1.19e+05 1.16e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 402.5M
Iteration 17: Total net bbox = 2.115e+05 (1.02e+05 1.09e+05)
              Est.  stn bbox = 2.533e+05 (1.25e+05 1.29e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 402.5M
Iteration 18: Total net bbox = 2.122e+05 (1.02e+05 1.10e+05)
              Est.  stn bbox = 2.545e+05 (1.25e+05 1.30e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 402.5M
*** cost = 2.122e+05 (1.02e+05 1.10e+05) (cpu for global=0:00:04.8) real=0:00:05.0***
Core Placement runtime cpu: 0:00:02.9 real: 0:00:03.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:11.6, real=0:00:12.0)
move report: preRPlace moves 8694 insts, mean move: 7.60 um, max move: 60.00 um
	max move on inst (U_0/U41): (996.00, 891.00) --> (936.00, 891.00)
Placement tweakage begins.
wire length = 2.135e+05 = 1.022e+05 H + 1.113e+05 V
wire length = 1.951e+05 = 8.386e+04 H + 1.112e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 3773 insts, mean move: 16.71 um, max move: 79.20 um
	max move on inst (FILLER_11066): (1896.00, 1491.00) --> (1975.20, 1491.00)
move report: rPlace moves 10165 insts, mean move: 11.24 um, max move: 94.80 um
	max move on inst (FILLER_20805): (1639.20, 771.00) --> (1704.00, 741.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        60.00 um
  inst (U_0/U41) with max move: (996, 891) -> (936, 891)
  mean    (X+Y) =        15.17 um
Total instances flipped for WireLenOpt: 35
Total instances flipped, including legalization: 167
Total instances moved : 1102
*** cpu=0:00:18.9   mem=402.5M  mem(used)=0.0M***
Total net length = 1.947e+05 (8.389e+04 1.109e+05) (ext = 8.704e+03)
*** End of Placement (cpu=0:00:24.8, real=0:00:25.0, mem=402.5M) ***
default core: bins with density >  0.75 = 9.38 % ( 6 / 64 )
*** Free Virtual Timing Model ...(mem=402.5M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1:18, real = 0: 1:22, mem = 402.5M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 34552
*info: Unplaced = 0
Placement Density:60.06%(3060936/5096664)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:45:43 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteConnectBlockPin set to false
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 615.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 34552 components
  34552 core components: 0 unplaced, 34525 placed, 27 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 69121 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 151  open: 3
  Number of Followpin connections: 77
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 615.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Apr 26 07:45:44 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 07:45:44 2011

sroute post-processing starts at Tue Apr 26 07:45:44 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 07:45:44 2011


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 402.47 megs
<CMD> trialRoute
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (2427600 2350950)
coreBox:    (81600 51000) (2349150 2301000)

Phase 1a route (0:00:00.0 402.5M):
Est net length = 2.379e+05um = 1.052e+05H + 1.327e+05V
Usage: (6.9%H 10.7%V) = (1.251e+05um 2.450e+05um) = (10412 8170)
Obstruct: 10 = 0 (0.0%H) + 10 (0.1%V)
Overflow: 93 = 0 (0.00% H) + 93 (0.61% V)

Phase 1b route (0:00:00.0 402.5M):
Usage: (6.9%H 10.7%V) = (1.247e+05um 2.450e+05um) = (10383 8170)
Overflow: 88 = 0 (0.00% H) + 88 (0.58% V)

Phase 1c route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.243e+05um 2.465e+05um) = (10350 8218)
Overflow: 80 = 0 (0.00% H) + 80 (0.52% V)

Phase 1d route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.466e+05um) = (10357 8223)
Overflow: 71 = 0 (0.00% H) + 71 (0.47% V)

Phase 1e route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.468e+05um) = (10356 8229)
Overflow: 53 = 0 (0.00% H) + 53 (0.35% V)

Phase 1f route (0:00:00.0 402.5M):
Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 402.5M)


*** After '-updateRemainTrks' operation: 

Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 402.5M) ***


Total length: 2.430e+05um, number of vias: 8335
M1(H) length: 0.000e+00um, number of vias: 4538
M2(V) length: 1.395e+05um, number of vias: 3797
M3(H) length: 1.035e+05um
*** Completed Phase 2 route (0:00:00.2 402.5M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=402.5M) ***
Peak Memory Usage was 402.5M 
*** Finished trialRoute (cpu=0:00:00.4 mem=402.5M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (2427600 2350950)
coreBox:    (81600 51000) (2349150 2301000)

Phase 1a route (0:00:00.0 402.5M):
Est net length = 2.379e+05um = 1.052e+05H + 1.327e+05V
Usage: (6.9%H 10.7%V) = (1.251e+05um 2.450e+05um) = (10412 8170)
Obstruct: 10 = 0 (0.0%H) + 10 (0.1%V)
Overflow: 93 = 0 (0.00% H) + 93 (0.61% V)

Phase 1b route (0:00:00.0 402.5M):
Usage: (6.9%H 10.7%V) = (1.247e+05um 2.450e+05um) = (10383 8170)
Overflow: 88 = 0 (0.00% H) + 88 (0.58% V)

Phase 1c route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.243e+05um 2.465e+05um) = (10350 8218)
Overflow: 80 = 0 (0.00% H) + 80 (0.52% V)

Phase 1d route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.466e+05um) = (10357 8223)
Overflow: 71 = 0 (0.00% H) + 71 (0.47% V)

Phase 1e route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.468e+05um) = (10356 8229)
Overflow: 53 = 0 (0.00% H) + 53 (0.35% V)

Phase 1f route (0:00:00.0 402.5M):
Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 402.5M)


*** After '-updateRemainTrks' operation: 

Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 402.5M) ***


Total length: 2.430e+05um, number of vias: 8335
M1(H) length: 0.000e+00um, number of vias: 4538
M2(V) length: 1.395e+05um, number of vias: 3797
M3(H) length: 1.035e+05um
*** Completed Phase 2 route (0:00:00.2 402.5M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=402.5M) ***
Peak Memory Usage was 402.5M 
*** Finished trialRoute (cpu=0:00:00.4 mem=402.5M) ***

Extraction called for design 'USB_RCVR' of instances=34552 and nets=1389 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.469M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.071  | 79.683  | 79.071  | 79.858  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
Routing Overflow: 0.00% H and 0.19% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.26 sec
Total Real time: 1.0 sec
Total Memory Usage: 402.46875 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 402.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=402.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.071  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 402.5M **
*info: Start fixing DRV (Mem = 402.47M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 402.47M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=402.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.071  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
Routing Overflow: 0.00% H and 0.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 402.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 402.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.071  | 79.683  | 79.071  | 79.858  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
Routing Overflow: 0.00% H and 0.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 402.5M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=402.5M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock CLK has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=402.5M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 402.469M)

Start to trace clock trees ...
*** Begin Tracer (mem=402.5M) ***
**WARN: (ENCCK-767):	Find clock buffer CLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock CLK has been synthesized.
*** End Tracer (mem=402.5M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:01.0, mem=402.5M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (2427600 2350950)
coreBox:    (81600 51000) (2349150 2301000)

Phase 1a route (0:00:00.0 402.5M):
Est net length = 2.379e+05um = 1.052e+05H + 1.327e+05V
Usage: (6.9%H 10.7%V) = (1.251e+05um 2.450e+05um) = (10412 8170)
Obstruct: 10 = 0 (0.0%H) + 10 (0.1%V)
Overflow: 93 = 0 (0.00% H) + 93 (0.61% V)

Phase 1b route (0:00:00.0 402.5M):
Usage: (6.9%H 10.7%V) = (1.247e+05um 2.450e+05um) = (10383 8170)
Overflow: 88 = 0 (0.00% H) + 88 (0.58% V)

Phase 1c route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.243e+05um 2.465e+05um) = (10350 8218)
Overflow: 80 = 0 (0.00% H) + 80 (0.52% V)

Phase 1d route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.466e+05um) = (10357 8223)
Overflow: 71 = 0 (0.00% H) + 71 (0.47% V)

Phase 1e route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.468e+05um) = (10356 8229)
Overflow: 53 = 0 (0.00% H) + 53 (0.35% V)

Phase 1f route (0:00:00.0 402.5M):
Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 402.5M)


*** After '-updateRemainTrks' operation: 

Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.1 402.5M) ***


Total length: 2.430e+05um, number of vias: 8335
M1(H) length: 0.000e+00um, number of vias: 4538
M2(V) length: 1.395e+05um, number of vias: 3797
M3(H) length: 1.035e+05um
*** Completed Phase 2 route (0:00:00.2 402.5M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=402.5M) ***
Peak Memory Usage was 402.5M 
*** Finished trialRoute (cpu=0:00:00.4 mem=402.5M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (2427600 2350950)
coreBox:    (81600 51000) (2349150 2301000)

Phase 1a route (0:00:00.0 402.5M):
Est net length = 2.379e+05um = 1.052e+05H + 1.327e+05V
Usage: (6.9%H 10.7%V) = (1.251e+05um 2.450e+05um) = (10412 8170)
Obstruct: 10 = 0 (0.0%H) + 10 (0.1%V)
Overflow: 93 = 0 (0.00% H) + 93 (0.61% V)

Phase 1b route (0:00:00.0 402.5M):
Usage: (6.9%H 10.7%V) = (1.247e+05um 2.450e+05um) = (10383 8170)
Overflow: 88 = 0 (0.00% H) + 88 (0.58% V)

Phase 1c route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.243e+05um 2.465e+05um) = (10350 8218)
Overflow: 80 = 0 (0.00% H) + 80 (0.52% V)

Phase 1d route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.466e+05um) = (10357 8223)
Overflow: 71 = 0 (0.00% H) + 71 (0.47% V)

Phase 1e route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.468e+05um) = (10356 8229)
Overflow: 53 = 0 (0.00% H) + 53 (0.35% V)

Phase 1f route (0:00:00.0 402.5M):
Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 402.5M)


*** After '-updateRemainTrks' operation: 

Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 402.5M) ***


Total length: 2.430e+05um, number of vias: 8335
M1(H) length: 0.000e+00um, number of vias: 4538
M2(V) length: 1.395e+05um, number of vias: 3797
M3(H) length: 1.035e+05um
*** Completed Phase 2 route (0:00:00.1 402.5M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=402.5M) ***
Peak Memory Usage was 402.5M 
*** Finished trialRoute (cpu=0:00:00.4 mem=402.5M) ***

Extraction called for design 'USB_RCVR' of instances=34552 and nets=1389 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.469M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.417  | 79.638  | 79.417  | 79.466  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
Routing Overflow: 0.00% H and 0.19% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.21 sec
Total Real time: 1.0 sec
Total Memory Usage: 402.46875 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'USB_RCVR' of instances=34552 and nets=1389 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.469M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 402.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=402.5M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:04:19, mem=402.5M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.5, REAL=0:00:00.0, totSessionCpu=0:04:20, mem=402.5M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:07.2, real=0:00:08.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:07.2   mem=402.5M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 2.009e+05 (8.735e+04 1.135e+05) (ext = 8.708e+03)
default core: bins with density >  0.75 = 9.38 % ( 6 / 64 )
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (2427600 2350950)
coreBox:    (81600 51000) (2349150 2301000)

Phase 1a route (0:00:00.0 402.5M):
Est net length = 2.379e+05um = 1.052e+05H + 1.327e+05V
Usage: (6.9%H 10.7%V) = (1.251e+05um 2.450e+05um) = (10412 8170)
Obstruct: 10 = 0 (0.0%H) + 10 (0.1%V)
Overflow: 93 = 0 (0.00% H) + 93 (0.61% V)

Phase 1b route (0:00:00.0 402.5M):
Usage: (6.9%H 10.7%V) = (1.247e+05um 2.450e+05um) = (10383 8170)
Overflow: 88 = 0 (0.00% H) + 88 (0.58% V)

Phase 1c route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.243e+05um 2.465e+05um) = (10350 8218)
Overflow: 80 = 0 (0.00% H) + 80 (0.52% V)

Phase 1d route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.466e+05um) = (10357 8223)
Overflow: 71 = 0 (0.00% H) + 71 (0.47% V)

Phase 1e route (0:00:00.0 402.5M):
Usage: (6.8%H 10.8%V) = (1.244e+05um 2.468e+05um) = (10356 8229)
Overflow: 53 = 0 (0.00% H) + 53 (0.35% V)

Phase 1f route (0:00:00.0 402.5M):
Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 402.5M)


*** After '-updateRemainTrks' operation: 

Usage: (6.9%H 10.8%V) = (1.249e+05um 2.476e+05um) = (10398 8254)
Overflow: 28 = 0 (0.00% H) + 28 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	27	 0.18%
--------------------------------------
  0:	0	 0.00%	394	 2.59%
  1:	0	 0.00%	481	 3.16%
  2:	0	 0.00%	681	 4.47%
  3:	3	 0.02%	1086	 7.13%
  4:	29	 0.19%	1812	11.89%
  5:	106	 0.70%	10439	68.51%
  6:	427	 2.80%	0	 0.00%
  7:	900	 5.90%	0	 0.00%
  8:	2036	13.35%	0	 0.00%
  9:	2351	15.42%	0	 0.00%
 10:	9395	61.62%	156	 1.02%
 11:	0	 0.00%	77	 0.51%
 12:	0	 0.00%	79	 0.52%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 402.5M) ***


Total length: 2.430e+05um, number of vias: 8335
M1(H) length: 0.000e+00um, number of vias: 4538
M2(V) length: 1.395e+05um, number of vias: 3797
M3(H) length: 1.035e+05um
*** Completed Phase 2 route (0:00:00.2 402.5M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=402.5M) ***
Peak Memory Usage was 402.5M 
*** Finished trialRoute (cpu=0:00:00.4 mem=402.5M) ***

Extraction called for design 'USB_RCVR' of instances=34552 and nets=1389 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.469M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.5M)
Number of Loop : 0
Start delay calculation (mem=402.469M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=402.469M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 402.5M) ***
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 402.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 402.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.417  | 79.638  | 79.417  | 79.466  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.465  |  0.465  |  1.001  |  1.947  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
Routing Overflow: 0.00% H and 0.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 402.5M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 402.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=402.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.417  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 402.5M **
*** Starting optimizing excluded clock nets MEM= 402.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 402.5M) ***
*** Starting optimizing excluded clock nets MEM= 402.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 402.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 402.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.417  | 79.638  | 79.417  | 79.466  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
Routing Overflow: 0.00% H and 0.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 402.5M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'CLK' ...

Total number of adjacent register pair is 60.

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 22
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_5/MAPPING/URFC/raddr_reg[2]/CLK 329(ps)
Min trig. edge delay at sink(R): U_5/MAPPING/URFC/rwptr_r2_reg[3]/CLK 313.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 313.7~329(ps)          0~84000(ps)         
Fall Phase Delay               : 338.3~353.6(ps)        0~84000(ps)         
Trig. Edge Skew                : 15.3(ps)               300(ps)             
Rise Skew                      : 15.3(ps)               
Fall Skew                      : 15.3(ps)               
Max. Rise Buffer Tran.         : 90.1(ps)               400(ps)             
Max. Fall Buffer Tran.         : 88.2(ps)               400(ps)             
Max. Rise Sink Tran.           : 295.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 296.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 90.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 88.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 289.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 290.6(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 60                     

Max. Local Skew                : 13(ps)                 
  U_5/MAPPING/URFC/rwptr_r2_reg[3]/CLK(R)->
  U_5/MAPPING/URFC/empty_flag_r_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=402.5M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 28274 filler insts (cell FILL / prefix FILLER).
*INFO: Total 28274 filler insts added - prefix FILLER (CPU: 0:00:00.7).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:46:05 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteFollowPadPin set to true
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 616.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 62826 components
  62826 core components: 0 unplaced, 62799 placed, 27 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 125669 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 1  open: 4
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 620.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 5 via definition ...

sroute post-processing starts at Tue Apr 26 07:46:07 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 07:46:07 2011


sroute: Total CPU time used = 0:0:2
sroute: Total Real time used = 0:0:3
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 403.62 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 07:46:07 2011
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 07:46:08 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 07:46:08 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        3720      17.74%
#  Metal 2        V        3720       0.00%
#  Metal 3        H        3720       0.00%
#  ------------------------------------------
#  Total                  11160       5.91%
#
#  3 nets (0.22%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 403.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      5(0.13%)      2(0.05%)   (0.19%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      5(0.05%)      2(0.02%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total wire length = 253839 um.
#Total half perimeter of net bounding box = 201172 um.
#Total wire length on LAYER metal1 = 975 um.
#Total wire length on LAYER metal2 = 148283 um.
#Total wire length on LAYER metal3 = 104581 um.
#Total number of vias = 6472
#Up-Via Summary (total 6472):
#           
#-----------------------
#  Metal 1         3974
#  Metal 2         2498
#-----------------------
#                  6472 
#
#Max overcon = 2 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.19%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 403.00 (Mb)
#Peak memory = 435.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 6
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 404.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 404.00 (Mb)
#Complete Detail Routing.
#Total wire length = 256770 um.
#Total half perimeter of net bounding box = 201172 um.
#Total wire length on LAYER metal1 = 26694 um.
#Total wire length on LAYER metal2 = 145599 um.
#Total wire length on LAYER metal3 = 84476 um.
#Total number of vias = 8291
#Up-Via Summary (total 8291):
#           
#-----------------------
#  Metal 1         4982
#  Metal 2         3309
#-----------------------
#                  8291 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 403.00 (Mb)
#Peak memory = 435.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 403.00 (Mb)
#Peak memory = 435.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 07:46:15 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'USB_RCVR' of instances=62826 and nets=1389 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 403.6M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0123% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 20.0135% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 30.0146% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 40.0157% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 50.0168% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 60.018% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 70.0191% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 80.0202% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 90.0213% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 403.6M)
Nr. Extracted Resistors     : 17295
Nr. Extracted Ground Cap.   : 18668
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 403.625M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 403.6M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 62799
*info: Unplaced = 0
Placement Density:100.00%(5096664/5096664)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'USB_RCVR' of instances=62826 and nets=1389 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 403.6M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0123% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 20.0135% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 30.0146% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 40.0157% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 50.0168% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 60.018% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 70.0191% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 80.0202% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 90.0213% (CPU Time= 0:00:00.1  MEM= 403.6M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 403.6M)
Nr. Extracted Resistors     : 17295
Nr. Extracted Ground Cap.   : 18668
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 403.625M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 403.6M)
Number of Loop : 0
Start delay calculation (mem=403.625M)...
delayCal using detail RC...
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 403.6M)
Closing parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq'. 1380 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=403.625M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 403.6M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.647  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 403.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 403.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.647  | 79.879  | 79.647  | 79.678  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 403.6M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 07:46:18 2011

Design Name: USB_RCVR
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2429.1000, 2350.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 26 07:46:19 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.0  MEM: 0.004M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 403.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.9  MEM: 42.4M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          62826

Ports/Pins                            17
    metal layer metal2                13
    metal layer metal3                 4

Nets                                9059
    metal layer metal1              2058
    metal layer metal2              5103
    metal layer metal3              1898

    Via Instances                   8291

Special Nets                         238
    metal layer metal1               234
    metal layer metal2                 4

    Via Instances                    160

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  19
    metal layer metal1                 2
    metal layer metal2                13
    metal layer metal3                 4


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'LATCH' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 25 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.4  MEM= 403.6M)
Closing parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq'. 1380 times net's RC data read were performed.
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
**WARN: (ENCDB-2513):	Given orientation not legal, U2 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, U3 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell BUFX4.
**WARN: (ENCDB-2513):	Given orientation not legal, U4 remains original orientation MX, check for SYMMETRY statement in the LEF file for the cell BUFX4.
Adjusting Core to Left to: 51.6000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance U_5/MAPPING/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance U_5/MAPPING/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance U_5/MAPPING/URFC/raddr_reg[2] to match row orient.
Flip instance U_5/MAPPING/URFC/raddr_reg[1] to match row orient.
Flip instance U_5/MAPPING/URFC/raddr_reg[0] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance U_5/MAPPING/URFC/RPU1/gray_r_reg[2] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 403.6M)
Number of Loop : 0
Start delay calculation (mem=403.625M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=403.625M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 403.6M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 62 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=403.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=403.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=403.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=62764 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1318 #term=4431 #term/net=3.36, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 62764 single + 0 double + 0 multi
Total standard cell length = 169.4352 (mm), area = 5.0831 (mm^2)
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 70585 (5082120 um^2) / alloc_area 117594 (8466739 um^2).
Pin Density = 0.063.
            = total # of pins 4431 / total Instance area 70598.
Identified 61451 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.578e+05 (8.11e+04 7.66e+04)
              Est.  stn bbox = 1.578e+05 (8.11e+04 7.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 403.6M
Iteration  2: Total net bbox = 1.578e+05 (8.11e+04 7.66e+04)
              Est.  stn bbox = 1.578e+05 (8.11e+04 7.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 403.6M
Iteration  3: Total net bbox = 1.578e+05 (8.11e+04 7.66e+04)
              Est.  stn bbox = 1.578e+05 (8.11e+04 7.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 403.6M
Iteration  4: Total net bbox = 1.578e+05 (8.11e+04 7.66e+04)
              Est.  stn bbox = 1.578e+05 (8.11e+04 7.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 403.6M
Iteration  5: Total net bbox = 1.417e+05 (6.53e+04 7.64e+04)
              Est.  stn bbox = 1.417e+05 (6.53e+04 7.64e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 403.6M
Iteration  6: Total net bbox = 1.678e+05 (8.11e+04 8.67e+04)
              Est.  stn bbox = 1.678e+05 (8.11e+04 8.67e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 403.6M
Iteration  7: Total net bbox = 1.660e+05 (7.85e+04 8.75e+04)
              Est.  stn bbox = 2.112e+05 (1.04e+05 1.07e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 403.6M
Iteration  8: Total net bbox = 1.660e+05 (7.85e+04 8.75e+04)
              Est.  stn bbox = 2.112e+05 (1.04e+05 1.07e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 403.6M
Iteration  9: Total net bbox = 1.857e+05 (9.26e+04 9.31e+04)
              Est.  stn bbox = 2.383e+05 (1.22e+05 1.16e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 403.6M
Iteration 10: Total net bbox = 1.857e+05 (9.26e+04 9.31e+04)
              Est.  stn bbox = 2.383e+05 (1.22e+05 1.16e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 403.6M
Iteration 11: Total net bbox = 2.091e+05 (1.05e+05 1.04e+05)
              Est.  stn bbox = 2.635e+05 (1.35e+05 1.28e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 403.6M
Iteration 12: Total net bbox = 2.091e+05 (1.05e+05 1.04e+05)
              Est.  stn bbox = 2.635e+05 (1.35e+05 1.28e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 403.6M
Iteration 13: Total net bbox = 2.455e+05 (1.19e+05 1.27e+05)
              Est.  stn bbox = 3.016e+05 (1.49e+05 1.52e+05)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 403.6M
Iteration 14: Total net bbox = 2.452e+05 (1.19e+05 1.26e+05)
              Est.  stn bbox = 3.016e+05 (1.50e+05 1.52e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 403.6M
*** cost = 2.452e+05 (1.19e+05 1.26e+05) (cpu for global=0:00:12.6) real=0:00:13.0***
Core Placement runtime cpu: 0:00:09.1 real: 0:00:09.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:02:09, real=0:02:10)
move report: preRPlace moves 15404 insts, mean move: 12.49 um, max move: 84.00 um
	max move on inst (FILLER_55559): (2004.00, 2931.00) --> (2028.00, 2871.00)
Placement tweakage begins.
wire length = 2.436e+05 = 1.171e+05 H + 1.265e+05 V
wire length = 2.224e+05 = 9.609e+04 H + 1.263e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 4541 insts, mean move: 18.80 um, max move: 69.60 um
	max move on inst (FILLER_30173): (2476.80, 1671.00) --> (2546.40, 1671.00)
move report: rPlace moves 17851 insts, mean move: 14.60 um, max move: 90.00 um
	max move on inst (FILLER_44804): (2484.00, 1311.00) --> (2544.00, 1281.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        62.40 um
  inst (U_11/MAPPING/UFIFORAM/fiforeg_reg[5][4]) with max move: (2032.8, 1761) -> (2095.2, 1761)
  mean    (X+Y) =        16.58 um
Total instances flipped for WireLenOpt: 35
Total instances flipped, including legalization: 142
Total instances moved : 1059
*** cpu=0:02:35   mem=403.6M  mem(used)=0.0M***
Total net length = 2.225e+05 (9.610e+04 1.264e+05) (ext = 1.216e+04)
*** End of Placement (cpu=0:02:48, real=0:02:52, mem=403.6M) ***
default core: bins with density >  0.75 =    9 % ( 9 / 100 )
*** Free Virtual Timing Model ...(mem=403.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 403.6M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (3080400 3010950)
coreBox:    (81600 51000) (3001200 2961000)

Phase 1a route (0:00:00.0 403.6M):
Est net length = 2.963e+05um = 1.313e+05H + 1.650e+05V
Usage: (5.1%H 7.3%V) = (1.513e+05um 2.729e+05um) = (12571 9100)
Obstruct: 17 = 0 (0.0%H) + 17 (0.1%V)
Overflow: 96 = 0 (0.00% H) + 96 (0.38% V)

Phase 1b route (0:00:00.0 403.6M):
Usage: (5.1%H 7.3%V) = (1.508e+05um 2.729e+05um) = (12530 9100)
Overflow: 94 = 0 (0.00% H) + 94 (0.38% V)

Phase 1c route (0:00:00.0 403.6M):
Usage: (5.0%H 7.3%V) = (1.501e+05um 2.741e+05um) = (12472 9140)
Overflow: 79 = 0 (0.00% H) + 79 (0.32% V)

Phase 1d route (0:00:00.0 403.6M):
Usage: (5.0%H 7.3%V) = (1.501e+05um 2.742e+05um) = (12477 9141)
Overflow: 74 = 0 (0.00% H) + 74 (0.30% V)

Phase 1e route (0:00:00.0 403.6M):
Usage: (5.0%H 7.3%V) = (1.502e+05um 2.745e+05um) = (12485 9152)
Overflow: 56 = 0 (0.00% H) + 56 (0.22% V)

Phase 1f route (0:00:00.0 403.6M):
Usage: (5.1%H 7.3%V) = (1.508e+05um 2.753e+05um) = (12533 9178)
Overflow: 25 = 0 (0.00% H) + 25 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	24	 0.10%
--------------------------------------
  0:	0	 0.00%	386	 1.55%
  1:	0	 0.00%	411	 1.65%
  2:	0	 0.00%	677	 2.72%
  3:	2	 0.01%	1302	 5.22%
  4:	20	 0.08%	2564	10.28%
  5:	101	 0.40%	19120	76.69%
  6:	399	 1.60%	41	 0.16%
  7:	1060	 4.25%	0	 0.00%
  8:	2459	 9.86%	0	 0.00%
  9:	3682	14.76%	0	 0.00%
 10:	17224	69.04%	200	 0.80%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 403.6M)


*** After '-updateRemainTrks' operation: 

Usage: (5.1%H 7.3%V) = (1.508e+05um 2.753e+05um) = (12533 9178)
Overflow: 25 = 0 (0.00% H) + 25 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	24	 0.10%
--------------------------------------
  0:	0	 0.00%	386	 1.55%
  1:	0	 0.00%	411	 1.65%
  2:	0	 0.00%	677	 2.72%
  3:	2	 0.01%	1302	 5.22%
  4:	20	 0.08%	2564	10.28%
  5:	101	 0.40%	19120	76.69%
  6:	399	 1.60%	41	 0.16%
  7:	1060	 4.25%	0	 0.00%
  8:	2459	 9.86%	0	 0.00%
  9:	3682	14.76%	0	 0.00%
 10:	17224	69.04%	200	 0.80%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 403.6M) ***


Total length: 3.007e+05um, number of vias: 8124
M1(H) length: 0.000e+00um, number of vias: 4414
M2(V) length: 1.711e+05um, number of vias: 3710
M3(H) length: 1.296e+05um
*** Completed Phase 2 route (0:00:00.2 403.6M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=403.6M) ***
Peak Memory Usage was 403.6M 
*** Finished trialRoute (cpu=0:00:00.5 mem=403.6M) ***

Extraction called for design 'USB_RCVR' of instances=62764 and nets=1327 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 403.625M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 403.6M)
Number of Loop : 0
Start delay calculation (mem=403.625M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=403.625M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 403.6M) ***
*info: Start fixing DRV (Mem = 403.62M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (403.6M)
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=403.6M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.598487
Start fixing design rules ... (0:00:00.4 403.6M)
Done fixing design rule (0:00:01.7 403.6M)

Summary:
67 buffers added on 52 nets (with 2 drivers resized)

Density after buffering = 0.600429
*** Completed dpFixDRCViolation (0:00:02.1 403.6M)

Re-routed 121 nets
Extraction called for design 'USB_RCVR' of instances=62831 and nets=1394 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 403.625M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 403.6M)
Number of Loop : 0
Start delay calculation (mem=403.625M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:01.0 mem=403.625M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 403.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    36
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:03, Mem = 403.62M).
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 403.6M **
*** Starting optFanout (403.6M)
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=403.6M) ***
Start fixing timing ... (0:00:00.4 403.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.4 403.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600429
*** Completed optFanout (0:00:00.8 403.6M)

**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 403.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (3080400 3010950)
coreBox:    (81600 51000) (3001200 2961000)

Phase 1a route (0:00:00.0 403.6M):
Est net length = 3.105e+05um = 1.391e+05H + 1.714e+05V
Usage: (5.3%H 7.5%V) = (1.593e+05um 2.830e+05um) = (13237 9436)
Obstruct: 17 = 0 (0.0%H) + 17 (0.1%V)
Overflow: 100 = 0 (0.00% H) + 100 (0.40% V)

Phase 1b route (0:00:00.0 403.6M):
Usage: (5.3%H 7.5%V) = (1.587e+05um 2.830e+05um) = (13193 9436)
Overflow: 99 = 0 (0.00% H) + 99 (0.40% V)

Phase 1c route (0:00:00.0 403.6M):
Usage: (5.3%H 7.5%V) = (1.583e+05um 2.839e+05um) = (13157 9465)
Overflow: 89 = 0 (0.00% H) + 89 (0.36% V)

Phase 1d route (0:00:00.0 403.6M):
Usage: (5.3%H 7.5%V) = (1.584e+05um 2.840e+05um) = (13163 9467)
Overflow: 81 = 0 (0.00% H) + 81 (0.33% V)

Phase 1e route (0:00:00.0 403.6M):
Usage: (5.3%H 7.6%V) = (1.584e+05um 2.843e+05um) = (13164 9480)
Overflow: 62 = 0 (0.00% H) + 62 (0.25% V)

Phase 1f route (0:00:00.0 403.6M):
Usage: (5.3%H 7.6%V) = (1.590e+05um 2.851e+05um) = (13219 9506)
Overflow: 25 = 0 (0.00% H) + 25 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	24	 0.10%
--------------------------------------
  0:	0	 0.00%	418	 1.68%
  1:	0	 0.00%	424	 1.70%
  2:	2	 0.01%	697	 2.80%
  3:	4	 0.02%	1271	 5.10%
  4:	38	 0.15%	2664	10.69%
  5:	123	 0.49%	18989	76.17%
  6:	414	 1.66%	38	 0.15%
  7:	1060	 4.25%	0	 0.00%
  8:	2517	10.09%	0	 0.00%
  9:	3944	15.81%	0	 0.00%
 10:	16845	67.52%	200	 0.80%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 403.6M)


*** After '-updateRemainTrks' operation: 

Usage: (5.3%H 7.6%V) = (1.590e+05um 2.851e+05um) = (13219 9506)
Overflow: 25 = 0 (0.00% H) + 25 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	24	 0.10%
--------------------------------------
  0:	0	 0.00%	418	 1.68%
  1:	0	 0.00%	424	 1.70%
  2:	2	 0.01%	697	 2.80%
  3:	4	 0.02%	1271	 5.10%
  4:	38	 0.15%	2664	10.69%
  5:	123	 0.49%	18989	76.17%
  6:	414	 1.66%	38	 0.15%
  7:	1060	 4.25%	0	 0.00%
  8:	2517	10.09%	0	 0.00%
  9:	3944	15.81%	0	 0.00%
 10:	16845	67.52%	200	 0.80%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 403.6M) ***


Total length: 3.156e+05um, number of vias: 8262
M1(H) length: 0.000e+00um, number of vias: 4538
M2(V) length: 1.780e+05um, number of vias: 3724
M3(H) length: 1.376e+05um
*** Completed Phase 2 route (0:00:00.3 403.6M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=403.6M) ***
Peak Memory Usage was 403.6M 
*** Finished trialRoute (cpu=0:00:00.6 mem=403.6M) ***

Extraction called for design 'USB_RCVR' of instances=62831 and nets=1394 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 403.625M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 403.6M)
Number of Loop : 0
Start delay calculation (mem=403.625M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=403.625M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 403.6M) ***
*** Timing Is met
*** Check timing (0:00:00.5)
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 403.6M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=403.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=403.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=403.6M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=62831 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1385 #term=4565 #term/net=3.30, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 62831 single + 0 double + 0 multi
Total standard cell length = 169.9848 (mm), area = 5.0995 (mm^2)
Average module density = 0.602.
Density for the design = 0.602.
       = stdcell_area 70814 (5098608 um^2) / alloc_area 117594 (8466739 um^2).
Pin Density = 0.064.
            = total # of pins 4565 / total Instance area 70827.
Identified 61451 spare or floating instances, with no clusters.
Iteration 14: Total net bbox = 2.586e+05 (1.19e+05 1.39e+05)
              Est.  stn bbox = 3.161e+05 (1.49e+05 1.67e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 403.6M
Iteration 15: Total net bbox = 2.259e+05 (1.11e+05 1.15e+05)
              Est.  stn bbox = 2.750e+05 (1.37e+05 1.38e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 403.6M
Iteration 16: Total net bbox = 2.259e+05 (1.11e+05 1.15e+05)
              Est.  stn bbox = 2.750e+05 (1.37e+05 1.38e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 403.6M
Iteration 17: Total net bbox = 2.597e+05 (1.26e+05 1.34e+05)
              Est.  stn bbox = 3.097e+05 (1.52e+05 1.58e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 403.6M
Iteration 18: Total net bbox = 2.585e+05 (1.25e+05 1.34e+05)
              Est.  stn bbox = 3.084e+05 (1.51e+05 1.58e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 403.6M
*** cost = 2.585e+05 (1.25e+05 1.34e+05) (cpu for global=0:00:07.1) real=0:00:07.0***
Core Placement runtime cpu: 0:00:04.5 real: 0:00:04.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:24.5, real=0:00:26.0)
move report: preRPlace moves 10413 insts, mean move: 6.76 um, max move: 61.20 um
	max move on inst (FILLER_11342): (2548.80, 1671.00) --> (2517.60, 1641.00)
Placement tweakage begins.
wire length = 2.584e+05 = 1.242e+05 H + 1.342e+05 V
wire length = 2.367e+05 = 1.027e+05 H + 1.341e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 4755 insts, mean move: 18.11 um, max move: 67.20 um
	max move on inst (FILLER_2198): (1603.20, 1191.00) --> (1536.00, 1191.00)
move report: rPlace moves 12775 insts, mean move: 10.74 um, max move: 82.80 um
	max move on inst (FILLER_33745): (1605.60, 831.00) --> (1658.40, 861.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        67.20 um
  inst (U_11/MAPPING/UFIFORAM/fiforeg_reg[4][5]) with max move: (2008.8, 1911) -> (2076, 1911)
  mean    (X+Y) =        15.93 um
Total instances flipped for WireLenOpt: 49
Total instances flipped, including legalization: 148
Total instances moved : 1105
*** cpu=0:00:50.6   mem=403.6M  mem(used)=0.0M***
Total net length = 2.364e+05 (1.027e+05 1.337e+05) (ext = 1.207e+04)
*** End of Placement (cpu=0:00:59.2, real=0:01:03, mem=403.6M) ***
default core: bins with density >  0.75 =    9 % ( 9 / 100 )
*** Free Virtual Timing Model ...(mem=403.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 3:56, real = 0: 4: 3, mem = 403.6M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 62831
*info: Unplaced = 0
Placement Density:60.04%(5098608/8491608)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:54:25 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteConnectBlockPin set to false
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 620.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 62831 components
  62831 core components: 0 unplaced, 62804 placed, 27 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 125679 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 195  open: 3
  Number of Followpin connections: 99
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 620.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Apr 26 07:54:27 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 07:54:27 2011

sroute post-processing starts at Tue Apr 26 07:54:27 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 07:54:27 2011


sroute: Total CPU time used = 0:0:2
sroute: Total Real time used = 0:0:3
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 403.62 megs
<CMD> trialRoute
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (3080400 3010950)
coreBox:    (81600 51000) (3001200 2961000)

Phase 1a route (0:00:00.0 403.6M):
Est net length = 2.968e+05um = 1.293e+05H + 1.675e+05V
Usage: (5.0%H 7.4%V) = (1.491e+05um 2.781e+05um) = (12395 9272)
Obstruct: 5 = 0 (0.0%H) + 5 (0.0%V)
Overflow: 107 = 0 (0.00% H) + 107 (0.43% V)

Phase 1b route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.487e+05um 2.781e+05um) = (12358 9272)
Overflow: 106 = 0 (0.00% H) + 106 (0.43% V)

Phase 1c route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.482e+05um 2.790e+05um) = (12320 9303)
Overflow: 90 = 0 (0.00% H) + 90 (0.36% V)

Phase 1d route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.484e+05um 2.793e+05um) = (12331 9312)
Overflow: 78 = 0 (0.00% H) + 78 (0.31% V)

Phase 1e route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.486e+05um 2.797e+05um) = (12351 9326)
Overflow: 52 = 0 (0.00% H) + 52 (0.21% V)

Phase 1f route (0:00:00.0 403.6M):
Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 403.6M)


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 403.6M) ***


Total length: 3.014e+05um, number of vias: 8279
M1(H) length: 0.000e+00um, number of vias: 4548
M2(V) length: 1.733e+05um, number of vias: 3731
M3(H) length: 1.281e+05um
*** Completed Phase 2 route (0:00:00.2 403.6M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=403.6M) ***
Peak Memory Usage was 403.6M 
*** Finished trialRoute (cpu=0:00:00.6 mem=403.6M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (3080400 3010950)
coreBox:    (81600 51000) (3001200 2961000)

Phase 1a route (0:00:00.0 403.6M):
Est net length = 2.968e+05um = 1.293e+05H + 1.675e+05V
Usage: (5.0%H 7.4%V) = (1.491e+05um 2.781e+05um) = (12395 9272)
Obstruct: 5 = 0 (0.0%H) + 5 (0.0%V)
Overflow: 107 = 0 (0.00% H) + 107 (0.43% V)

Phase 1b route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.487e+05um 2.781e+05um) = (12358 9272)
Overflow: 106 = 0 (0.00% H) + 106 (0.43% V)

Phase 1c route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.482e+05um 2.790e+05um) = (12320 9303)
Overflow: 90 = 0 (0.00% H) + 90 (0.36% V)

Phase 1d route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.484e+05um 2.793e+05um) = (12331 9312)
Overflow: 78 = 0 (0.00% H) + 78 (0.31% V)

Phase 1e route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.486e+05um 2.797e+05um) = (12351 9326)
Overflow: 52 = 0 (0.00% H) + 52 (0.21% V)

Phase 1f route (0:00:00.0 403.6M):
Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 403.6M)


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 403.6M) ***


Total length: 3.014e+05um, number of vias: 8279
M1(H) length: 0.000e+00um, number of vias: 4548
M2(V) length: 1.733e+05um, number of vias: 3731
M3(H) length: 1.281e+05um
*** Completed Phase 2 route (0:00:00.2 403.6M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=403.6M) ***
Peak Memory Usage was 403.6M 
*** Finished trialRoute (cpu=0:00:00.6 mem=403.6M) ***

Extraction called for design 'USB_RCVR' of instances=62831 and nets=1394 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 403.625M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 78.848  | 79.413  | 78.848  | 79.413  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.043%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.64 sec
Total Real time: 1.0 sec
Total Memory Usage: 403.625 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 403.6M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=403.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 78.848  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 403.6M **
*info: Start fixing DRV (Mem = 403.62M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 403.62M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=403.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 78.848  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.043%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 403.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 403.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 78.848  | 79.413  | 78.848  | 79.413  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.043%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 403.6M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=403.6M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock CLK has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=403.6M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 403.625M)

Start to trace clock trees ...
*** Begin Tracer (mem=403.6M) ***
**WARN: (ENCCK-767):	Find clock buffer CLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock CLK has been synthesized.
*** End Tracer (mem=403.6M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.2, real=0:00:01.0, mem=403.6M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (3080400 3010950)
coreBox:    (81600 51000) (3001200 2961000)

Phase 1a route (0:00:00.0 403.6M):
Est net length = 2.968e+05um = 1.293e+05H + 1.675e+05V
Usage: (5.0%H 7.4%V) = (1.491e+05um 2.781e+05um) = (12395 9272)
Obstruct: 5 = 0 (0.0%H) + 5 (0.0%V)
Overflow: 107 = 0 (0.00% H) + 107 (0.43% V)

Phase 1b route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.487e+05um 2.781e+05um) = (12358 9272)
Overflow: 106 = 0 (0.00% H) + 106 (0.43% V)

Phase 1c route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.482e+05um 2.790e+05um) = (12320 9303)
Overflow: 90 = 0 (0.00% H) + 90 (0.36% V)

Phase 1d route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.484e+05um 2.793e+05um) = (12331 9312)
Overflow: 78 = 0 (0.00% H) + 78 (0.31% V)

Phase 1e route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.486e+05um 2.797e+05um) = (12351 9326)
Overflow: 52 = 0 (0.00% H) + 52 (0.21% V)

Phase 1f route (0:00:00.0 403.6M):
Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 403.6M)


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 403.6M) ***


Total length: 3.014e+05um, number of vias: 8279
M1(H) length: 0.000e+00um, number of vias: 4548
M2(V) length: 1.733e+05um, number of vias: 3731
M3(H) length: 1.281e+05um
*** Completed Phase 2 route (0:00:00.2 403.6M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=403.6M) ***
Peak Memory Usage was 403.6M 
*** Finished trialRoute (cpu=0:00:00.6 mem=403.6M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (3080400 3010950)
coreBox:    (81600 51000) (3001200 2961000)

Phase 1a route (0:00:00.0 403.6M):
Est net length = 2.968e+05um = 1.293e+05H + 1.675e+05V
Usage: (5.0%H 7.4%V) = (1.491e+05um 2.781e+05um) = (12395 9272)
Obstruct: 5 = 0 (0.0%H) + 5 (0.0%V)
Overflow: 107 = 0 (0.00% H) + 107 (0.43% V)

Phase 1b route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.487e+05um 2.781e+05um) = (12358 9272)
Overflow: 106 = 0 (0.00% H) + 106 (0.43% V)

Phase 1c route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.482e+05um 2.790e+05um) = (12320 9303)
Overflow: 90 = 0 (0.00% H) + 90 (0.36% V)

Phase 1d route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.484e+05um 2.793e+05um) = (12331 9312)
Overflow: 78 = 0 (0.00% H) + 78 (0.31% V)

Phase 1e route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.486e+05um 2.797e+05um) = (12351 9326)
Overflow: 52 = 0 (0.00% H) + 52 (0.21% V)

Phase 1f route (0:00:00.0 403.6M):
Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 403.6M)


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 403.6M) ***


Total length: 3.014e+05um, number of vias: 8279
M1(H) length: 0.000e+00um, number of vias: 4548
M2(V) length: 1.733e+05um, number of vias: 3731
M3(H) length: 1.281e+05um
*** Completed Phase 2 route (0:00:00.2 403.6M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=403.6M) ***
Peak Memory Usage was 403.6M 
*** Finished trialRoute (cpu=0:00:00.6 mem=403.6M) ***

Extraction called for design 'USB_RCVR' of instances=62831 and nets=1394 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 403.625M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 78.974  | 79.362  | 79.244  | 78.974  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.043%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.63 sec
Total Real time: 2.0 sec
Total Memory Usage: 403.625 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'USB_RCVR' of instances=62831 and nets=1394 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 403.625M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 403.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=403.6M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:08:56, mem=403.6M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.5, REAL=0:00:00.0, totSessionCpu=0:08:57, mem=403.6M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:17.1, real=0:00:18.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:17.3   mem=403.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 2.426e+05 (1.062e+05 1.364e+05) (ext = 1.204e+04)
default core: bins with density >  0.75 =    9 % ( 9 / 100 )
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (1200 0) (3080400 3010950)
coreBox:    (81600 51000) (3001200 2961000)

Phase 1a route (0:00:00.0 403.6M):
Est net length = 2.968e+05um = 1.293e+05H + 1.675e+05V
Usage: (5.0%H 7.4%V) = (1.491e+05um 2.781e+05um) = (12395 9272)
Obstruct: 5 = 0 (0.0%H) + 5 (0.0%V)
Overflow: 107 = 0 (0.00% H) + 107 (0.43% V)

Phase 1b route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.487e+05um 2.781e+05um) = (12358 9272)
Overflow: 106 = 0 (0.00% H) + 106 (0.43% V)

Phase 1c route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.482e+05um 2.790e+05um) = (12320 9303)
Overflow: 90 = 0 (0.00% H) + 90 (0.36% V)

Phase 1d route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.484e+05um 2.793e+05um) = (12331 9312)
Overflow: 78 = 0 (0.00% H) + 78 (0.31% V)

Phase 1e route (0:00:00.0 403.6M):
Usage: (5.0%H 7.4%V) = (1.486e+05um 2.797e+05um) = (12351 9326)
Overflow: 52 = 0 (0.00% H) + 52 (0.21% V)

Phase 1f route (0:00:00.0 403.6M):
Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%


Global route (cpu=0.1s real=0.0s 403.6M)


*** After '-updateRemainTrks' operation: 

Usage: (5.0%H 7.5%V) = (1.491e+05um 2.805e+05um) = (12395 9352)
Overflow: 26 = 0 (0.00% H) + 26 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	25	 0.10%
--------------------------------------
  0:	0	 0.00%	413	 1.66%
  1:	0	 0.00%	401	 1.61%
  2:	0	 0.00%	685	 2.75%
  3:	3	 0.01%	1332	 5.34%
  4:	23	 0.09%	2615	10.48%
  5:	126	 0.51%	19011	76.22%
  6:	371	 1.49%	55	 0.22%
  7:	1017	 4.08%	0	 0.00%
  8:	2490	 9.98%	0	 0.00%
  9:	3573	14.32%	10	 0.04%
 10:	17344	69.52%	190	 0.76%
 12:	0	 0.00%	200	 0.80%
 16:	0	 0.00%	2	 0.01%
 17:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.2 403.6M) ***


Total length: 3.014e+05um, number of vias: 8279
M1(H) length: 0.000e+00um, number of vias: 4548
M2(V) length: 1.733e+05um, number of vias: 3731
M3(H) length: 1.281e+05um
*** Completed Phase 2 route (0:00:00.2 403.6M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=403.6M) ***
Peak Memory Usage was 403.6M 
*** Finished trialRoute (cpu=0:00:00.5 mem=403.6M) ***

Extraction called for design 'USB_RCVR' of instances=62831 and nets=1394 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 403.625M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 403.6M)
Number of Loop : 0
Start delay calculation (mem=403.625M)...
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=403.625M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 403.6M) ***
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 403.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:22, mem = 403.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 78.974  | 79.362  | 79.244  | 78.974  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.465  |  0.465  |  1.007  |  2.025  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.043%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 403.6M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 403.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=403.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=403.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 78.974  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 403.6M **
*** Starting optimizing excluded clock nets MEM= 403.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 403.6M) ***
*** Starting optimizing excluded clock nets MEM= 403.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 403.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 403.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 78.974  | 79.362  | 79.244  | 78.974  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.043%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 403.6M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'CLK' ...

Total number of adjacent register pair is 60.

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 22
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_8/ctr1_reg[0]/CLK 370.2(ps)
Min trig. edge delay at sink(R): U_5/MAPPING/URFC/rwptr_r2_reg[3]/CLK 344.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 344.3~370.2(ps)        0~84000(ps)         
Fall Phase Delay               : 370.8~396.7(ps)        0~84000(ps)         
Trig. Edge Skew                : 25.9(ps)               300(ps)             
Rise Skew                      : 25.9(ps)               
Fall Skew                      : 25.9(ps)               
Max. Rise Buffer Tran.         : 93.9(ps)               400(ps)             
Max. Fall Buffer Tran.         : 92.2(ps)               400(ps)             
Max. Rise Sink Tran.           : 368.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 371.5(ps)              400(ps)             
Min. Rise Buffer Tran.         : 93.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 92.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 362.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 365.2(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 60                     

Max. Local Skew                : 25.2(ps)               
  U_5/MAPPING/URFC/rwptr_r2_reg[3]/CLK(R)->
  U_5/MAPPING/URFC/empty_flag_r_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=403.6M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 47125 filler insts (cell FILL / prefix FILLER).
*INFO: Total 47125 filler insts added - prefix FILLER (CPU: 0:00:01.9).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:02.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:02.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 07:55:06 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: ecelinux26.ecn.purdue.edu (Linux 2.6.18-238.9.1.el5 x86_64 1.86Ghz)

Begin option processing ...
(from .sroute_15014.conf) srouteConnectPowerBump set to false
(from .sroute_15014.conf) routeSpecial set to true
(from .sroute_15014.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15014.conf) srouteFollowPadPin set to true
(from .sroute_15014.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15014.conf) sroutePadPinAllPorts set to true
(from .sroute_15014.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 620.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 109956 components
  109956 core components: 0 unplaced, 109929 placed, 27 fixed
Read in 17 physical pins
  17 physical pins: 0 unplaced, 17 placed, 0 fixed
Read in 17 nets
Read in 2 special nets, 2 routed
Read in 219929 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 1  open: 4
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 646.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 17 io pins ...
 Updating DB with 5 via definition ...

sroute post-processing starts at Tue Apr 26 07:55:09 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 07:55:09 2011


sroute: Total CPU time used = 0:0:4
sroute: Total Real time used = 0:0:4
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 403.97 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 07:55:09 2011
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 07:55:11 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 07:55:12 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        6083       9.65%
#  Metal 2        V        6083       0.00%
#  Metal 3        H        6083       0.00%
#  ------------------------------------------
#  Total                  18249       3.22%
#
#  3 nets (0.22%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 419.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 421.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 421.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 421.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      2(0.03%)   (0.03%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      0(0.00%)      2(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total wire length = 311642 um.
#Total half perimeter of net bounding box = 243474 um.
#Total wire length on LAYER metal1 = 4095 um.
#Total wire length on LAYER metal2 = 181850 um.
#Total wire length on LAYER metal3 = 125697 um.
#Total number of vias = 6760
#Up-Via Summary (total 6760):
#           
#-----------------------
#  Metal 1         4228
#  Metal 2         2532
#-----------------------
#                  6760 
#
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.03%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.00 (Mb)
#Total memory = 421.00 (Mb)
#Peak memory = 451.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 7
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 423.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 423.00 (Mb)
#Complete Detail Routing.
#Total wire length = 316555 um.
#Total half perimeter of net bounding box = 243474 um.
#Total wire length on LAYER metal1 = 38457 um.
#Total wire length on LAYER metal2 = 180559 um.
#Total wire length on LAYER metal3 = 97539 um.
#Total number of vias = 8148
#Up-Via Summary (total 8148):
#           
#-----------------------
#  Metal 1         5105
#  Metal 2         3043
#-----------------------
#                  8148 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 1.00 (Mb)
#Total memory = 422.00 (Mb)
#Peak memory = 451.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 18.00 (Mb)
#Total memory = 421.00 (Mb)
#Peak memory = 451.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 07:55:20 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'USB_RCVR' of instances=109956 and nets=1394 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 421.0M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0161% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 20.0207% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 30.0138% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 40.0184% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 50.0229% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 60.0161% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 70.0207% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 80.0138% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 90.0184% (CPU Time= 0:00:00.2  MEM= 421.1M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 421.1M)
Nr. Extracted Resistors     : 17089
Nr. Extracted Ground Cap.   : 18472
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 421.035M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 421.0M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 109929
*info: Unplaced = 0
Placement Density:100.00%(8491608/8491608)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'USB_RCVR' of instances=109956 and nets=1394 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design USB_RCVR.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./USB_RCVR_jIxtlA_15014.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 421.0M)
Creating parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for storing RC.
Extracted 10.0161% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 20.0207% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 30.0138% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 40.0184% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 50.0229% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 60.0161% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 70.0207% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 80.0138% (CPU Time= 0:00:00.1  MEM= 421.1M)
Extracted 90.0184% (CPU Time= 0:00:00.2  MEM= 421.1M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 421.1M)
Nr. Extracted Resistors     : 17089
Nr. Extracted Ground Cap.   : 18472
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 421.035M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 421.0M)
Number of Loop : 0
Start delay calculation (mem=421.035M)...
delayCal using detail RC...
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 421.1M)
Closing parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq'. 1385 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=421.035M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 421.0M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 79.234  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 421.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 421.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 79.234  | 79.653  | 79.477  | 79.234  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   49    |   18    |   34    |    9    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 421.0M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 07:55:24 2011

Design Name: USB_RCVR
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3081.1500, 3010.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:02.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 26 07:55:26 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.7  MEM: 0.004M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 421.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 5.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.5  MEM: 14.9M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         109956

Ports/Pins                            17
    metal layer metal2                13
    metal layer metal3                 4

Nets                                8867
    metal layer metal1              2113
    metal layer metal2              5019
    metal layer metal3              1735

    Via Instances                   8148

Special Nets                         304
    metal layer metal1               300
    metal layer metal2                 4

    Via Instances                    204

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  19
    metal layer metal1                 2
    metal layer metal2                13
    metal layer metal3                 4


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'LATCH' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 50 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.6  MEM= 421.1M)
Closing parasitic data file './USB_RCVR_jIxtlA_15014.rcdb.d/header.seq'. 1385 times net's RC data read were performed.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 421.035M, initial mem = 46.492M) ***
--- Ending "Encounter" (totcpu=0:09:49, real=1:03:40, mem=421.0M) ---
