# do decodeDoFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:21 on Dec 19,2024
# vcom -reportprogress 300 -2002 control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture control_arch of control_unit
# End time: 22:52:21 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:21 on Dec 19,2024
# vcom -reportprogress 300 -2002 operand_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity operand_mux
# -- Compiling architecture operand_mux_arch of operand_mux
# End time: 22:52:21 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:21 on Dec 19,2024
# vcom -reportprogress 300 -2002 register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture register_file_arch of register_file
# End time: 22:52:21 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:21 on Dec 19,2024
# vcom -reportprogress 300 -2002 ID_EX_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ID_EX_REGISTER
# -- Compiling architecture ID_EX_REGISTER_ARCHITECTURE of ID_EX_REGISTER
# End time: 22:52:21 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:21 on Dec 19,2024
# vcom -reportprogress 300 -2002 decode_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_stage
# -- Compiling architecture decode_arch of decode_stage
# End time: 22:52:21 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim decode_stage 
# Start time: 22:52:21 on Dec 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(decode_arch)
# Loading work.control_unit(control_arch)
# Loading work.operand_mux(operand_mux_arch)
# Loading ieee.numeric_std(body)
# Loading work.register_file(register_file_arch)
# Loading work.id_ex_register(id_ex_register_architecture)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /decode_stage/register_file_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /decode_stage/register_file_inst
run
force -freeze sim:/decode_stage/instruction 0001001000001000 0
force -freeze sim:/decode_stage/instruction 16'b0 0
run
force -freeze sim:/decode_stage/write_data_writeback 16'b0 0
force -freeze sim:/decode_stage/write_address_writeback 001 0
force -freeze sim:/decode_stage/write_enable_writeback 1 0
run
force -freeze sim:/decode_stage/instruction 0001001000001000 0
force -freeze sim:/decode_stage/write_enable_writeback 0 0
run
run
run
run
run
run
# End time: 23:00:57 on Dec 19,2024, Elapsed time: 0:08:36
# Errors: 0, Warnings: 2
