"""Synthesis command implementation for the FABulous CLI.

This module provides the synthesis command functionality for the FABulous command-line
interface. It implements Yosys-based FPGA synthesis targeting the nextpnr place-and-
route tool, with support for various synthesis options and output formats.

The synthesis flow includes multiple stages, from reading the Verilog files through
final netlist generation, with options for LUT mapping, FSM optimization, carry chain
mapping, and memory inference.
"""

import subprocess as sp
from enum import StrEnum
from pathlib import Path
from typing import Annotated

import typer
from cmd2 import Cmd, with_category
from loguru import logger

from FABulous.custom_exception import CommandError
from FABulous.FABulous_CLI.cmd2_plugin import CompleterSpec
from FABulous.FABulous_settings import get_context

PathType = Annotated[
    Path | None,
    CompleterSpec(completer=Cmd.path_complete),
    typer.Option(resolve_path=True),
]

CMD_USER_DESIGN_FLOW = "User Design Flow"


class CarryType(StrEnum):
    """Carry chain mapping options."""

    NONE = "none"
    HA = "ha"


@with_category(CMD_USER_DESIGN_FLOW)
def do_synthesis(
    self,
    files: list[Path],
    top: str = "top_wrapper",
    auto_top: bool = False,
    blif: PathType = None,
    edif: PathType = None,
    json: PathType = None,
    lut: Annotated[int, typer.Option(min=2, max=7)] = 4,
    plib: Annotated[Path | None, typer.Option(resolve_path=True, exists=True)] = None,
    extra_plib: list[Path] | None = None,
    extra_map: list[Path] | None = None,
    encfile: PathType = None,
    nofsm: bool = False,
    noalumacc: bool = False,
    carry: Annotated[CarryType, typer.Option()] = CarryType.NONE,
    noregfile: bool = False,
    iopad: bool = False,
    complex_dff: bool = False,
    noflatten: bool = False,
    nordff: bool = False,
    noshare: bool = False,
    run: str | None = None,
    no_rw_check: bool = False,
) -> None:
    """Run Yosys synthesis for the specified Verilog files.

    Runs Yosys using the Nextpnr JSON backend to synthesise the Verilog design
    specified by <files> and generates a Nextpnr-compatible JSON file for the
    further place and route process. By default the name of the JSON file generated
    will be <first_file_provided_stem>.json.

    Also logs usage errors or synthesis failures.

    The following commands are executed by when executing the synthesis command:
        read_verilog <"projectDir"/user_design/top_wrapper.v>
        read_verilog <file>                 (for each file in files)
        read_verilog  -lib +/fabulous/prims.v
        read_verilog -lib <extra_plib.v>    (for each -extra-plib)

    begin:
        hierarchy -check
        proc

    flatten:    (unless -noflatten)
        flatten
        tribuf -logic
        deminout

    coarse:
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm          (unless -nofsm)
        opt
        wreduce
        peepopt
        opt_clean
        techmap -map +/cmp2lut.v -map +/cmp2lcu.v     (if -lut)
        alumacc      (unless -noalumacc)
        share        (unless -noshare)
        opt
        memory -nomap
        opt_clean

    map_ram:    (unless -noregfile)
        memory_libmap -lib +/fabulous/ram_regfile.txt
        techmap -map +/fabulous/regfile_map.v

    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine

    map_gates:
        opt -full
        techmap -map +/techmap.v -map +/fabulous/arith_map.v -D ARITH_<carry>
        opt -fast

    map_iopad:    (if -iopad)
        opt -full
        iopadmap -bits -outpad $__FABULOUS_OBUF I:PAD -inpad $__FABULOUS_IBUF O:PAD
            -toutpad IO_1_bidirectional_frame_config_pass ~T:I:PAD
            -tinoutpad IO_1_bidirectional_frame_config_pass ~T:O:I:PAD A:top
            (skip if '-noiopad')
        techmap -map +/fabulous/io_map.v

    map_ffs:
        dfflegalize -cell $_DFF_P_ 0 -cell $_DLATCH_?_ x    without -complex-dff
        techmap -map +/fabulous/latches_map.v
        techmap -map +/fabulous/ff_map.v
        techmap -map <extra_map.v>...    (for each -extra-map)
        clean

    map_luts:
        abc -lut 4 -dress
        clean

    map_cells:
        techmap -D LUT_K=4 -map +/fabulous/cells_map.v
        clean

    check:
        hierarchy -check
        stat

    blif:
        opt_clean -purge
        write_blif -attr -cname -conn -param <file-name>

    json:
        write_json <file-name>
    """
    logger.info(
        "Running synthesis targeting Nextpnr with design %s",
        [str(i) for i in files],
    )

    # Some flags are accepted for API compatibility but not yet implemented.
    if auto_top:
        logger.warning("--auto-top requested but not implemented; using provided top")
    if nordff:
        logger.warning(
            "--nordff requested but not implemented; proceeding without nordff"
        )

    p: Path
    paths: list[Path] = []
    for p in files:
        if not p.is_absolute():
            p = self.projectDir / p
        resolvePath: Path = p.absolute()
        if resolvePath.exists():
            paths.append(resolvePath)
        else:
            logger.error(f"{resolvePath} does not exists")
            return

    json_file = paths[0].with_suffix(".json")
    yosys = get_context().yosys_path

    cmd_parts = [
        "synth_fabulous",
        f"-top {top}",
        f"-blif {blif!s}" if blif else "",
        f"-edif {edif!s}" if edif else "",
        f"-json {json}" if json else f"-json {json_file}",
        f"-lut {lut!s}" if lut else "",
        f"-plib {plib}" if plib else "",
        (" ".join([f"-extra-plib {i}" for i in extra_plib]) if extra_plib else ""),
        " ".join([f"-extra-map {i}" for i in extra_map]) if extra_map else "",
        f"-encfile {encfile}" if encfile else "",
        "-nofsm" if nofsm else "",
        "-noalumacc" if noalumacc else "",
        f"-carry {carry!s}" if carry else "",
        "-noregfile" if noregfile else "",
        "-iopad" if iopad else "",
        "-complex-dff" if complex_dff else "",
        "-noflatten" if noflatten else "",
        "-noshare" if noshare else "",
        f"-run {run}" if run else "",
        "-no-rw-check" if no_rw_check else "",
    ]

    cmd = " ".join([i for i in cmd_parts if i != ""])

    runCmd = [
        f"{yosys!s}",
        "-p",
        f"{cmd}",
        f"{self.projectDir}/user_design/top_wrapper.v",
        *[str(i) for i in paths],
    ]
    logger.debug(f"{runCmd}")
    result = sp.run(runCmd, check=True)

    if result.returncode != 0:
        logger.opt(exception=CommandError()).error(
            "Synthesis failed with non-zero return code."
        )
    logger.info("Synthesis command executed successfully.")
