var structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd =
[
    [ "arguments_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1780afa17fdc1174e36f76b2920619d92.html", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1780afa17fdc1174e36f76b2920619d92" ],
    [ "base_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd.html#a8a70618b998914134f1c6a94fcebad59", null ],
    [ "coord_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd.html#a4f473a3b5177d8a3b260059e7e6da92f", null ],
    [ "dtype_bias", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd.html#a83811b42dd85102cc055ac2ed2ff38ae", null ],
    [ "mem_desc_bias_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd.html#af69dde5a1aff8edaeff5f68b1290676f", null ],
    [ "shape_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd.html#afcbc1b5563518b74d27f675a2912ccf6", null ],
    [ "operator()", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd.html#a1709408de3f15a36bd072ee785ca0a4a", null ]
];